{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425003972189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 10:26:11 2015 " "Processing started: Fri Feb 27 10:26:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425003972190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Binarization " "Command: quartus_map Binarization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425003972191 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1425003972396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425003972504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/binarization_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/binarization_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binarization_GN-rtl " "Found design unit 1: Binarization_GN-rtl" {  } { { "hdl/Binarization_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972977 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binarization_GN " "Found entity 1: Binarization_GN" {  } { { "hdl/Binarization_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003972977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/binarization_gn_binarization_binarization_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/binarization_gn_binarization_binarization_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binarization_GN_Binarization_Binarization_Module-rtl " "Found design unit 1: Binarization_GN_Binarization_Binarization_Module-rtl" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binarization_GN_Binarization_Binarization_Module " "Found entity 1: Binarization_GN_Binarization_Binarization_Module" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003972982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tb_binarization.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tb_binarization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Binarization-rtl " "Found design unit 1: tb_Binarization-rtl" {  } { { "hdl/tb_Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/tb_Binarization.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972984 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Binarization " "Found entity 1: tb_Binarization" {  } { { "hdl/tb_Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/tb_Binarization.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003972984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972987 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003972987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972990 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003972990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972992 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003972992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972994 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003972994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972997 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003972997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn7prgdova.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn7prgdova.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7PRGDOVA-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7PRGDOVA-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN7PRGDOVA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GN7PRGDOVA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972999 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7PRGDOVA " "Found entity 1: alt_dspbuilder_cast_GN7PRGDOVA" {  } { { "hdl/alt_dspbuilder_cast_GN7PRGDOVA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GN7PRGDOVA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003972999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003972999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnkxx25s2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnkxx25s2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNKXX25S2S-rtl " "Found design unit 1: alt_dspbuilder_cast_GNKXX25S2S-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973001 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNKXX25S2S " "Found entity 1: alt_dspbuilder_cast_GNKXX25S2S" {  } { { "hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973003 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock_gnf343oquj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnf343oquj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNF343OQUJ-rtl" {  } { { "hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973013 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ " "Found entity 1: alt_dspbuilder_clock_GNF343OQUJ" {  } { { "hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973016 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnlmv7gzfa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnlmv7gzfa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLMV7GZFA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLMV7GZFA-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNLMV7GZFA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_constant_GNLMV7GZFA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973018 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLMV7GZFA " "Found entity 1: alt_dspbuilder_constant_GNLMV7GZFA" {  } { { "hdl/alt_dspbuilder_constant_GNLMV7GZFA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_constant_GNLMV7GZFA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnnkzsyi73.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnnkzsyi73.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNNKZSYI73-rtl " "Found design unit 1: alt_dspbuilder_constant_GNNKZSYI73-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973021 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNNKZSYI73 " "Found entity 1: alt_dspbuilder_constant_GNNKZSYI73" {  } { { "hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnzeh3jaka.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnzeh3jaka.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNZEH3JAKA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNZEH3JAKA-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973025 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNZEH3JAKA " "Found entity 1: alt_dspbuilder_constant_GNZEH3JAKA" {  } { { "hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gnm4loihxz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gnm4loihxz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GNM4LOIHXZ-rtl " "Found design unit 1: alt_dspbuilder_decoder_GNM4LOIHXZ-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GNM4LOIHXZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_decoder_GNM4LOIHXZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973028 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GNM4LOIHXZ " "Found entity 1: alt_dspbuilder_decoder_GNM4LOIHXZ" {  } { { "hdl/alt_dspbuilder_decoder_GNM4LOIHXZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_decoder_GNM4LOIHXZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sdecoderaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sdecoderaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sdecoderaltr-syn " "Found design unit 1: alt_dspbuilder_sdecoderaltr-syn" {  } { { "hdl/alt_dspbuilder_sdecoderaltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sdecoderaltr.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973031 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sdecoderaltr " "Found entity 1: alt_dspbuilder_sdecoderaltr" {  } { { "hdl/alt_dspbuilder_sdecoderaltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sdecoderaltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder_gnscexjcjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder_gnscexjcjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder_GNSCEXJCJK-rtl " "Found design unit 1: alt_dspbuilder_decoder_GNSCEXJCJK-rtl" {  } { { "hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973034 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder_GNSCEXJCJK " "Found entity 1: alt_dspbuilder_decoder_GNSCEXJCJK" {  } { { "hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnhycsaegt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnhycsaegt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNHYCSAEGT-rtl " "Found design unit 1: alt_dspbuilder_delay_GNHYCSAEGT-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973037 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNHYCSAEGT " "Found entity 1: alt_dspbuilder_delay_GNHYCSAEGT" {  } { { "hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973040 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973043 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973045 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973048 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnuecibfdh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnuecibfdh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNUECIBFDH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNUECIBFDH-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973051 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNUECIBFDH " "Found entity 1: alt_dspbuilder_delay_GNUECIBFDH" {  } { { "hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnvtjphwyt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnvtjphwyt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNVTJPHWYT-rtl " "Found design unit 1: alt_dspbuilder_delay_GNVTJPHWYT-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNVTJPHWYT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay_GNVTJPHWYT.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNVTJPHWYT " "Found entity 1: alt_dspbuilder_delay_GNVTJPHWYT" {  } { { "hdl/alt_dspbuilder_delay_GNVTJPHWYT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay_GNVTJPHWYT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973056 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_if_statement_gn7va7srup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_if_statement_gn7va7srup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_if_statement_GN7VA7SRUP-rtl " "Found design unit 1: alt_dspbuilder_if_statement_GN7VA7SRUP-rtl" {  } { { "hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973207 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_if_statement_GN7VA7SRUP " "Found entity 1: alt_dspbuilder_if_statement_GN7VA7SRUP" {  } { { "hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_if_statement_gnyt6hzji5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_if_statement_gnyt6hzji5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_if_statement_GNYT6HZJI5-rtl " "Found design unit 1: alt_dspbuilder_if_statement_GNYT6HZJI5-rtl" {  } { { "hdl/alt_dspbuilder_if_statement_GNYT6HZJI5.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_if_statement_GNYT6HZJI5.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973212 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_if_statement_GNYT6HZJI5 " "Found entity 1: alt_dspbuilder_if_statement_GNYT6HZJI5" {  } { { "hdl/alt_dspbuilder_if_statement_GNYT6HZJI5.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_if_statement_GNYT6HZJI5.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973216 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973221 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplexer_gncalbutdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplexer_gncalbutdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNCALBUTDR-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNCALBUTDR-rtl" {  } { { "hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973224 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNCALBUTDR " "Found entity 1: alt_dspbuilder_multiplexer_GNCALBUTDR" {  } { { "hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973228 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973231 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn6tdlhaw6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn6tdlhaw6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN6TDLHAW6-rtl " "Found design unit 1: alt_dspbuilder_port_GN6TDLHAW6-rtl" {  } { { "hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973235 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN6TDLHAW6 " "Found entity 1: alt_dspbuilder_port_GN6TDLHAW6" {  } { { "hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_port_GN6TDLHAW6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnepkllzky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnepkllzky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY-rtl " "Found design unit 1: alt_dspbuilder_port_GNEPKLLZKY-rtl" {  } { { "hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973239 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY " "Found entity 1: alt_dspbuilder_port_GNEPKLLZKY" {  } { { "hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ-rtl " "Found design unit 1: alt_dspbuilder_port_GNOC3SGKQJ-rtl" {  } { { "hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973244 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ " "Found entity 1: alt_dspbuilder_port_GNOC3SGKQJ" {  } { { "hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnhcri5ymo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnhcri5ymo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNHCRI5YMO-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNHCRI5YMO-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973249 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNHCRI5YMO " "Found entity 1: alt_dspbuilder_testbench_capture_GNHCRI5YMO" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973252 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ " "Found entity 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock_gnxgqjh2ds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock_gnxgqjh2ds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNXGQJH2DS-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNXGQJH2DS-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973257 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNXGQJH2DS " "Found entity 1: alt_dspbuilder_testbench_clock_GNXGQJH2DS" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gn6dkntq5m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gn6dkntq5m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GN6DKNTQ5M-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GN6DKNTQ5M-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GN6DKNTQ5M.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GN6DKNTQ5M.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973260 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GN6DKNTQ5M " "Found entity 1: alt_dspbuilder_testbench_salt_GN6DKNTQ5M" {  } { { "hdl/alt_dspbuilder_testbench_salt_GN6DKNTQ5M.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GN6DKNTQ5M.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gn7z4shgok.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gn7z4shgok.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GN7Z4SHGOK-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GN7Z4SHGOK-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GN7Z4SHGOK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GN7Z4SHGOK.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973264 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GN7Z4SHGOK " "Found entity 1: alt_dspbuilder_testbench_salt_GN7Z4SHGOK" {  } { { "hdl/alt_dspbuilder_testbench_salt_GN7Z4SHGOK.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GN7Z4SHGOK.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973268 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND " "Found entity 1: alt_dspbuilder_testbench_salt_GNDBMPYDND" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gnoxvoquet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gnoxvoquet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNOXVOQUET-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNOXVOQUET-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973385 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNOXVOQUET " "Found entity 1: alt_dspbuilder_testbench_salt_GNOXVOQUET" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973389 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973392 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973396 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/binarization.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/binarization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binarization-rtl " "Found design unit 1: Binarization-rtl" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973399 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binarization " "Found entity 1: Binarization" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973403 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock " "Found entity 1: alt_dspbuilder_testbench_clock" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973407 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973411 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_decoder-rtl " "Found design unit 1: alt_dspbuilder_decoder-rtl" {  } { { "hdl/alt_dspbuilder_decoder.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_decoder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973415 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_decoder " "Found entity 1: alt_dspbuilder_decoder" {  } { { "hdl/alt_dspbuilder_decoder.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_decoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Binarization " "Elaborating entity \"Binarization\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425003973475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binarization_GN Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0 " "Elaborating entity \"Binarization_GN\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\"" {  } { { "hdl/Binarization.vhd" "\\Binarization_GN_0:inst_Binarization_GN_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNF343OQUJ Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNF343OQUJ\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_0\"" {  } { { "hdl/Binarization_GN.vhd" "clock_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNOC3SGKQJ Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0 " "Elaborating entity \"alt_dspbuilder_port_GNOC3SGKQJ\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0\"" {  } { { "hdl/Binarization_GN.vhd" "avalon_st_sink_data_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_endofpacket_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_endofpacket_0\"" {  } { { "hdl/Binarization_GN.vhd" "avalon_st_sink_endofpacket_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binarization_GN_Binarization_Binarization_Module Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0 " "Elaborating entity \"Binarization_GN_Binarization_Binarization_Module\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\"" {  } { { "hdl/Binarization_GN.vhd" "binarization_binarization_module_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "clock_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNKXX25S2S Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1 " "Elaborating entity \"alt_dspbuilder_cast_GNKXX25S2S\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "bus_conversion1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNEPKLLZKY Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_port_GNEPKLLZKY:writedata_0 " "Elaborating entity \"alt_dspbuilder_port_GNEPKLLZKY\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_port_GNEPKLLZKY:writedata_0\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "writedata_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNCALBUTDR Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GNCALBUTDR\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "multiplexer" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" "nto1Multiplexeri" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973722 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425003973724 "|Binarization|Binarization_GN:\Binarization_GN_0:inst_Binarization_GN_0|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003973800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973801 ""}  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425003973801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1e " "Found entity 1: mux_p1e" {  } { { "db/mux_p1e.tdf" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/db/mux_p1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003973887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003973887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p1e Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_p1e:auto_generated " "Elaborating entity \"mux_p1e\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_p1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/fpga/soc/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "multiplexeruser_aclrgnd" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "multiplexerenavcc" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNZEH3JAKA Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_constant_GNZEH3JAKA:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNZEH3JAKA\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_constant_GNZEH3JAKA:constant4\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "constant4" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN6TDLHAW6 Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_port_GN6TDLHAW6:addr_0 " "Elaborating entity \"alt_dspbuilder_port_GN6TDLHAW6\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_port_GN6TDLHAW6:addr_0\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "addr_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNNKZSYI73 Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_constant_GNNKZSYI73:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNNKZSYI73\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_constant_GNNKZSYI73:constant3\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "constant3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLMV7GZFA Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_constant_GNLMV7GZFA:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNLMV7GZFA\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_constant_GNLMV7GZFA:constant2\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "constant2" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_if_statement_GNYT6HZJI5 Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_if_statement_GNYT6HZJI5:if_statement " "Elaborating entity \"alt_dspbuilder_if_statement_GNYT6HZJI5\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_if_statement_GNYT6HZJI5:if_statement\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "if_statement" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNUECIBFDH Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay " "Elaborating entity \"alt_dspbuilder_delay_GNUECIBFDH\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "delay" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" "DelayWithInit" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator3 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator3\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "logical_bit_operator3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator3\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator3\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003973981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator3\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator3\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GNSCEXJCJK Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_decoder_GNSCEXJCJK:decoder1 " "Elaborating entity \"alt_dspbuilder_decoder_GNSCEXJCJK\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_decoder_GNSCEXJCJK:decoder1\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "decoder1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_decoder_GNSCEXJCJK:decoder1\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_decoder_GNSCEXJCJK:decoder1\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_decoder_GNSCEXJCJK.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sdecoderaltr.vhd(49) " "Verilog HDL or VHDL warning at alt_dspbuilder_sdecoderaltr.vhd(49): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sdecoderaltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_sdecoderaltr.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425003974037 "|Binarization|Binarization_GN:\Binarization_GN_0:inst_Binarization_GN_0|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0|alt_dspbuilder_decoder_GNSCEXJCJK:decoder1|alt_dspbuilder_sdecoderaltr:Decoderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNHYCSAEGT Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay4 " "Elaborating entity \"alt_dspbuilder_delay_GNHYCSAEGT\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay4\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "delay4" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay4\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay4\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" "Delay1i" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNVTJPHWYT Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3 " "Elaborating entity \"alt_dspbuilder_delay_GNVTJPHWYT\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "delay3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "hdl/alt_dspbuilder_delay_GNVTJPHWYT.vhd" "DelayWithInit" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_delay_GNVTJPHWYT.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_if_statement_GN7VA7SRUP Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_if_statement_GN7VA7SRUP:if_statement1 " "Elaborating entity \"alt_dspbuilder_if_statement_GN7VA7SRUP\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_if_statement_GN7VA7SRUP:if_statement1\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "if_statement1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_decoder_GNM4LOIHXZ Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_decoder_GNM4LOIHXZ:decoder " "Elaborating entity \"alt_dspbuilder_decoder_GNM4LOIHXZ\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_decoder_GNM4LOIHXZ:decoder\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "decoder" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sdecoderaltr Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_decoder_GNM4LOIHXZ:decoder\|alt_dspbuilder_sdecoderaltr:Decoderi " "Elaborating entity \"alt_dspbuilder_sdecoderaltr\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_decoder_GNM4LOIHXZ:decoder\|alt_dspbuilder_sdecoderaltr:Decoderi\"" {  } { { "hdl/alt_dspbuilder_decoder_GNM4LOIHXZ.vhd" "Decoderi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_decoder_GNM4LOIHXZ.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7PRGDOVA Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GN7PRGDOVA:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GN7PRGDOVA\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GN7PRGDOVA:cast0\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "cast0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GN7PRGDOVA:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GN7PRGDOVA:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN7PRGDOVA.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GN7PRGDOVA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GN7PRGDOVA:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GN7PRGDOVA:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast1 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast1\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "cast1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast3 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast3\"" {  } { { "hdl/Binarization_GN_Binarization_Binarization_Module.vhd" "cast3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization_GN_Binarization_Binarization_Module.vhd" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974272 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974719 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003974719 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[5\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[5\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[4\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[4\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[2\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[2\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[0\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay3\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[0\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[5\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[5\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[4\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[4\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[2\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[2\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[0\] High " "Register Binarization_GN:\\Binarization_GN_0:inst_Binarization_GN_0\|Binarization_GN_Binarization_Binarization_Module:binarization_binarization_module_0\|alt_dspbuilder_delay_GNVTJPHWYT:delay2\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[0\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1425003975190 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1425003975190 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003975303 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003975303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425003975310 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425003975956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003975956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[8\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[8\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[9\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[9\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[10\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[10\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[11\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[11\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[12\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[12\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[13\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[13\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[14\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[14\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[15\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[15\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[16\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[16\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[17\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[17\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[18\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[18\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[19\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[19\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[20\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[20\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[21\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[21\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[22\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[22\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[23\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[23\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[24\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[24\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[25\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[25\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[26\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[26\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[27\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[27\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[28\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[28\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[29\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[29\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[30\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[30\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Avalon_MM_Slave_writedata\[31\] " "No output dependent on input pin \"Avalon_MM_Slave_writedata\[31\]\"" {  } { { "hdl/Binarization.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Binarization/Binarization_dspbuilder/hdl/Binarization.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003976025 "|Binarization|Avalon_MM_Slave_writedata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1425003976025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425003976029 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425003976029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425003976029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425003976029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425003976083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 10:26:16 2015 " "Processing ended: Fri Feb 27 10:26:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425003976083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425003976083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425003976083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425003976083 ""}
