# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Accelerated Waveform: Simulation database is not connected.
asim -O5 +access +r +m+onebitvoter_solution_example_tb onebitvoter_solution_example_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2309 kB (elbread=1023 elab2=937 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:30, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: onebitvoter_solution_example_tb (tb_architecture)
# 17 signal(s) traced.
run 300 ns
# KERNEL: stopped at time: 300 ns
# Adding file C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.asdb ... Done
# Adding file C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.awc ... Done
# Adding file C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.awc ... Done
# Adding file C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\lisison.awc ... Done
# Synplify has been started.
acom -work liaison -2002  $dsn/src/onebitvoter.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd
# Compile Entity "onebitvoter"
# Compile Architecture "Behavioral" of Entity "onebitvoter"
# Error: COMP96_0078: onebitvoter.vhd : (67, 5): Unknown identifier "extended_a".
# Error: COMP96_0133: onebitvoter.vhd : (67, 5): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (68, 5): Unknown identifier "extended_b".
# Error: COMP96_0133: onebitvoter.vhd : (68, 5): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (69, 5): Unknown identifier "extended_c".
# Error: COMP96_0133: onebitvoter.vhd : (69, 5): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (70, 5): Unknown identifier "extended_d".
# Error: COMP96_0133: onebitvoter.vhd : (70, 5): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (74, 10): Unknown identifier "extended_a".
# Error: COMP96_0078: onebitvoter.vhd : (74, 22): Unknown identifier "extended_b".
# Error: COMP96_0078: onebitvoter.vhd : (74, 34): Unknown identifier "extended_c".
# Error: COMP96_0078: onebitvoter.vhd : (74, 46): Unknown identifier "extended_d".
# Error: COMP96_0348: onebitvoter.vhd : (74, 10): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: onebitvoter.vhd : (74, 22): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: onebitvoter.vhd : (74, 34): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: onebitvoter.vhd : (74, 46): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: onebitvoter.vhd : (77, 10): Unknown identifier "extended_a".
# Error: COMP96_0133: onebitvoter.vhd : (77, 10): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (78, 10): Unknown identifier "extended_b".
# Error: COMP96_0133: onebitvoter.vhd : (78, 10): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (79, 10): Unknown identifier "extended_c".
# Error: COMP96_0133: onebitvoter.vhd : (79, 10): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (80, 10): Unknown identifier "extended_d".
# Error: COMP96_0133: onebitvoter.vhd : (80, 10): Cannot find object declaration.
# Error: COMP96_0149: onebitvoter.vhd : (80, 10): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0149: onebitvoter.vhd : (79, 10): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0149: onebitvoter.vhd : (78, 10): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0149: onebitvoter.vhd : (77, 10): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: onebitvoter.vhd : (130, 1): Unknown identifier "extended_vote_a".
# Error: COMP96_0133: onebitvoter.vhd : (130, 1): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (131, 1): Unknown identifier "extended_vote_b".
# Error: COMP96_0133: onebitvoter.vhd : (131, 1): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (132, 1): Unknown identifier "extended_vote_c".
# Error: COMP96_0133: onebitvoter.vhd : (132, 1): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (133, 1): Unknown identifier "extended_vote_d".
# Error: COMP96_0133: onebitvoter.vhd : (133, 1): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (137, 9): Unknown identifier "extended_vote_a".
# Error: COMP96_0078: onebitvoter.vhd : (137, 26): Unknown identifier "extended_vote_b".
# Error: COMP96_0078: onebitvoter.vhd : (137, 43): Unknown identifier "extended_vote_c".
# Error: COMP96_0078: onebitvoter.vhd : (137, 60): Unknown identifier "extended_vote_d".
# Error: COMP96_0348: onebitvoter.vhd : (137, 9): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: onebitvoter.vhd : (137, 26): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: onebitvoter.vhd : (137, 43): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: onebitvoter.vhd : (137, 60): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: onebitvoter.vhd : (140, 11): Unknown identifier "extended_vote_a".
# Error: COMP96_0133: onebitvoter.vhd : (140, 11): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (141, 23): Unknown identifier "extended_vote_b".
# Error: COMP96_0133: onebitvoter.vhd : (141, 23): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (142, 23): Unknown identifier "extended_vote_c".
# Error: COMP96_0133: onebitvoter.vhd : (142, 23): Cannot find object declaration.
# Error: COMP96_0078: onebitvoter.vhd : (143, 23): Unknown identifier "extended_vote_d".
# Error: COMP96_0133: onebitvoter.vhd : (143, 23): Cannot find object declaration.
# Error: COMP96_0149: onebitvoter.vhd : (143, 23): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0149: onebitvoter.vhd : (142, 23): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0149: onebitvoter.vhd : (141, 23): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0149: onebitvoter.vhd : (140, 11): Explicit type conversions are allowed between closely related types only.
# Compile failure 56 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -work liaison -2002  $dsn/src/onebitvoter.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd
# Compile Entity "onebitvoter"
# Compile Architecture "Behavioral" of Entity "onebitvoter"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -work liaison -2002  $dsn/src/onebitvoter.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd
# Compile Entity "onebitvoter"
# Compile Architecture "Behavioral" of Entity "onebitvoter"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2311 kB (elbread=1023 elab2=939 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:37, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: onebitvoter_solution_example_tb (tb_architecture)
endsim
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_for_liaison testbench_for_liaison
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2445 kB (elbread=1023 elab2=1073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:38, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
# 18 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2445 kB (elbread=1023 elab2=1073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:38, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2445 kB (elbread=1023 elab2=1073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:38, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2445 kB (elbread=1023 elab2=1073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:38, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_liaison testbench_for_liaison
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2445 kB (elbread=1023 elab2=1073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:38, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
# 18 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2445 kB (elbread=1023 elab2=1073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:38, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_liaison testbench_for_liaison
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2445 kB (elbread=1023 elab2=1073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:38, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
run
endsim
# KERNEL: stopped at time: 27102960 ns
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_liaison testbench_for_liaison
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2445 kB (elbread=1023 elab2=1073 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  05:38, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
# 18 signal(s) traced.
run 300 ns
# KERNEL: stopped at time: 300 ns
run 300 ns
# KERNEL: stopped at time: 600 ns
# Synplify has been started.
#  Simulation has been stopped
