--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml didact_top.twx didact_top.ncd -o didact_top.twr
didact_top.pcf -ucf didact_top.ucf

Design file:              didact_top.ncd
Physical constraint file: didact_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_dcm1_clk0 = PERIOD TIMEGRP "Inst_dcm1_clk0" TS_clkin 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 923 paths analyzed, 154 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.904ns.
--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/x_count_8 (SLICE_X15Y20.CX), 47 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_1_1 (FF)
  Destination:          Inst_vga_int/x_count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_1_1 to Inst_vga_int/x_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.447   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/x_count_1_1
    SLICE_X14Y19.C4      net (fanout=2)        0.874   Inst_vga_int/x_count_1_1
    SLICE_X14Y19.C       Tilo                  0.204   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>1_SW2
    SLICE_X14Y18.B1      net (fanout=1)        0.626   N125
    SLICE_X14Y18.B       Tilo                  0.203   Inst_vga_int/h_state_FSM_FFd2
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_4_o<9>1
    SLICE_X15Y18.C1      net (fanout=4)        0.541   Inst_vga_int/GND_140_o_x_count[9]_equal_4_o
    SLICE_X15Y18.C       Tilo                  0.259   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X14Y20.D5      net (fanout=6)        0.414   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X14Y20.D       Tilo                  0.203   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT91
    SLICE_X15Y20.CX      net (fanout=1)        0.924   Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<8>
    SLICE_X15Y20.CLK     Tdick                 0.063   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/x_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.758ns (1.379ns logic, 3.379ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_6 (FF)
  Destination:          Inst_vga_int/x_count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_6 to Inst_vga_int/x_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.BQ      Tcko                  0.391   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/x_count_6
    SLICE_X14Y19.C2      net (fanout=22)       0.618   Inst_vga_int/x_count<6>
    SLICE_X14Y19.C       Tilo                  0.204   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>1_SW2
    SLICE_X14Y18.B1      net (fanout=1)        0.626   N125
    SLICE_X14Y18.B       Tilo                  0.203   Inst_vga_int/h_state_FSM_FFd2
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_4_o<9>1
    SLICE_X15Y18.C1      net (fanout=4)        0.541   Inst_vga_int/GND_140_o_x_count[9]_equal_4_o
    SLICE_X15Y18.C       Tilo                  0.259   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X14Y20.D5      net (fanout=6)        0.414   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X14Y20.D       Tilo                  0.203   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT91
    SLICE_X15Y20.CX      net (fanout=1)        0.924   Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<8>
    SLICE_X15Y20.CLK     Tdick                 0.063   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/x_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (1.323ns logic, 3.123ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_0 (FF)
  Destination:          Inst_vga_int/x_count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.406ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_0 to Inst_vga_int/x_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.408   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/x_count_0
    SLICE_X14Y19.C3      net (fanout=15)       0.561   Inst_vga_int/x_count<0>
    SLICE_X14Y19.C       Tilo                  0.204   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>1_SW2
    SLICE_X14Y18.B1      net (fanout=1)        0.626   N125
    SLICE_X14Y18.B       Tilo                  0.203   Inst_vga_int/h_state_FSM_FFd2
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_4_o<9>1
    SLICE_X15Y18.C1      net (fanout=4)        0.541   Inst_vga_int/GND_140_o_x_count[9]_equal_4_o
    SLICE_X15Y18.C       Tilo                  0.259   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X14Y20.D5      net (fanout=6)        0.414   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X14Y20.D       Tilo                  0.203   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT91
    SLICE_X15Y20.CX      net (fanout=1)        0.924   Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<8>
    SLICE_X15Y20.CLK     Tdick                 0.063   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/x_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (1.340ns logic, 3.066ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/x_count_7 (SLICE_X15Y20.D1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_1_1 (FF)
  Destination:          Inst_vga_int/x_count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_1_1 to Inst_vga_int/x_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.447   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/x_count_1_1
    SLICE_X14Y19.C4      net (fanout=2)        0.874   Inst_vga_int/x_count_1_1
    SLICE_X14Y19.C       Tilo                  0.204   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>1_SW2
    SLICE_X14Y18.B1      net (fanout=1)        0.626   N125
    SLICE_X14Y18.B       Tilo                  0.203   Inst_vga_int/h_state_FSM_FFd2
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_4_o<9>1
    SLICE_X15Y18.C1      net (fanout=4)        0.541   Inst_vga_int/GND_140_o_x_count[9]_equal_4_o
    SLICE_X15Y18.C       Tilo                  0.259   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X15Y20.D1      net (fanout=6)        0.681   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X15Y20.CLK     Tas                   0.322   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT81
                                                       Inst_vga_int/x_count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (1.435ns logic, 2.722ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_6 (FF)
  Destination:          Inst_vga_int/x_count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_6 to Inst_vga_int/x_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.BQ      Tcko                  0.391   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/x_count_6
    SLICE_X14Y19.C2      net (fanout=22)       0.618   Inst_vga_int/x_count<6>
    SLICE_X14Y19.C       Tilo                  0.204   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>1_SW2
    SLICE_X14Y18.B1      net (fanout=1)        0.626   N125
    SLICE_X14Y18.B       Tilo                  0.203   Inst_vga_int/h_state_FSM_FFd2
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_4_o<9>1
    SLICE_X15Y18.C1      net (fanout=4)        0.541   Inst_vga_int/GND_140_o_x_count[9]_equal_4_o
    SLICE_X15Y18.C       Tilo                  0.259   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X15Y20.D1      net (fanout=6)        0.681   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X15Y20.CLK     Tas                   0.322   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT81
                                                       Inst_vga_int/x_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (1.379ns logic, 2.466ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_0 (FF)
  Destination:          Inst_vga_int/x_count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_0 to Inst_vga_int/x_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.408   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/x_count_0
    SLICE_X14Y19.C3      net (fanout=15)       0.561   Inst_vga_int/x_count<0>
    SLICE_X14Y19.C       Tilo                  0.204   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>1_SW2
    SLICE_X14Y18.B1      net (fanout=1)        0.626   N125
    SLICE_X14Y18.B       Tilo                  0.203   Inst_vga_int/h_state_FSM_FFd2
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_4_o<9>1
    SLICE_X15Y18.C1      net (fanout=4)        0.541   Inst_vga_int/GND_140_o_x_count[9]_equal_4_o
    SLICE_X15Y18.C       Tilo                  0.259   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X15Y20.D1      net (fanout=6)        0.681   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X15Y20.CLK     Tas                   0.322   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT81
                                                       Inst_vga_int/x_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.805ns (1.396ns logic, 2.409ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/v_state_FSM_FFd2 (SLICE_X27Y9.B2), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/y_count_3 (FF)
  Destination:          Inst_vga_int/v_state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.255 - 0.276)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/y_count_3 to Inst_vga_int/v_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y9.CMUX     Tshcko                0.461   N86
                                                       Inst_vga_int/y_count_3
    SLICE_X29Y9.A1       net (fanout=19)       0.676   Inst_vga_int/y_count<3>
    SLICE_X29Y9.A        Tilo                  0.259   N86
                                                       Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<4>111
    SLICE_X29Y9.B1       net (fanout=8)        1.113   Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<4>11
    SLICE_X29Y9.B        Tilo                  0.259   N86
                                                       Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<9>121
    SLICE_X27Y9.B2       net (fanout=2)        0.964   Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<9>12
    SLICE_X27Y9.CLK      Tas                   0.322   Inst_vga_int/v_state_FSM_FFd2
                                                       Inst_vga_int/v_state_FSM_FFd2-In
                                                       Inst_vga_int/v_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (1.301ns logic, 2.753ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/y_count_2 (FF)
  Destination:          Inst_vga_int/v_state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.255 - 0.278)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/y_count_2 to Inst_vga_int/v_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.CQ      Tcko                  0.391   Inst_vga_int/y_count<4>
                                                       Inst_vga_int/y_count_2
    SLICE_X29Y9.A2       net (fanout=18)       0.647   Inst_vga_int/y_count<2>
    SLICE_X29Y9.A        Tilo                  0.259   N86
                                                       Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<4>111
    SLICE_X29Y9.B1       net (fanout=8)        1.113   Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<4>11
    SLICE_X29Y9.B        Tilo                  0.259   N86
                                                       Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<9>121
    SLICE_X27Y9.B2       net (fanout=2)        0.964   Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<9>12
    SLICE_X27Y9.CLK      Tas                   0.322   Inst_vga_int/v_state_FSM_FFd2
                                                       Inst_vga_int/v_state_FSM_FFd2-In
                                                       Inst_vga_int/v_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (1.231ns logic, 2.724ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/y_count_1 (FF)
  Destination:          Inst_vga_int/v_state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.255 - 0.278)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/y_count_1 to Inst_vga_int/v_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.BQ      Tcko                  0.391   Inst_vga_int/y_count<4>
                                                       Inst_vga_int/y_count_1
    SLICE_X29Y9.A3       net (fanout=16)       0.499   Inst_vga_int/y_count<1>
    SLICE_X29Y9.A        Tilo                  0.259   N86
                                                       Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<4>111
    SLICE_X29Y9.B1       net (fanout=8)        1.113   Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<4>11
    SLICE_X29Y9.B        Tilo                  0.259   N86
                                                       Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<9>121
    SLICE_X27Y9.B2       net (fanout=2)        0.964   Inst_vga_int/Madd_y_count[9]_GND_140_o_add_39_OUT_xor<9>12
    SLICE_X27Y9.CLK      Tas                   0.322   Inst_vga_int/v_state_FSM_FFd2
                                                       Inst_vga_int/v_state_FSM_FFd2-In
                                                       Inst_vga_int/v_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.231ns logic, 2.576ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_dcm1_clk0 = PERIOD TIMEGRP "Inst_dcm1_clk0" TS_clkin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/x_count_8_1 (SLICE_X14Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_vga_int/en_25 (FF)
  Destination:          Inst_vga_int/x_count_8_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.080 - 0.086)
  Source Clock:         clk100khz rising at 10.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_vga_int/en_25 to Inst_vga_int/x_count_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.198   Inst_vga_int/en_25
                                                       Inst_vga_int/en_25
    SLICE_X14Y20.CE      net (fanout=7)        0.300   Inst_vga_int/en_25
    SLICE_X14Y20.CLK     Tckce       (-Th)     0.108   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/x_count_8_1
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.090ns logic, 0.300ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/x_count_9 (SLICE_X14Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_vga_int/en_25 (FF)
  Destination:          Inst_vga_int/x_count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.080 - 0.086)
  Source Clock:         clk100khz rising at 10.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_vga_int/en_25 to Inst_vga_int/x_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.198   Inst_vga_int/en_25
                                                       Inst_vga_int/en_25
    SLICE_X14Y20.CE      net (fanout=7)        0.300   Inst_vga_int/en_25
    SLICE_X14Y20.CLK     Tckce       (-Th)     0.104   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/x_count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.094ns logic, 0.300ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/count_0 (SLICE_X8Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_vga_int/count_0 (FF)
  Destination:          Inst_vga_int/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100khz rising at 10.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_vga_int/count_0 to Inst_vga_int/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.200   Inst_vga_int/count<1>
                                                       Inst_vga_int/count_0
    SLICE_X8Y22.A6       net (fanout=3)        0.028   Inst_vga_int/count<0>
    SLICE_X8Y22.CLK      Tah         (-Th)    -0.190   Inst_vga_int/count<1>
                                                       Inst_vga_int/Mcount_count_xor<0>11_INV_0
                                                       Inst_vga_int/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_dcm1_clk0 = PERIOD TIMEGRP "Inst_dcm1_clk0" TS_clkin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_dcm1/clkout2_buf/I0
  Logical resource: Inst_dcm1/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_dcm1/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_vga_int/count<1>/CLK
  Logical resource: Inst_vga_int/count_0/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk100khz
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_vga_int/count<1>/CLK
  Logical resource: Inst_vga_int/count_1/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk100khz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_dcm1_clkfx = PERIOD TIMEGRP "Inst_dcm1_clkfx" 
TS_clkin / 0.16 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4527 paths analyzed, 952 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.090ns.
--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau5/tmp_score_7 (SLICE_X26Y30.B6), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_2 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.273ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.266 - 0.278)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_2 to Inst_msa_hdl_Niveau5/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.CQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/etatpres_2
    SLICE_X24Y29.D2      net (fanout=12)       1.109   Inst_msa_hdl_Niveau5/etatpres<2>
    SLICE_X24Y29.DMUX    Tilo                  0.251   enable_del<4>
                                                       Inst_msa_hdl_Niveau5/_n0184<4>1
    SLICE_X16Y30.D3      net (fanout=5)        0.875   Inst_msa_hdl_Niveau5/_n0184
    SLICE_X16Y30.DMUX    Tilo                  0.251   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X16Y30.C4      net (fanout=7)        0.378   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X16Y30.C       Tilo                  0.205   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C1      net (fanout=1)        0.981   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C       Tilo                  0.259   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1412
    SLICE_X26Y30.B6      net (fanout=2)        0.284   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT141
    SLICE_X26Y30.CLK     Tas                   0.289   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT161
                                                       Inst_msa_hdl_Niveau5/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (1.646ns logic, 3.627ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_0 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.222ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.266 - 0.278)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_0 to Inst_msa_hdl_Niveau5/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.AQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/etatpres_0
    SLICE_X24Y29.D1      net (fanout=12)       1.058   Inst_msa_hdl_Niveau5/etatpres<0>
    SLICE_X24Y29.DMUX    Tilo                  0.251   enable_del<4>
                                                       Inst_msa_hdl_Niveau5/_n0184<4>1
    SLICE_X16Y30.D3      net (fanout=5)        0.875   Inst_msa_hdl_Niveau5/_n0184
    SLICE_X16Y30.DMUX    Tilo                  0.251   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X16Y30.C4      net (fanout=7)        0.378   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X16Y30.C       Tilo                  0.205   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C1      net (fanout=1)        0.981   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C       Tilo                  0.259   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1412
    SLICE_X26Y30.B6      net (fanout=2)        0.284   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT141
    SLICE_X26Y30.CLK     Tas                   0.289   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT161
                                                       Inst_msa_hdl_Niveau5/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      5.222ns (1.646ns logic, 3.576ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_4 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.125ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.266 - 0.290)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_4 to Inst_msa_hdl_Niveau5/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y26.CQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<4>
                                                       Inst_msa_hdl_Niveau5/etatpres_4
    SLICE_X24Y29.D4      net (fanout=12)       0.961   Inst_msa_hdl_Niveau5/etatpres<4>
    SLICE_X24Y29.DMUX    Tilo                  0.251   enable_del<4>
                                                       Inst_msa_hdl_Niveau5/_n0184<4>1
    SLICE_X16Y30.D3      net (fanout=5)        0.875   Inst_msa_hdl_Niveau5/_n0184
    SLICE_X16Y30.DMUX    Tilo                  0.251   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X16Y30.C4      net (fanout=7)        0.378   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X16Y30.C       Tilo                  0.205   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C1      net (fanout=1)        0.981   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C       Tilo                  0.259   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1412
    SLICE_X26Y30.B6      net (fanout=2)        0.284   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT141
    SLICE_X26Y30.CLK     Tas                   0.289   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT161
                                                       Inst_msa_hdl_Niveau5/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.646ns logic, 3.479ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau5/tmp_score_6 (SLICE_X27Y30.D1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_2 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.265ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.266 - 0.278)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_2 to Inst_msa_hdl_Niveau5/tmp_score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.CQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/etatpres_2
    SLICE_X24Y29.D2      net (fanout=12)       1.109   Inst_msa_hdl_Niveau5/etatpres<2>
    SLICE_X24Y29.DMUX    Tilo                  0.251   enable_del<4>
                                                       Inst_msa_hdl_Niveau5/_n0184<4>1
    SLICE_X16Y30.D3      net (fanout=5)        0.875   Inst_msa_hdl_Niveau5/_n0184
    SLICE_X16Y30.DMUX    Tilo                  0.251   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X26Y30.A4      net (fanout=7)        1.287   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X26Y30.A       Tilo                  0.203   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X27Y30.D1      net (fanout=2)        0.576   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X27Y30.CLK     Tas                   0.322   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT142
                                                       Inst_msa_hdl_Niveau5/tmp_score_6
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (1.418ns logic, 3.847ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_0 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.214ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.266 - 0.278)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_0 to Inst_msa_hdl_Niveau5/tmp_score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.AQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/etatpres_0
    SLICE_X24Y29.D1      net (fanout=12)       1.058   Inst_msa_hdl_Niveau5/etatpres<0>
    SLICE_X24Y29.DMUX    Tilo                  0.251   enable_del<4>
                                                       Inst_msa_hdl_Niveau5/_n0184<4>1
    SLICE_X16Y30.D3      net (fanout=5)        0.875   Inst_msa_hdl_Niveau5/_n0184
    SLICE_X16Y30.DMUX    Tilo                  0.251   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X26Y30.A4      net (fanout=7)        1.287   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X26Y30.A       Tilo                  0.203   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X27Y30.D1      net (fanout=2)        0.576   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X27Y30.CLK     Tas                   0.322   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT142
                                                       Inst_msa_hdl_Niveau5/tmp_score_6
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (1.418ns logic, 3.796ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_4 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.266 - 0.290)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_4 to Inst_msa_hdl_Niveau5/tmp_score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y26.CQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<4>
                                                       Inst_msa_hdl_Niveau5/etatpres_4
    SLICE_X24Y29.D4      net (fanout=12)       0.961   Inst_msa_hdl_Niveau5/etatpres<4>
    SLICE_X24Y29.DMUX    Tilo                  0.251   enable_del<4>
                                                       Inst_msa_hdl_Niveau5/_n0184<4>1
    SLICE_X16Y30.D3      net (fanout=5)        0.875   Inst_msa_hdl_Niveau5/_n0184
    SLICE_X16Y30.DMUX    Tilo                  0.251   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X26Y30.A4      net (fanout=7)        1.287   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X26Y30.A       Tilo                  0.203   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X27Y30.D1      net (fanout=2)        0.576   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X27Y30.CLK     Tas                   0.322   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT142
                                                       Inst_msa_hdl_Niveau5/tmp_score_6
    -------------------------------------------------  ---------------------------
    Total                                      5.117ns (1.418ns logic, 3.699ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau5/tmp_score_6 (SLICE_X27Y30.D5), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_2 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.236ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.266 - 0.278)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_2 to Inst_msa_hdl_Niveau5/tmp_score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.CQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/etatpres_2
    SLICE_X24Y29.D2      net (fanout=12)       1.109   Inst_msa_hdl_Niveau5/etatpres<2>
    SLICE_X24Y29.DMUX    Tilo                  0.251   enable_del<4>
                                                       Inst_msa_hdl_Niveau5/_n0184<4>1
    SLICE_X16Y30.D3      net (fanout=5)        0.875   Inst_msa_hdl_Niveau5/_n0184
    SLICE_X16Y30.DMUX    Tilo                  0.251   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X16Y30.C4      net (fanout=7)        0.378   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X16Y30.C       Tilo                  0.205   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C1      net (fanout=1)        0.981   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C       Tilo                  0.259   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1412
    SLICE_X27Y30.D5      net (fanout=2)        0.214   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT141
    SLICE_X27Y30.CLK     Tas                   0.322   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT142
                                                       Inst_msa_hdl_Niveau5/tmp_score_6
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (1.679ns logic, 3.557ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_0 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.185ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.266 - 0.278)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_0 to Inst_msa_hdl_Niveau5/tmp_score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.AQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/etatpres_0
    SLICE_X24Y29.D1      net (fanout=12)       1.058   Inst_msa_hdl_Niveau5/etatpres<0>
    SLICE_X24Y29.DMUX    Tilo                  0.251   enable_del<4>
                                                       Inst_msa_hdl_Niveau5/_n0184<4>1
    SLICE_X16Y30.D3      net (fanout=5)        0.875   Inst_msa_hdl_Niveau5/_n0184
    SLICE_X16Y30.DMUX    Tilo                  0.251   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X16Y30.C4      net (fanout=7)        0.378   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X16Y30.C       Tilo                  0.205   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C1      net (fanout=1)        0.981   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C       Tilo                  0.259   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1412
    SLICE_X27Y30.D5      net (fanout=2)        0.214   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT141
    SLICE_X27Y30.CLK     Tas                   0.322   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT142
                                                       Inst_msa_hdl_Niveau5/tmp_score_6
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (1.679ns logic, 3.506ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_4 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.088ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.266 - 0.290)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_4 to Inst_msa_hdl_Niveau5/tmp_score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y26.CQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<4>
                                                       Inst_msa_hdl_Niveau5/etatpres_4
    SLICE_X24Y29.D4      net (fanout=12)       0.961   Inst_msa_hdl_Niveau5/etatpres<4>
    SLICE_X24Y29.DMUX    Tilo                  0.251   enable_del<4>
                                                       Inst_msa_hdl_Niveau5/_n0184<4>1
    SLICE_X16Y30.D3      net (fanout=5)        0.875   Inst_msa_hdl_Niveau5/_n0184
    SLICE_X16Y30.DMUX    Tilo                  0.251   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X16Y30.C4      net (fanout=7)        0.378   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X16Y30.C       Tilo                  0.205   Inst_msa_hdl_Niveau4/Mmux_etatpres[4]_X_20_o_wide_mux_77_OUT123
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C1      net (fanout=1)        0.981   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1411
    SLICE_X27Y30.C       Tilo                  0.259   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1412
    SLICE_X27Y30.D5      net (fanout=2)        0.214   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT141
    SLICE_X27Y30.CLK     Tas                   0.322   Inst_msa_hdl_Niveau5/tmp_score<6>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT142
                                                       Inst_msa_hdl_Niveau5/tmp_score_6
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (1.679ns logic, 3.409ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_dcm1_clkfx = PERIOD TIMEGRP "Inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point inst_diviseur_clk/clk2khz (SLICE_X18Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_diviseur_clk/div2khz_temp (FF)
  Destination:          inst_diviseur_clk/clk2khz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_diviseur_clk/div2khz_temp to inst_diviseur_clk/clk2khz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.AQ      Tcko                  0.198   inst_diviseur_clk/div2khz_temp
                                                       inst_diviseur_clk/div2khz_temp
    SLICE_X18Y35.AX      net (fanout=2)        0.168   inst_diviseur_clk/div2khz_temp
    SLICE_X18Y35.CLK     Tckdi       (-Th)    -0.041   inst_diviseur_clk/clk2khz
                                                       inst_diviseur_clk/clk2khz
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.239ns logic, 0.168ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau7/tmp_score_5 (SLICE_X12Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_msa_hdl_Niveau7/tmp_score_5 (FF)
  Destination:          Inst_msa_hdl_Niveau7/tmp_score_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 falling at 93.750ns
  Destination Clock:    clk_dcm1 falling at 93.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_msa_hdl_Niveau7/tmp_score_5 to Inst_msa_hdl_Niveau7/tmp_score_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.200   Inst_msa_hdl_Niveau7/tmp_score<6>
                                                       Inst_msa_hdl_Niveau7/tmp_score_5
    SLICE_X12Y42.A6      net (fanout=4)        0.031   Inst_msa_hdl_Niveau7/tmp_score<5>
    SLICE_X12Y42.CLK     Tah         (-Th)    -0.190   Inst_msa_hdl_Niveau7/tmp_score<6>
                                                       Inst_msa_hdl_Niveau7/Mmux_etatpres[4]_X_23_o_wide_mux_72_OUT181
                                                       Inst_msa_hdl_Niveau7/tmp_score_5
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau10/tmp_score_4 (SLICE_X12Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_msa_hdl_Niveau10/tmp_score_4 (FF)
  Destination:          Inst_msa_hdl_Niveau10/tmp_score_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 falling at 93.750ns
  Destination Clock:    clk_dcm1 falling at 93.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_msa_hdl_Niveau10/tmp_score_4 to Inst_msa_hdl_Niveau10/tmp_score_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.DQ      Tcko                  0.200   Inst_msa_hdl_Niveau10/tmp_score<4>
                                                       Inst_msa_hdl_Niveau10/tmp_score_4
    SLICE_X12Y37.D6      net (fanout=6)        0.039   Inst_msa_hdl_Niveau10/tmp_score<4>
    SLICE_X12Y37.CLK     Tah         (-Th)    -0.190   Inst_msa_hdl_Niveau10/tmp_score<4>
                                                       Inst_msa_hdl_Niveau10/Mmux_etatpres[4]_X_26_o_wide_mux_72_OUT153
                                                       Inst_msa_hdl_Niveau10/tmp_score_4
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.390ns logic, 0.039ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_dcm1_clkfx = PERIOD TIMEGRP "Inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 60.770ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_dcm1/clkout1_buf/I0
  Logical resource: Inst_dcm1/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_dcm1/clkfx
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_diviseur_clk/cnt2hz<3>/CLK
  Logical resource: inst_diviseur_clk/cnt2hz_0/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_diviseur_clk/cnt2hz<3>/CLK
  Logical resource: inst_diviseur_clk/cnt2hz_1/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin                       |     10.000ns|      5.340ns|      4.904ns|            0|            0|            0|         5450|
| TS_Inst_dcm1_clk0             |     10.000ns|      4.904ns|          N/A|            0|            0|          923|            0|
| TS_Inst_dcm1_clkfx            |     62.500ns|     12.090ns|          N/A|            0|            0|         4527|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    4.904|    2.622|    6.045|    5.501|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5450 paths, 0 nets, and 2085 connections

Design statistics:
   Minimum period:  12.090ns{1}   (Maximum frequency:  82.713MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jan 12 11:52:15 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4577 MB



