INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/DP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/FSM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/Top_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module str_display
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module clk_div_1
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-311] analyzing module pin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/set_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Set_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/task_water.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task_water
INFO: [VRFC 10-311] analyzing module water_reminder
INFO: [VRFC 10-311] analyzing module Alarm_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sim_1/new/tb_water_reminder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_task_water
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
