module andg(A, B, Y);
input A, B;
output Y;
supply0 gnd;
supply1 Vdd;
wire w1, w2;
pmos p1(w2, Vdd, A);
pmos p2(w2, Vdd, B);
pmos p3(Y, Vdd, w2);
nmos n1(w2, w1, A);
nmos n2(w1, gnd, B);
nmos n3(Y, gnd, w2);
endmodule