{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615817982035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615817982039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 15:19:41 2021 " "Processing started: Mon Mar 15 15:19:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615817982039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615817982039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615817982039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615817982546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615817982546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615817991140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615817991140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ledram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_ledram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LEDRAM-Behavioral " "Found design unit 1: FPGA_LEDRAM-Behavioral" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615817991550 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LEDRAM " "Found entity 1: FPGA_LEDRAM" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615817991550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615817991550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplebyteprogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplebyteprogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multipleByteProgram-Behavorial " "Found design unit 1: multipleByteProgram-Behavorial" {  } { { "multipleByteProgram.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/multipleByteProgram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615817991555 ""} { "Info" "ISGN_ENTITY_NAME" "1 multipleByteProgram " "Found entity 1: multipleByteProgram" {  } { { "multipleByteProgram.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/multipleByteProgram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615817991555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615817991555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_LEDRAM " "Elaborating entity \"FPGA_LEDRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615817991587 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[0\] " "bidirectional pin \"data\[0\]\" has no driver" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615817992052 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[1\] " "bidirectional pin \"data\[1\]\" has no driver" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615817992052 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[2\] " "bidirectional pin \"data\[2\]\" has no driver" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615817992052 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[3\] " "bidirectional pin \"data\[3\]\" has no driver" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615817992052 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[4\] " "bidirectional pin \"data\[4\]\" has no driver" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615817992052 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[5\] " "bidirectional pin \"data\[5\]\" has no driver" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615817992052 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[6\] " "bidirectional pin \"data\[6\]\" has no driver" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615817992052 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "data\[7\] " "bidirectional pin \"data\[7\]\" has no driver" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615817992052 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1615817992052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615817992135 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDs\[0\] data\[0\] " "Output pin \"LEDs\[0\]\" driven by bidirectional pin \"data\[0\]\" cannot be tri-stated" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 14 -1 0 } } { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1615817992251 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDs\[1\] data\[1\] " "Output pin \"LEDs\[1\]\" driven by bidirectional pin \"data\[1\]\" cannot be tri-stated" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 14 -1 0 } } { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1615817992251 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDs\[2\] data\[2\] " "Output pin \"LEDs\[2\]\" driven by bidirectional pin \"data\[2\]\" cannot be tri-stated" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 14 -1 0 } } { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1615817992251 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDs\[3\] data\[3\] " "Output pin \"LEDs\[3\]\" driven by bidirectional pin \"data\[3\]\" cannot be tri-stated" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 14 -1 0 } } { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1615817992251 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDs\[4\] data\[4\] " "Output pin \"LEDs\[4\]\" driven by bidirectional pin \"data\[4\]\" cannot be tri-stated" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 14 -1 0 } } { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1615817992251 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDs\[5\] data\[5\] " "Output pin \"LEDs\[5\]\" driven by bidirectional pin \"data\[5\]\" cannot be tri-stated" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 14 -1 0 } } { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1615817992251 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDs\[6\] data\[6\] " "Output pin \"LEDs\[6\]\" driven by bidirectional pin \"data\[6\]\" cannot be tri-stated" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 14 -1 0 } } { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1615817992251 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDs\[7\] data\[7\] " "Output pin \"LEDs\[7\]\" driven by bidirectional pin \"data\[7\]\" cannot be tri-stated" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 14 -1 0 } } { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1615817992251 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615817992279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615817992438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615817992438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615817992505 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615817992505 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1615817992505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615817992505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615817992505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615817992543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 15 15:19:52 2021 " "Processing ended: Mon Mar 15 15:19:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615817992543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615817992543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615817992543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615817992543 ""}
