rm -rf obj_dir/
make -C . -f /home/hamed/FPGA/Tools/litex-hub/litex/litex/litex/build/sim/core/Makefile CC_SRCS="--cc /home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/hamed/FPGA/Tools/litex-hub/build/sim/gateware/sim.v "    OPT_LEVEL=O3 
