
*** Running vivado
    with args -log cell5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cell5.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cell5.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 309.063 ; gain = 99.559
INFO: [Synth 8-638] synthesizing module 'cell5' [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/cell5/synth/cell5.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'cell5' (9#1) [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/cell5/synth/cell5.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 507.387 ; gain = 297.883
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 507.387 ; gain = 297.883
INFO: [Device 21-403] Loading part xc7k160tfbg676-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 594.777 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 594.777 ; gain = 385.273
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 594.777 ; gain = 385.273
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 594.777 ; gain = 385.273
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 594.777 ; gain = 385.273
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 594.777 ; gain = 385.273
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 608.918 ; gain = 399.414
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 608.918 ; gain = 399.414
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 619.582 ; gain = 410.078
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 619.582 ; gain = 410.078
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 619.582 ; gain = 410.078
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 619.582 ; gain = 410.078
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 619.582 ; gain = 410.078
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 619.582 ; gain = 410.078
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 619.582 ; gain = 410.078

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 619.582 ; gain = 410.078
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 650.223 ; gain = 419.457
