# Aes128

RTL code is System Verilog (SV) file which can be synthesized.

1) Aes120CipherCore

AES-128 cipher/encrypt

2) Aes120CipherCoreInv

AES-128 decipher/decrypt

3) Aes120CipherCoreOptimized

AES-128 cipher/encrypt with S-BOX optimized to reduce the resource

4) Aes120CipherCoreInvOptimized

AES-128 decipher/decrypt with S-BOX optimized to reduce the resource

5) Detail description (Vietnammese)

http://nguyenquanicd.blogspot.com/search/label/AES?&max-results=5

-END-
