

================================================================
== Vitis HLS Report for 'kp_502_15'
================================================================
* Date:           Sat Dec  9 20:37:32 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_15
* Solution:       sol2_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  10.815 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.182 us|  0.182 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       12|       12|         3|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_0"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_1"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %a_0, i64 666, i64 207, i64 4294967295"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_0"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %a_1, i64 666, i64 207, i64 4294967295"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_1"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %b_0, i64 666, i64 207, i64 4294967295"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_0"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %b_1, i64 666, i64 207, i64 4294967295"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %c_0, i64 666, i64 207, i64 4294967295"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %c_1, i64 666, i64 207, i64 4294967295"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_1"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_0, i64 666, i64 207, i64 4294967295"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_1, i64 666, i64 207, i64 4294967295"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 35 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln8 = br void %arrayidx115.case.0" [./source/kp_502_15.cpp:8]   --->   Operation 36 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 37 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_15.cpp:8]   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %arrayidx115.case.0.split, void" [./source/kp_502_15.cpp:8]   --->   Operation 40 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 1, i32 2" [./source/kp_502_15.cpp:10]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i2 %lshr_ln" [./source/kp_502_15.cpp:10]   --->   Operation 42 'zext' 'zext_ln10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 43 'getelementptr' 'x_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.75ns)   --->   "%temp_x = load i2 %x_0_addr" [./source/kp_502_15.cpp:10]   --->   Operation 44 'load' 'temp_x' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i32 %a_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 45 'getelementptr' 'a_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.75ns)   --->   "%a_0_load = load i2 %a_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 46 'load' 'a_0_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i32 %b_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 47 'getelementptr' 'b_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.75ns)   --->   "%b_0_load = load i2 %b_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 48 'load' 'b_0_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 49 'getelementptr' 'x_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.75ns)   --->   "%temp_x_1 = load i2 %x_1_addr" [./source/kp_502_15.cpp:10]   --->   Operation 50 'load' 'temp_x_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i32 %a_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 51 'getelementptr' 'a_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.75ns)   --->   "%a_1_load = load i2 %a_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 52 'load' 'a_1_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 53 'getelementptr' 'b_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.75ns)   --->   "%b_1_load = load i2 %b_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 54 'load' 'b_1_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 55 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 2" [./source/kp_502_15.cpp:8]   --->   Operation 55 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 56 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/kp_502_15.cpp:13]   --->   Operation 57 'ret' 'ret_ln13' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.8>
ST_3 : Operation 58 [1/2] (1.75ns)   --->   "%temp_x = load i2 %x_0_addr" [./source/kp_502_15.cpp:10]   --->   Operation 58 'load' 'temp_x' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 59 [1/2] (1.75ns)   --->   "%a_0_load = load i2 %a_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 59 'load' 'a_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 60 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %a_0_load, i32 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 60 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (1.75ns)   --->   "%b_0_load = load i2 %b_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 61 'load' 'b_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 62 [1/1] (2.18ns)   --->   "%add_ln11 = add i32 %b_0_load, i32 %mul_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 62 'add' 'add_ln11' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i32 %c_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 63 'getelementptr' 'c_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.75ns)   --->   "%c_0_load = load i2 %c_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 64 'load' 'c_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 65 [1/2] (1.75ns)   --->   "%temp_x_1 = load i2 %x_1_addr" [./source/kp_502_15.cpp:10]   --->   Operation 65 'load' 'temp_x_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 66 [1/2] (1.75ns)   --->   "%a_1_load = load i2 %a_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 66 'load' 'a_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 67 [1/1] (6.88ns)   --->   "%mul_ln11_2 = mul i32 %a_1_load, i32 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 67 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (1.75ns)   --->   "%b_1_load = load i2 %b_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 68 'load' 'b_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 69 [1/1] (2.18ns)   --->   "%add_ln11_2 = add i32 %b_1_load, i32 %mul_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 69 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i32 %c_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 70 'getelementptr' 'c_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (1.75ns)   --->   "%c_1_load = load i2 %c_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 71 'load' 'c_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 10.8>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_15.cpp:8]   --->   Operation 72 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %temp_x, i32 %add_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 73 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/2] (1.75ns)   --->   "%c_0_load = load i2 %c_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 74 'load' 'c_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 75 [1/1] (2.18ns)   --->   "%add_ln11_1 = add i32 %c_0_load, i32 %mul_ln11_1" [./source/kp_502_15.cpp:11]   --->   Operation 75 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%r_0_addr = getelementptr i32 %r_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 76 'getelementptr' 'r_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %add_ln11_1, i2 %r_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 77 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 78 [1/1] (6.88ns)   --->   "%mul_ln11_3 = mul i32 %temp_x_1, i32 %add_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 78 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/2] (1.75ns)   --->   "%c_1_load = load i2 %c_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 79 'load' 'c_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 80 [1/1] (2.18ns)   --->   "%add_ln11_3 = add i32 %c_1_load, i32 %mul_ln11_3" [./source/kp_502_15.cpp:11]   --->   Operation 80 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%r_1_addr = getelementptr i32 %r_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 81 'getelementptr' 'r_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %add_ln11_3, i2 %r_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 82 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx115.case.0"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ r_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
store_ln8         (store            ) [ 00000]
br_ln8            (br               ) [ 00000]
i_1               (load             ) [ 00000]
tmp               (bitselect        ) [ 00111]
empty             (speclooptripcount) [ 00000]
br_ln8            (br               ) [ 00000]
lshr_ln           (partselect       ) [ 00000]
zext_ln10         (zext             ) [ 00011]
x_0_addr          (getelementptr    ) [ 00010]
a_0_addr          (getelementptr    ) [ 00010]
b_0_addr          (getelementptr    ) [ 00010]
x_1_addr          (getelementptr    ) [ 00010]
a_1_addr          (getelementptr    ) [ 00010]
b_1_addr          (getelementptr    ) [ 00010]
add_ln8           (add              ) [ 00000]
store_ln8         (store            ) [ 00000]
ret_ln13          (ret              ) [ 00000]
temp_x            (load             ) [ 00001]
a_0_load          (load             ) [ 00000]
mul_ln11          (mul              ) [ 00000]
b_0_load          (load             ) [ 00000]
add_ln11          (add              ) [ 00001]
c_0_addr          (getelementptr    ) [ 00001]
temp_x_1          (load             ) [ 00001]
a_1_load          (load             ) [ 00000]
mul_ln11_2        (mul              ) [ 00000]
b_1_load          (load             ) [ 00000]
add_ln11_2        (add              ) [ 00001]
c_1_addr          (getelementptr    ) [ 00001]
specloopname_ln8  (specloopname     ) [ 00000]
mul_ln11_1        (mul              ) [ 00000]
c_0_load          (load             ) [ 00000]
add_ln11_1        (add              ) [ 00000]
r_0_addr          (getelementptr    ) [ 00000]
store_ln11        (store            ) [ 00000]
mul_ln11_3        (mul              ) [ 00000]
c_1_load          (load             ) [ 00000]
add_ln11_3        (add              ) [ 00000]
r_1_addr          (getelementptr    ) [ 00000]
store_ln11        (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_0_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="2" slack="0"/>
<pin id="76" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_0_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_x/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="a_0_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="2" slack="0"/>
<pin id="89" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="2" slack="0"/>
<pin id="115" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_1_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_x_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="a_1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="2" slack="0"/>
<pin id="128" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="b_1_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="2" slack="0"/>
<pin id="141" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="c_0_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="2" slack="1"/>
<pin id="154" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_0_load/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="c_1_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="2" slack="1"/>
<pin id="167" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1_load/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="r_0_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="2"/>
<pin id="180" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_0_addr/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln11_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="2" slack="2"/>
<pin id="193" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_1_addr/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln11_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln8_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_1_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lshr_ln_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="3" slack="0"/>
<pin id="223" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln10_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln8_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln8_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="mul_ln11_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln11_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mul_ln11_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_2/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln11_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="mul_ln11_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="32" slack="1"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln11_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_ln11_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_3/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln11_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="305" class="1005" name="zext_ln10_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="313" class="1005" name="x_0_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="1"/>
<pin id="315" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x_0_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="a_0_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="1"/>
<pin id="320" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="b_0_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="1"/>
<pin id="325" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="x_1_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="1"/>
<pin id="330" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x_1_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="a_1_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="1"/>
<pin id="335" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="b_1_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="temp_x_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x "/>
</bind>
</comp>

<comp id="348" class="1005" name="add_ln11_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="353" class="1005" name="c_0_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="1"/>
<pin id="355" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="temp_x_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_ln11_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="c_1_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="1"/>
<pin id="370" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="60" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="60" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="207" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="242"><net_src comp="207" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="92" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="79" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="105" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="131" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="118" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="144" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="281"><net_src comp="157" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="292"><net_src comp="170" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="298"><net_src comp="68" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="308"><net_src comp="228" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="316"><net_src comp="72" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="321"><net_src comp="85" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="326"><net_src comp="98" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="331"><net_src comp="111" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="336"><net_src comp="124" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="341"><net_src comp="137" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="346"><net_src comp="79" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="351"><net_src comp="255" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="356"><net_src comp="150" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="361"><net_src comp="118" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="366"><net_src comp="267" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="371"><net_src comp="163" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="170" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_0 | {4 }
	Port: r_1 | {4 }
 - Input state : 
	Port: kp_502_15 : a_0 | {2 3 }
	Port: kp_502_15 : a_1 | {2 3 }
	Port: kp_502_15 : b_0 | {2 3 }
	Port: kp_502_15 : b_1 | {2 3 }
	Port: kp_502_15 : c_0 | {3 4 }
	Port: kp_502_15 : c_1 | {3 4 }
	Port: kp_502_15 : x_0 | {2 3 }
	Port: kp_502_15 : x_1 | {2 3 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		tmp : 1
		br_ln8 : 2
		lshr_ln : 1
		zext_ln10 : 2
		x_0_addr : 3
		temp_x : 4
		a_0_addr : 3
		a_0_load : 4
		b_0_addr : 3
		b_0_load : 4
		x_1_addr : 3
		temp_x_1 : 4
		a_1_addr : 3
		a_1_load : 4
		b_1_addr : 3
		b_1_load : 4
		add_ln8 : 1
		store_ln8 : 2
	State 3
		mul_ln11 : 1
		add_ln11 : 2
		c_0_load : 1
		mul_ln11_2 : 1
		add_ln11_2 : 2
		c_1_load : 1
	State 4
		add_ln11_1 : 1
		store_ln11 : 2
		add_ln11_3 : 1
		store_ln11 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |   add_ln8_fu_238  |    0    |    0    |    13   |
|          |  add_ln11_fu_255  |    0    |    0    |    39   |
|    add   | add_ln11_2_fu_267 |    0    |    0    |    39   |
|          | add_ln11_1_fu_277 |    0    |    0    |    39   |
|          | add_ln11_3_fu_288 |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|          |  mul_ln11_fu_249  |    3    |    0    |    21   |
|    mul   | mul_ln11_2_fu_261 |    3    |    0    |    21   |
|          | mul_ln11_1_fu_273 |    3    |    0    |    21   |
|          | mul_ln11_3_fu_284 |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_210    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|   lshr_ln_fu_218  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln10_fu_228 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    12   |    0    |   253   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| a_0_addr_reg_318 |    2   |
| a_1_addr_reg_333 |    2   |
|add_ln11_2_reg_363|   32   |
| add_ln11_reg_348 |   32   |
| b_0_addr_reg_323 |    2   |
| b_1_addr_reg_338 |    2   |
| c_0_addr_reg_353 |    2   |
| c_1_addr_reg_368 |    2   |
|     i_reg_295    |    4   |
| temp_x_1_reg_358 |   32   |
|  temp_x_reg_343  |   32   |
| x_0_addr_reg_313 |    2   |
| x_1_addr_reg_328 |    2   |
| zext_ln10_reg_305|   64   |
+------------------+--------+
|       Total      |   212  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  10.592 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   253  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   72   |
|  Register |    -   |    -   |   212  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   10   |   212  |   325  |
+-----------+--------+--------+--------+--------+
