// Seed: 1416358366
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2
);
  assign id_4 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output tri1 id_7,
    output uwire id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    input tri1 id_14,
    inout supply0 id_15,
    input wand id_16
);
  id_18 :
  assert property (@(posedge (id_12 + 1)) id_14) id_7 = id_12;
  supply0 id_19 = 1'b0;
  module_0(
      id_0, id_10, id_12
  );
endmodule
