=====
SETUP
2.855
17.971
20.826
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.401
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
13.839
14.098
io_riscv_controller/n162_s23
15.718
16.520
io_riscv_controller/n162_s22
16.939
17.971
io_riscv_controller/send_data_4_s0
17.971
=====
SETUP
2.903
17.923
20.826
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.439
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s
14.317
14.598
io_riscv_controller/n165_s23
15.719
16.818
io_riscv_controller/n165_s22
16.824
17.923
io_riscv_controller/send_data_1_s0
17.923
=====
SETUP
3.172
17.654
20.826
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.401
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
13.839
14.098
io_riscv_controller/n159_s24
15.387
16.413
io_riscv_controller/n159_s22
16.832
17.654
io_riscv_controller/send_data_7_s0
17.654
=====
SETUP
3.489
17.337
20.826
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.439
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s
14.317
14.598
io_riscv_controller/n166_s23
15.017
15.819
io_riscv_controller/n166_s22
16.238
17.337
io_riscv_controller/send_data_0_s0
17.337
=====
SETUP
3.579
17.247
20.826
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.401
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
13.839
14.098
io_riscv_controller/n161_s23
15.387
16.419
io_riscv_controller/n161_s22
16.425
17.247
io_riscv_controller/send_data_5_s0
17.247
=====
SETUP
3.579
17.247
20.826
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.401
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
13.839
14.098
io_riscv_controller/n160_s23
15.387
16.209
io_riscv_controller/n160_s22
16.215
17.247
io_riscv_controller/send_data_6_s0
17.247
=====
SETUP
3.924
16.902
20.826
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.439
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
14.317
14.598
io_riscv_controller/n163_s23
14.600
15.661
io_riscv_controller/n163_s22
16.080
16.902
io_riscv_controller/send_data_3_s0
16.902
=====
SETUP
3.949
16.877
20.826
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.439
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
14.317
14.598
io_riscv_controller/n164_s23
15.017
16.049
io_riscv_controller/n164_s22
16.055
16.877
io_riscv_controller/send_data_2_s0
16.877
=====
SETUP
7.373
14.317
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.439
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s
14.317
=====
SETUP
7.373
14.317
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.439
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
14.317
=====
SETUP
7.418
14.272
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.439
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s
14.272
=====
SETUP
7.851
13.839
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_4_G[0]_s1
7.034
8.133
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.427
10.472
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n160_s
10.472
11.035
io_riscv_controller/riscv_rd_5_ird_6/maddr_5_s0
12.340
13.401
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
13.839
=====
SETUP
7.884
13.806
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
9.733
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s
9.733
10.296
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
11.595
12.417
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s
13.806
=====
SETUP
7.907
13.783
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
9.733
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s
9.733
10.296
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
11.595
12.417
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
13.783
=====
SETUP
8.050
13.640
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
9.733
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s
9.733
9.790
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.790
10.353
io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0
11.664
12.763
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
13.640
=====
SETUP
8.083
13.607
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
9.733
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s
9.733
9.790
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.790
10.353
io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0
11.664
12.763
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s
13.607
=====
SETUP
8.408
13.282
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
10.239
io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0
11.389
12.421
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_1_s
13.282
=====
SETUP
8.423
13.267
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
9.733
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s
9.733
10.296
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
11.595
12.417
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s
13.267
=====
SETUP
8.523
13.167
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
9.733
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s
9.733
9.790
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.790
10.353
io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0
11.664
12.725
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_0_s
13.167
=====
SETUP
8.540
13.150
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
9.733
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s
9.733
9.790
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n161_s
9.790
10.353
io_riscv_controller/riscv_rd_5_ird_6/maddr_4_s0
11.664
12.763
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
13.150
=====
SETUP
8.827
12.863
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
10.239
io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0
11.389
12.415
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
12.863
=====
SETUP
8.827
12.863
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
10.239
io_riscv_controller/riscv_rd_5_ird_6/maddr_2_s0
11.389
12.415
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_0_0_s
12.863
=====
SETUP
8.849
12.841
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_0_s0
6.299
6.580
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_1_G[0]_s1
6.999
7.821
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n164_s
8.631
9.676
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n163_s
9.676
9.733
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n162_s
9.733
10.296
io_riscv_controller/riscv_rd_5_ird_6/maddr_3_s0
11.595
12.397
io_riscv_controller/riscv_rd_5_ird_6/memory/memory_memory_1_1_s
12.841
=====
SETUP
8.961
12.729
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_6_G[0]_s1
7.034
7.856
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n159_s
9.651
10.696
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n158_s
10.696
11.259
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s0
12.729
=====
SETUP
9.131
12.559
21.690
clk_27mhz_ibuf
0.000
0.982
io_riscv_controller/config_on_s1
1.226
1.684
io_riscv_controller/riscv_rd_5_ird_6/decode/raddr_2_s1
4.145
4.967
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_1_1_s0
5.966
6.247
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_DOL_6_G[0]_s1
7.034
7.856
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n159_s
9.651
10.696
io_riscv_controller/riscv_rd_5_ird_6/execute/alu/n158_s
10.696
11.259
io_riscv_controller/riscv_rd_5_ird_6/decode/register_bank/reg_bank_reg_bank_0_1_s
12.559
=====
HOLD
0.563
1.607
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_3_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_0_s
1.607
=====
HOLD
0.563
1.607
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_1_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_0_s
1.607
=====
HOLD
0.566
1.610
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_2_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_0_s
1.610
=====
HOLD
0.566
1.610
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_0_s1
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_0_s
1.610
=====
HOLD
0.589
1.633
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_1_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_0_1_s
1.633
=====
HOLD
0.708
1.737
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/monitor_addr_7_s0
1.029
1.362
io_riscv_controller/n150_s22
1.365
1.737
io_riscv_controller/monitor_addr_7_s0
1.737
=====
HOLD
0.710
1.739
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/monitor_addr_2_s0
1.029
1.362
io_riscv_controller/n155_s22
1.367
1.739
io_riscv_controller/monitor_addr_2_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/monitor_addr_5_s0
1.029
1.362
io_riscv_controller/n152_s22
1.367
1.739
io_riscv_controller/monitor_addr_5_s0
1.739
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_tx/tx_bsy_s5
1.029
1.362
io_riscv_controller/uart_tx/frame_begin_s3
1.368
1.740
io_riscv_controller/uart_tx/tx_bsy_s5
1.740
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/read_pointer_0_s4
1.029
1.362
io_riscv_controller/rx_fifo/n10_s3
1.368
1.740
io_riscv_controller/rx_fifo/read_pointer_0_s4
1.740
=====
HOLD
0.714
1.743
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/fsm_io_1_s1
1.029
1.362
io_riscv_controller/n148_s24
1.371
1.743
io_riscv_controller/fsm_io_1_s1
1.743
=====
HOLD
0.718
1.747
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/fsm_io_3_s1
1.029
1.362
io_riscv_controller/n146_s27
1.375
1.747
io_riscv_controller/fsm_io_3_s1
1.747
=====
HOLD
0.730
1.759
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_tx/tx_cnt_2_s0
1.029
1.362
io_riscv_controller/uart_tx/n24_s
1.365
1.759
io_riscv_controller/uart_tx/tx_cnt_2_s0
1.759
=====
HOLD
0.731
1.760
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/rx_cnt_6_s0
1.029
1.362
io_riscv_controller/uart_rx/n33_s
1.366
1.760
io_riscv_controller/uart_rx/rx_cnt_6_s0
1.760
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/rx_cnt_2_s0
1.029
1.362
io_riscv_controller/uart_rx/n37_s
1.367
1.761
io_riscv_controller/uart_rx/rx_cnt_2_s0
1.761
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/read_pointer_3_s1
1.029
1.362
io_riscv_controller/rx_fifo/n7_s
1.367
1.761
io_riscv_controller/rx_fifo/read_pointer_3_s1
1.761
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_2_s0
1.029
1.362
io_riscv_controller/rx_fifo/n14_s
1.367
1.761
io_riscv_controller/rx_fifo/write_pointer_2_s0
1.761
=====
HOLD
0.733
1.762
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_tx/tx_cnt_6_s0
1.029
1.362
io_riscv_controller/uart_tx/n20_s
1.368
1.762
io_riscv_controller/uart_tx/tx_cnt_6_s0
1.762
=====
HOLD
0.820
1.864
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/data_out_7_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_1_s
1.864
=====
HOLD
0.825
1.869
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_3_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_0_1_s
1.869
=====
HOLD
0.853
1.897
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_1_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_1_s
1.897
=====
HOLD
0.854
1.883
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/rx_fifo/write_pointer_1_s0
1.029
1.362
io_riscv_controller/rx_fifo/n15_s
1.366
1.883
io_riscv_controller/rx_fifo/write_pointer_1_s0
1.883
=====
HOLD
0.856
1.885
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_tx/tx_cnt_1_s0
1.029
1.362
io_riscv_controller/uart_tx/n25_s
1.368
1.885
io_riscv_controller/uart_tx/tx_cnt_1_s0
1.885
=====
HOLD
0.856
1.885
1.029
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/rx_cnt_1_s0
1.029
1.362
io_riscv_controller/uart_rx/n38_s
1.368
1.885
io_riscv_controller/uart_rx/rx_cnt_1_s0
1.885
=====
HOLD
0.867
1.911
1.044
clk_27mhz_ibuf
0.000
0.844
io_riscv_controller/uart_rx/data_out_4_s0
1.029
1.362
io_riscv_controller/rx_fifo/mem_mem_1_1_s
1.911
