Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap axi_vdma_v6_3_6 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_vdma_v6_3_6 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 10:58:02 on Jun 21,2019
vlog -64 "+incdir+/home/dmonk/.cxl.ip/incl" -work axi_vdma_v6_3_6 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_vdma_v6_3_6/.cxl.verilog.axi_vdma_v6_3_6.axi_vdma_v6_3_6.lin64.cmf 
-- Compiling module axi_vdma_v6_3_6_axis_infrastructure_v1_0_util_axis2vector
-- Compiling module axi_vdma_v6_3_6_axis_infrastructure_v1_0_util_vector2axis
-- Compiling module axi_vdma_v6_3_6_axis_register_slice_v1_0_axisc_register_slice
-- Compiling module axi_vdma_v6_3_6_axis_register_slice_v1_0_axis_register_slice
-- Compiling module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer
-- Compiling module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer
-- Compiling module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter

Top level modules:
	axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter
End time: 10:58:02 on Jun 21,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
