Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Fri Nov  8 22:26:30 2024
| Host              : THX_HP running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.959        0.000                      0                29069        0.010        0.000                      0                29069        3.500        0.000                       0                  7038  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.959        0.000                      0                29069        0.010        0.000                      0                29069        3.500        0.000                       0                  7038  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.589ns (54.556%)  route 2.990ns (45.444%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.240     7.817    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X24Y110        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     8.003 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__4/O
                         net (fo=1, routed)           0.050     8.053    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_25
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     8.135 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     8.765    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     8.989 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     9.154    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     9.350 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     9.725    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657    12.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.236    13.109    
                         clock uncertainty           -0.160    12.949    
    SLICE_X34Y112        RAMS32 (Setup_H6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.683    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.589ns (54.556%)  route 2.990ns (45.444%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.240     7.817    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X24Y110        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     8.003 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__4/O
                         net (fo=1, routed)           0.050     8.053    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_25
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     8.135 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     8.765    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     8.989 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     9.154    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     9.350 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     9.725    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657    12.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/SP/CLK
                         clock pessimism              0.236    13.109    
                         clock uncertainty           -0.160    12.949    
    SLICE_X34Y112        RAMS32 (Setup_H5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.683    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.589ns (54.556%)  route 2.990ns (45.444%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.240     7.817    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X24Y110        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     8.003 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__4/O
                         net (fo=1, routed)           0.050     8.053    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_25
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     8.135 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     8.765    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     8.989 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     9.154    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     9.350 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     9.725    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657    12.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/SP/CLK
                         clock pessimism              0.236    13.109    
                         clock uncertainty           -0.160    12.949    
    SLICE_X34Y112        RAMS32 (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.683    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.589ns (54.556%)  route 2.990ns (45.444%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.240     7.817    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X24Y110        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     8.003 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__4/O
                         net (fo=1, routed)           0.050     8.053    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_25
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     8.135 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     8.765    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     8.989 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     9.154    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     9.350 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     9.725    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657    12.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/SP/CLK
                         clock pessimism              0.236    13.109    
                         clock uncertainty           -0.160    12.949    
    SLICE_X34Y112        RAMS32 (Setup_G5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.683    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.589ns (54.556%)  route 2.990ns (45.444%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.240     7.817    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X24Y110        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     8.003 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__4/O
                         net (fo=1, routed)           0.050     8.053    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_25
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     8.135 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     8.765    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     8.989 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     9.154    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     9.350 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     9.725    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657    12.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/SP/CLK
                         clock pessimism              0.236    13.109    
                         clock uncertainty           -0.160    12.949    
    SLICE_X34Y112        RAMS32 (Setup_F6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.683    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/SP
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.589ns (54.556%)  route 2.990ns (45.444%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.240     7.817    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X24Y110        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     8.003 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__4/O
                         net (fo=1, routed)           0.050     8.053    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_25
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     8.135 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     8.765    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     8.989 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     9.154    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     9.350 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     9.725    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657    12.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/SP/CLK
                         clock pessimism              0.236    13.109    
                         clock uncertainty           -0.160    12.949    
    SLICE_X34Y112        RAMS32 (Setup_F5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.683    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/SP
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.589ns (54.556%)  route 2.990ns (45.444%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.240     7.817    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X24Y110        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     8.003 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__4/O
                         net (fo=1, routed)           0.050     8.053    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_25
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     8.135 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     8.765    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     8.989 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     9.154    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     9.350 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     9.725    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657    12.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/SP/CLK
                         clock pessimism              0.236    13.109    
                         clock uncertainty           -0.160    12.949    
    SLICE_X34Y112        RAMS32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.683    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/SP
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.589ns (54.556%)  route 2.990ns (45.444%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.240     7.817    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X24Y110        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     8.003 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__4/O
                         net (fo=1, routed)           0.050     8.053    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_25
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     8.135 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     8.765    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     8.989 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     9.154    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     9.350 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     9.725    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657    12.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/SP/CLK
                         clock pessimism              0.236    13.109    
                         clock uncertainty           -0.160    12.949    
    SLICE_X34Y112        RAMS32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.683    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/SP
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 3.630ns (55.451%)  route 2.916ns (44.549%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.653ns (routing 1.450ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.210     7.787    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X25Y112        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.187     7.974 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__5/O
                         net (fo=1, routed)           0.071     8.045    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_13
    SLICE_X25Y112        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.224     8.269 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__1/O
                         net (fo=50, routed)          0.478     8.746    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_14[4]
    SLICE_X27Y118        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     8.931 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_5__2/O
                         net (fo=9, routed)           0.115     9.046    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_12
    SLICE_X27Y119        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     9.179 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_31_0_0_i_1__3/O
                         net (fo=8, routed)           0.513     9.692    design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0/WE
    SLICE_X29Y119        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.653    12.869    design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0/WCLK
    SLICE_X29Y119        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.236    13.105    
                         clock uncertainty           -0.160    12.945    
    SLICE_X29Y119        RAMS32 (Setup_H6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.679    design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0__0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 3.630ns (55.451%)  route 2.916ns (44.549%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.879ns (routing 1.584ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.653ns (routing 1.450ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.879     3.146    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.258 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]/Q
                         net (fo=6, routed)           0.193     3.451    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/Q[0]
    SLICE_X31Y100        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.671 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product_i_3__1/O
                         net (fo=1, routed)           0.272     3.943    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/A[3]
    DSP48E2_X8Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.258     4.201 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     4.315 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[9])
                                                      0.700     5.015 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     5.015    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     5.082 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     5.082    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     5.809 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     5.809    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     5.955 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=21, routed)          0.563     6.518    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/P[1]
    SLICE_X34Y106        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.704 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121/O
                         net (fo=3, routed)           0.129     6.833    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_121_n_0
    SLICE_X32Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     7.018 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87/O
                         net (fo=4, routed)           0.372     7.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_87_n_0
    SLICE_X25Y106        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     7.577 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_49/O
                         net (fo=9, routed)           0.210     7.787    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/data6[6]
    SLICE_X25Y112        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.187     7.974 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U35/ram_reg_0_255_0_0_i_16__5/O
                         net (fo=1, routed)           0.071     8.045    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_13
    SLICE_X25Y112        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.224     8.269 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__1/O
                         net (fo=50, routed)          0.478     8.746    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_14[4]
    SLICE_X27Y118        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     8.931 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_5__2/O
                         net (fo=9, routed)           0.115     9.046    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_12
    SLICE_X27Y119        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     9.179 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_31_0_0_i_1__3/O
                         net (fo=8, routed)           0.513     9.692    design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0__0/WE
    SLICE_X29Y119        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.653    12.869    design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0__0/WCLK
    SLICE_X29Y119        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0__0/SP/CLK
                         clock pessimism              0.236    13.105    
                         clock uncertainty           -0.160    12.945    
    SLICE_X29Y119        RAMS32 (Setup_H5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.679    design_1_i/sobel_hls_0/inst/frame_4_U/ram_reg_0_31_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  2.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/select_piped_1_reg_pipe_65_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.112ns (49.225%)  route 0.116ns (50.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.797ns (routing 1.450ns, distribution 1.347ns)
  Clock Net Delay (Destination): 3.103ns (routing 1.584ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.797     3.013    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y110        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y110        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.125 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/Q
                         net (fo=10, routed)          0.116     3.241    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[6]
    SLICE_X14Y110        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/select_piped_1_reg_pipe_65_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.103     3.370    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X14Y110        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/select_piped_1_reg_pipe_65_reg/C
                         clock pessimism             -0.240     3.129    
    SLICE_X14Y110        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.230    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/select_piped_1_reg_pipe_65_reg
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.114ns (52.800%)  route 0.102ns (47.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      2.881ns (routing 1.450ns, distribution 1.431ns)
  Clock Net Delay (Destination): 3.236ns (routing 1.584ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.881     3.097    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X4Y127         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     3.211 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[6]/Q
                         net (fo=6, routed)           0.102     3.313    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_13/DID0
    SLICE_X4Y126         RAMD32                                       r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.236     3.503    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_13/WCLK
    SLICE_X4Y126         RAMD32                                       r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_13/RAMD/CLK
                         clock pessimism             -0.306     3.197    
    SLICE_X4Y126         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.102     3.299    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.660%)  route 0.123ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.887ns (routing 1.450ns, distribution 1.437ns)
  Clock Net Delay (Destination): 3.199ns (routing 1.584ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.887     3.103    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/s_axi_aclk
    SLICE_X4Y125         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.215 r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[14]/Q
                         net (fo=1, routed)           0.123     3.338    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[16]
    SLICE_X3Y125         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.199     3.466    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y125         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[16]/C
                         clock pessimism             -0.244     3.222    
    SLICE_X3Y125         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     3.324    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.111ns (46.835%)  route 0.126ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.831ns (routing 1.450ns, distribution 1.381ns)
  Clock Net Delay (Destination): 3.137ns (routing 1.584ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.831     3.047    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y89          FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.158 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.126     3.284    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X4Y88          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.137     3.404    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y88          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.240     3.164    
    SLICE_X4Y88          SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     3.268    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.112ns (46.862%)  route 0.127ns (53.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.887ns (routing 1.450ns, distribution 1.437ns)
  Clock Net Delay (Destination): 3.199ns (routing 1.584ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.887     3.103    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/s_axi_aclk
    SLICE_X4Y126         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.215 r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[1]/Q
                         net (fo=1, routed)           0.127     3.342    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[3]
    SLICE_X3Y125         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.199     3.466    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y125         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.244     3.222    
    SLICE_X3Y125         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.324    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.114ns (46.914%)  route 0.129ns (53.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.887ns (routing 1.450ns, distribution 1.437ns)
  Clock Net Delay (Destination): 3.199ns (routing 1.584ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.887     3.103    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/s_axi_aclk
    SLICE_X4Y126         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     3.217 r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[12]/Q
                         net (fo=1, routed)           0.129     3.346    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[14]
    SLICE_X3Y125         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.199     3.466    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y125         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[14]/C
                         clock pessimism             -0.244     3.222    
    SLICE_X3Y125         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     3.325    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.234%)  route 0.136ns (54.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.823ns (routing 1.450ns, distribution 1.373ns)
  Clock Net Delay (Destination): 3.136ns (routing 1.584ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.823     3.039    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X7Y82          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.151 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[15]/Q
                         net (fo=2, routed)           0.136     3.287    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]_0[15]
    SLICE_X6Y82          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.136     3.403    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X6Y82          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]/C
                         clock pessimism             -0.240     3.163    
    SLICE_X6Y82          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     3.265    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.112ns (41.176%)  route 0.160ns (58.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.820ns (routing 1.450ns, distribution 1.370ns)
  Clock Net Delay (Destination): 3.154ns (routing 1.584ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.820     3.036    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y87          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.148 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.160     3.308    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X4Y87          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.154     3.421    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y87          SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.240     3.181    
    SLICE_X4Y87          SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     3.285    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/grid.S_AXI_RID_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.115ns (44.183%)  route 0.145ns (55.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.826ns (routing 1.450ns, distribution 1.376ns)
  Clock Net Delay (Destination): 3.149ns (routing 1.584ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.826     3.042    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/s_axi_aclk
    SLICE_X1Y82          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/grid.S_AXI_RID_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     3.157 r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/grid.S_AXI_RID_reg[13]/Q
                         net (fo=2, routed)           0.145     3.303    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[13]
    SLICE_X2Y83          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.149     3.416    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X2Y83          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[48]/C
                         clock pessimism             -0.240     3.176    
    SLICE_X2Y83          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.279    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rlast_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (46.967%)  route 0.126ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.813ns (routing 1.450ns, distribution 1.363ns)
  Clock Net Delay (Destination): 3.113ns (routing 1.584ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.813     3.029    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X0Y88          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rlast_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.141 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rlast_i_reg/Q
                         net (fo=3, routed)           0.126     3.268    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/mi_rlast_3
    SLICE_X1Y87          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.113     3.380    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X1Y87          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/C
                         clock pessimism             -0.240     3.140    
    SLICE_X1Y87          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.243    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y25   design_1_i/sobel_hls_0/inst/output_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y12   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y12   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y13   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y13   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y6    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y6    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y7    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y7    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X12Y100  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.460ns  (logic 0.227ns (9.228%)  route 2.233ns (90.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.785ns (routing 1.450ns, distribution 1.335ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.024     2.024    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y87         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     2.251 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.209     2.460    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y87         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.785     3.001    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y87         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.104ns (10.580%)  route 0.879ns (89.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.847ns (routing 0.971ns, distribution 0.876ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.825     0.825    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y87         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     0.929 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.054     0.983    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y87         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.847     2.034    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y87         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.948ns  (logic 0.266ns (9.023%)  route 2.682ns (90.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.450ns, distribution 1.226ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.082     3.349    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y80         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.463 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=290, routed)         1.148     4.611    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X16Y103        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152     4.763 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=2, routed)           1.534     6.297    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X24Y129        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.676     2.892    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X24Y129        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.969ns  (logic 0.251ns (12.749%)  route 1.718ns (87.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.769ns (routing 1.450ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        3.082     3.349    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y80         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.463 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=290, routed)         1.441     4.904    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X22Y103        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     5.041 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.277     5.318    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X22Y101        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.769     2.985    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X22Y101        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.173ns (42.854%)  route 0.231ns (57.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.677ns (routing 0.886ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.971ns, distribution 0.866ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.677     1.828    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X20Y99         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.911 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/Q
                         net (fo=25, routed)          0.144     2.055    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0
    SLICE_X22Y103        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.086     2.232    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X22Y101        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.837     2.024    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X22Y101        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.107ns (13.378%)  route 0.693ns (86.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.886ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.971ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.694     1.845    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X19Y99         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     1.929 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=5, routed)           0.105     2.033    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_1
    SLICE_X16Y103        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.023     2.056 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=2, routed)           0.588     2.644    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X24Y129        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.791     1.978    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X24Y129        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          3456 Endpoints
Min Delay          3456 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_3_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.661ns  (logic 2.848ns (50.313%)  route 2.813ns (49.687%))
  Logic Levels:           14  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.668ns (routing 1.450ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[9])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=6, routed)           0.239     2.049    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/P[1]
    SLICE_X34Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.138     2.187 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_96/O
                         net (fo=3, routed)           0.219     2.406    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_96_n_0
    SLICE_X32Y105        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     2.488 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_89/O
                         net (fo=4, routed)           0.453     2.941    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_89_n_0
    SLICE_X26Y105        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     3.076 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_59/O
                         net (fo=9, routed)           0.315     3.390    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data1[1]
    SLICE_X24Y107        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     3.613 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_20__4/O
                         net (fo=1, routed)           0.308     3.921    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_46
    SLICE_X24Y107        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.058 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_4__6/O
                         net (fo=34, routed)          0.881     4.940    design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__1/A5
    SLICE_X29Y120        RAMS64E (Prop_F6LUT_SLICEM_ADR5_O)
                                                      0.056     4.996 r  design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__1/RAMS64E_B/O
                         net (fo=1, routed)           0.030     5.026    design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__1/OB
    SLICE_X29Y120        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.097     5.123 r  design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__1/F7.A/O
                         net (fo=1, routed)           0.000     5.123    design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__1/O1
    SLICE_X29Y120        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033     5.156 r  design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__1/F8/O
                         net (fo=1, routed)           0.298     5.454    design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__1_n_0
    SLICE_X27Y121        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.591 r  design_1_i/sobel_hls_0/inst/frame_3_U/q0[2]_i_1__2/O
                         net (fo=1, routed)           0.070     5.661    design_1_i/sobel_hls_0/inst/frame_3_U/q00[2]
    SLICE_X27Y121        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_3_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.668     2.884    design_1_i/sobel_hls_0/inst/frame_3_U/ap_clk
    SLICE_X27Y121        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_3_U/q0_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 3.012ns (54.057%)  route 2.560ns (45.943%))
  Logic Levels:           12  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=20, routed)          0.452     2.262    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/P[0]
    SLICE_X30Y104        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.138     2.400 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97/O
                         net (fo=3, routed)           0.062     2.462    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97_n_0
    SLICE_X30Y104        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.083     2.545 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88/O
                         net (fo=4, routed)           0.368     2.914    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88_n_0
    SLICE_X25Y105        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.100 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_50/O
                         net (fo=9, routed)           0.351     3.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data0[6]
    SLICE_X24Y110        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.673 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_17__7/O
                         net (fo=1, routed)           0.157     3.830    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_26
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     3.982 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     4.612    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     4.836 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     5.001    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.197 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     5.572    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657     2.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 3.012ns (54.057%)  route 2.560ns (45.943%))
  Logic Levels:           12  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=20, routed)          0.452     2.262    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/P[0]
    SLICE_X30Y104        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.138     2.400 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97/O
                         net (fo=3, routed)           0.062     2.462    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97_n_0
    SLICE_X30Y104        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.083     2.545 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88/O
                         net (fo=4, routed)           0.368     2.914    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88_n_0
    SLICE_X25Y105        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.100 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_50/O
                         net (fo=9, routed)           0.351     3.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data0[6]
    SLICE_X24Y110        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.673 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_17__7/O
                         net (fo=1, routed)           0.157     3.830    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_26
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     3.982 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     4.612    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     4.836 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     5.001    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.197 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     5.572    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657     2.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__0/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 3.012ns (54.057%)  route 2.560ns (45.943%))
  Logic Levels:           12  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=20, routed)          0.452     2.262    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/P[0]
    SLICE_X30Y104        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.138     2.400 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97/O
                         net (fo=3, routed)           0.062     2.462    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97_n_0
    SLICE_X30Y104        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.083     2.545 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88/O
                         net (fo=4, routed)           0.368     2.914    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88_n_0
    SLICE_X25Y105        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.100 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_50/O
                         net (fo=9, routed)           0.351     3.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data0[6]
    SLICE_X24Y110        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.673 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_17__7/O
                         net (fo=1, routed)           0.157     3.830    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_26
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     3.982 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     4.612    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     4.836 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     5.001    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.197 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     5.572    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657     2.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__1/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 3.012ns (54.057%)  route 2.560ns (45.943%))
  Logic Levels:           12  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=20, routed)          0.452     2.262    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/P[0]
    SLICE_X30Y104        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.138     2.400 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97/O
                         net (fo=3, routed)           0.062     2.462    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97_n_0
    SLICE_X30Y104        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.083     2.545 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88/O
                         net (fo=4, routed)           0.368     2.914    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88_n_0
    SLICE_X25Y105        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.100 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_50/O
                         net (fo=9, routed)           0.351     3.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data0[6]
    SLICE_X24Y110        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.673 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_17__7/O
                         net (fo=1, routed)           0.157     3.830    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_26
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     3.982 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     4.612    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     4.836 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     5.001    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.197 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     5.572    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657     2.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__2/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 3.012ns (54.057%)  route 2.560ns (45.943%))
  Logic Levels:           12  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=20, routed)          0.452     2.262    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/P[0]
    SLICE_X30Y104        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.138     2.400 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97/O
                         net (fo=3, routed)           0.062     2.462    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97_n_0
    SLICE_X30Y104        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.083     2.545 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88/O
                         net (fo=4, routed)           0.368     2.914    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88_n_0
    SLICE_X25Y105        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.100 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_50/O
                         net (fo=9, routed)           0.351     3.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data0[6]
    SLICE_X24Y110        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.673 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_17__7/O
                         net (fo=1, routed)           0.157     3.830    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_26
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     3.982 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     4.612    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     4.836 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     5.001    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.197 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     5.572    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657     2.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__3/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 3.012ns (54.057%)  route 2.560ns (45.943%))
  Logic Levels:           12  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=20, routed)          0.452     2.262    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/P[0]
    SLICE_X30Y104        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.138     2.400 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97/O
                         net (fo=3, routed)           0.062     2.462    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97_n_0
    SLICE_X30Y104        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.083     2.545 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88/O
                         net (fo=4, routed)           0.368     2.914    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88_n_0
    SLICE_X25Y105        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.100 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_50/O
                         net (fo=9, routed)           0.351     3.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data0[6]
    SLICE_X24Y110        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.673 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_17__7/O
                         net (fo=1, routed)           0.157     3.830    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_26
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     3.982 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     4.612    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     4.836 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     5.001    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.197 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     5.572    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657     2.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__4/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 3.012ns (54.057%)  route 2.560ns (45.943%))
  Logic Levels:           12  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=20, routed)          0.452     2.262    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/P[0]
    SLICE_X30Y104        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.138     2.400 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97/O
                         net (fo=3, routed)           0.062     2.462    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97_n_0
    SLICE_X30Y104        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.083     2.545 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88/O
                         net (fo=4, routed)           0.368     2.914    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88_n_0
    SLICE_X25Y105        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.100 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_50/O
                         net (fo=9, routed)           0.351     3.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data0[6]
    SLICE_X24Y110        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.673 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_17__7/O
                         net (fo=1, routed)           0.157     3.830    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_26
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     3.982 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     4.612    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     4.836 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     5.001    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.197 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     5.572    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657     2.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__5/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 3.012ns (54.057%)  route 2.560ns (45.943%))
  Logic Levels:           12  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.657ns (routing 1.450ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=20, routed)          0.452     2.262    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/P[0]
    SLICE_X30Y104        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.138     2.400 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97/O
                         net (fo=3, routed)           0.062     2.462    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_97_n_0
    SLICE_X30Y104        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.083     2.545 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88/O
                         net (fo=4, routed)           0.368     2.914    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_88_n_0
    SLICE_X25Y105        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.100 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_50/O
                         net (fo=9, routed)           0.351     3.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data0[6]
    SLICE_X24Y110        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     3.673 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_17__7/O
                         net (fo=1, routed)           0.157     3.830    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_26
    SLICE_X24Y110        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     3.982 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_3__3/O
                         net (fo=50, routed)          0.630     4.612    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/address0[4]
    SLICE_X33Y111        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.224     4.836 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/q0[7]_i_6/O
                         net (fo=9, routed)           0.165     5.001    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ap_CS_fsm_reg[5]_0
    SLICE_X33Y112        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.197 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.375     5.572    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/WE
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.657     2.873    design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/WCLK
    SLICE_X34Y112        RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_U/ram_reg_0_15_0_0__6/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_3_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 2.867ns (51.680%)  route 2.681ns (48.320%))
  Logic Levels:           14  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.668ns (routing 1.450ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[9])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER.U<9>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA.U_DATA<9>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU.ALU_OUT<9>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_OUTPUT_INST/P[9]
                         net (fo=6, routed)           0.239     2.049    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/P[1]
    SLICE_X34Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.138     2.187 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_96/O
                         net (fo=3, routed)           0.219     2.406    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_96_n_0
    SLICE_X32Y105        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     2.488 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_89/O
                         net (fo=4, routed)           0.453     2.941    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_89_n_0
    SLICE_X26Y105        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     3.076 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/ram_reg_0_255_0_0_i_59/O
                         net (fo=9, routed)           0.315     3.390    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/data1[1]
    SLICE_X24Y107        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     3.613 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_20__4/O
                         net (fo=1, routed)           0.308     3.921    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0__6_46
    SLICE_X24Y107        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.058 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_4__6/O
                         net (fo=34, routed)          0.881     4.940    design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__2/A5
    SLICE_X29Y120        RAMS64E (Prop_D6LUT_SLICEM_ADR5_O)
                                                      0.056     4.996 r  design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__2/RAMS64E_D/O
                         net (fo=1, routed)           0.032     5.028    design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__2/OD
    SLICE_X29Y120        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.098     5.126 r  design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__2/F7.B/O
                         net (fo=1, routed)           0.000     5.126    design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__2/O0
    SLICE_X29Y120        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     5.162 r  design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__2/F8/O
                         net (fo=1, routed)           0.167     5.329    design_1_i/sobel_hls_0/inst/frame_3_U/ram_reg_0_255_0_0__2_n_0
    SLICE_X30Y121        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     5.481 r  design_1_i/sobel_hls_0/inst/frame_3_U/q0[3]_i_1__2/O
                         net (fo=1, routed)           0.067     5.548    design_1_i/sobel_hls_0/inst/frame_3_U/q00[3]
    SLICE_X30Y121        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_3_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        2.668     2.884    design_1_i/sobel_hls_0/inst/frame_3_U/ap_clk
    SLICE_X30Y121        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_3_U/q0_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.386ns (55.236%)  route 0.313ns (44.764%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=12, routed)          0.111     0.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/P[0]
    SLICE_X30Y105        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.021     0.412 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_91/O
                         net (fo=9, routed)           0.061     0.473    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/data4[4]
    SLICE_X30Y107        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.021     0.494 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_28__5/O
                         net (fo=1, routed)           0.022     0.516    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_28__5_n_0
    SLICE_X30Y107        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.021     0.537 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_20__1/O
                         net (fo=1, routed)           0.047     0.584    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0[4]
    SLICE_X30Y108        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.043     0.627 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_5__4/O
                         net (fo=41, routed)          0.072     0.699    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/A4
    SLICE_X29Y108        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/WCLK
    SLICE_X29Y108        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.386ns (54.999%)  route 0.316ns (45.001%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=12, routed)          0.111     0.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/P[0]
    SLICE_X30Y105        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.021     0.412 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_91/O
                         net (fo=9, routed)           0.061     0.473    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/data4[4]
    SLICE_X30Y107        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.021     0.494 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_28__5/O
                         net (fo=1, routed)           0.022     0.516    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_28__5_n_0
    SLICE_X30Y107        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.021     0.537 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_20__1/O
                         net (fo=1, routed)           0.047     0.584    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0[4]
    SLICE_X30Y108        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.043     0.627 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_5__4/O
                         net (fo=41, routed)          0.075     0.702    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/A4
    SLICE_X29Y108        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/WCLK
    SLICE_X29Y108        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.386ns (54.014%)  route 0.329ns (45.986%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=12, routed)          0.111     0.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/P[0]
    SLICE_X30Y105        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.021     0.412 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_91/O
                         net (fo=9, routed)           0.061     0.473    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/data4[4]
    SLICE_X30Y107        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.021     0.494 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_28__5/O
                         net (fo=1, routed)           0.022     0.516    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_28__5_n_0
    SLICE_X30Y107        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.021     0.537 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_20__1/O
                         net (fo=1, routed)           0.047     0.584    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0[4]
    SLICE_X30Y108        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.043     0.627 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_5__4/O
                         net (fo=41, routed)          0.088     0.715    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/A4
    SLICE_X29Y109        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/WCLK
    SLICE_X29Y109        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/RAMS64E_B/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.394ns (55.061%)  route 0.322ns (44.939%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=16, routed)          0.170     0.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__3_0[0]
    SLICE_X27Y107        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.488 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.046     0.534    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X27Y107        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.076     0.610 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=48, routed)          0.106     0.716    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/A0
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/WCLK
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.386ns (53.788%)  route 0.332ns (46.212%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=12, routed)          0.111     0.391    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/P[0]
    SLICE_X30Y105        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.021     0.412 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_91/O
                         net (fo=9, routed)           0.061     0.473    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/data4[4]
    SLICE_X30Y107        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.021     0.494 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_28__5/O
                         net (fo=1, routed)           0.022     0.516    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_28__5_n_0
    SLICE_X30Y107        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.021     0.537 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_20__1/O
                         net (fo=1, routed)           0.047     0.584    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0[4]
    SLICE_X30Y108        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.043     0.627 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U33/ram_reg_0_255_0_0_i_5__4/O
                         net (fo=41, routed)          0.091     0.718    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/A4
    SLICE_X29Y109        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/WCLK
    SLICE_X29Y109        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_255_0_0__4/RAMS64E_A/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.394ns (54.754%)  route 0.326ns (45.246%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=16, routed)          0.170     0.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__3_0[0]
    SLICE_X27Y107        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.488 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.046     0.534    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X27Y107        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.076     0.610 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=48, routed)          0.110     0.720    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/A0
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/WCLK
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.394ns (54.754%)  route 0.326ns (45.246%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=16, routed)          0.170     0.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__3_0[0]
    SLICE_X27Y107        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.488 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.046     0.534    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X27Y107        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.076     0.610 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=48, routed)          0.110     0.720    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/A0
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/WCLK
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.394ns (54.754%)  route 0.326ns (45.246%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=16, routed)          0.170     0.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__3_0[0]
    SLICE_X27Y107        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.488 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.046     0.534    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X27Y107        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.076     0.610 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=48, routed)          0.110     0.720    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/A0
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/WCLK
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.394ns (54.754%)  route 0.326ns (45.246%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=16, routed)          0.170     0.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__3_0[0]
    SLICE_X27Y107        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.488 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.046     0.534    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X27Y107        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.076     0.610 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=48, routed)          0.110     0.720    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/A0
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/WCLK
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.394ns (54.754%)  route 0.326ns (45.246%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.971ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y42        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U34/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=16, routed)          0.170     0.450    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__3_0[0]
    SLICE_X27Y107        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.488 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.046     0.534    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X27Y107        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.076     0.610 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/mul_6ns_8ns_13_1_1_U37/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=48, routed)          0.110     0.720    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/A0
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7067, routed)        1.787     1.974    design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/WCLK
    SLICE_X31Y107        RAMS64E                                      r  design_1_i/sobel_hls_0/inst/frame_7_U/ram_reg_0_255_0_0__2/RAMS64E_B/CLK





