Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Jun 25 19:12:25 2022
| Host         : optiplex running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file riscv_wrapper_control_sets_placed.rpt
| Design       : riscv_wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1300 |
|    Minimum number of control sets                        |  1251 |
|    Addition due to synthesis replication                 |    49 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  4079 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1300 |
| >= 0 to < 4        |   156 |
| >= 4 to < 6        |   242 |
| >= 6 to < 8        |   120 |
| >= 8 to < 10       |   192 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    43 |
| >= 14 to < 16      |    12 |
| >= 16              |   514 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6138 |         1999 |
| No           | No                    | Yes                    |             313 |          113 |
| No           | Yes                   | No                     |            2389 |          956 |
| Yes          | No                    | No                     |           13484 |         4575 |
| Yes          | No                    | Yes                    |               7 |            1 |
| Yes          | Yes                   | No                     |            6758 |         2399 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                          Clock Signal                                         |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                                             Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/bundleOut_0_a_q/_stalls_id_T_7                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/bundleOut_0_a_q/_stalls_id_T_3                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleIn_0_d_q/maybe_full_reg_1                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/out_f_wivalid                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/sdio_reset_reg_0                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
| ~riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
| ~riscv_i/JTAG/inst/jtag_tck                                                                   |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            |                                                                                                                                                                                                                                                                         | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                           | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/dma_axi4_arvalid_1                                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                         |                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                        |                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                             | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/QueueCompatibility_2/ram_extra_id_reg_0_3_0_5_i_1__2_n_0                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                |                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                 |                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                              |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                              |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                              |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                              |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                              |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/DMCONTROLReg_dmactive_reg                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                              |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                              |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_22/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_0[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                               |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2][0]                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/E[0]                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/do_deq                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/s2_pma_cacheable_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/do_deq                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/valid_1_reg                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_19[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_18[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_17[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_16[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_15[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_14[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                              |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_11[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_13[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_12[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                              |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_10[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                            |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_1[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                            |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/do_deq                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/do_deq                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/do_deq                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/E[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_27/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/do_deq                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/do_deq                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/do_deq                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_31/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_30/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/do_deq                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_29/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_28/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/do_deq                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_26/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_25/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_24/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_23/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_21/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_20/do_deq                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_branch_reg_1                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_branch_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dcsr_ebreakm                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/reset_waddr_reg[9]_inv_0                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[3]_i_1_n_0                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_1_n_0                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/mem_reg_valid_reg                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/SR[0]                                                                                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                          |                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_master0/state[3]_i_1__0_n_0                                                                                                                                                                                                                  | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_serial_host0/crc_bit[3]_i_1_n_0                                                                                                                                                                                                              | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_1_n_0                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/SR[0]                                                                                                                                                                          |                4 |              4 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                             |                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[3]_i_1_n_0                                                                                                                                        | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/sExp_Z[12]_i_1_n_0                                                                                                                        |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_serial_host0/drt_bit[3]_i_1_n_0                                                                                                                                                                                                              | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                         |                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in1[31]_i_1_n_0                                                                                                                                                             |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rst_reg                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                     | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/reset_waddr_reg[9]_inv                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                          |                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_30[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_3[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_29[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_28[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_27[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_26[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_4[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_25[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_24[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_23[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_22[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_21[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_20[0]                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_2[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                        | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_serial_host0/last_din[3]_i_1_n_0                                                                                                                                                                                                             | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_e_q/do_enq__3                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/tx_out_pos__0                                                                                                                                                                                                                                      | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/tx_inp_pos[3]_i_1_n_0                                                                                                                                                                                                                              | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/rx_state                                                                                                                                                                                                                                           | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/rx_out_pos[0]_i_1_n_0                                                                                                                                                                                                                              | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/rx_buf                                                                                                                                                                                                                                             | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                 |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_9[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_8[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_7[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_6[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_5[0]                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/regs_1                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/irChain_io_chainIn_capture                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/E[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                            |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                               |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                 |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                                                        | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                            |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_v                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_validout_v_reg                                                                                                                   |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/value_reg_1[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_serial_host0/data_index[4]_i_1_n_0                                                                                                                                                                                                           | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                            |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                        |                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_misa                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                                                     |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                                   |                4 |              5 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                            |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                  |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                |                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                  |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                          |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                             |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                     |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                   | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                   | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                |                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                           |                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/TxD_2                                                                                                                                                                                                                                              | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/cmd_int_enable_reg[4]_i_1_n_0                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/data_int_enable_reg[4]_i_1_n_0                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                        |                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                            |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                 |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_7_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mcause[63]_i_1_n_0                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_fflags[4]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                5 |              5 |         1.00 |
| ~riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/FSM_onehot_currState_reg[9]_2                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/sd_cmd_master0/int_status_reg[4]_i_1_n_0                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/sd_data_master0/int_status_o[4]_i_1_n_0                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                 |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                 |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                 |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_size                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/dcache_io_cpu_replay_next                                                                                                                                                                 |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/ram_id_reg[0]_2[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                 |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/sel                                                                                                                                                                                                                                             | riscv_i/RocketChip/inst/syn_reset/shreg[2]                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_4_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_ren2_i_1_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                              |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/count[5]_i_1_n_0                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_38                                                                                                                                                                             |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                               |                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/FSM_onehot_sbState_reg[2][0]                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                  |                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_2                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_1                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/ctrlStateReg_reg[0]_1                                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/abstractGeneratedMem_0[11]_i_1_n_0                                                                                                                                                                         |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/ctrlStateReg_reg[0]_1                                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/abstractGeneratedMem_0[24]_i_1_n_0                                                                                                                                                                         |                4 |              5 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_2_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/deq/maybe_full_reg_1[0]                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_probe_reg_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                    |                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_probe_x16                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_want_victimize                                                                                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                        | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                    | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mie                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                             | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/resetting_reg                                                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                             | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]_0                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/reg_RW0_addr0_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                           | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                                                                                      |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_6_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/ctrlStateReg_reg[0]_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                        | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_scause[63]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_5_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                    | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_3_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_1_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_1[5]_i_1_n_0                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_4_control_dmode                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                     | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                  |                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_[5]_i_1_n_0                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/btb_io_resp_valid                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/r_btb_updatePipe_valid                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            |                                                                                                                                                                                                                                                                         | riscv_i/JTAG/inst/clear                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                               |                5 |              6 |         1.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                               | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_2_rd                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                      |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                               |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                  |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_1                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_3                                                                                                                                                                      |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                         |                4 |              6 |         1.50 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                               | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                           |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/readys_mask_reg[2][0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                        |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/state_3_reg_0[0]                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                               |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                              | riscv_i/DDR/mem_reset_control_0/inst/E[0]                                                                                                                                                                                                                               | riscv_i/DDR/mem_reset_control_0/inst/reset_cnt[5]_inv_i_1_n_0                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                5 |              6 |         1.20 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state                                                                                                        | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state                                                                                                        | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/_pstore1_cmd_T                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pstore1_mask[7]_i_1_n_0                                                                                                                                                             |                1 |              7 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/int_rtc_tick_value_reg[4][0]                                                                                                                                                                               |                2 |              7 |         3.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/m_axi_wcnt                                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/SR[0]                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                               |                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                               |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/mem_resp_valid                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_pte_d_i_1_n_0                                                                                                                                                                        |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                                                                                      |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back/ram_mask_reg[0]_9[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_38                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                6 |              7 |         1.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                      |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/out_pos0                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/sd_data_master0/SR[0]                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/inp_pos0                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/sd_data_master0/SR[0]                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/out_pos0                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/inp_pos0                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_serial_host0/state[6]_i_2__0_n_0                                                                                                                                                                                                             | riscv_i/IO/SD/inst/sd_data_master0/clock_posedge_reg[0]                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_1_pipeid                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/cmd_serial_host0/CRC_7/ENABLE0                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/cmd_serial_host0/crc_rst_reg_n_0                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/cmd_serial_host0/resp_idx[6]_i_1_n_0                                                                                                                                                                                                                 | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/E[0]                                                                                                                     | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              7 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0]_0[0]                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/resetting                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/state_reg1                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/wb_reg_mem_size_reg[0]_5[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_0_pipeid                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/wb_reg_flush_pipe_reg[0]                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                  | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                            |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/beatsLeft[7]_i_1_n_0                                                                                                                                                          |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                            | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1_n_0                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                          | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                     | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                       | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                                 | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/clock_cnt[7]_i_1_n_0                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            |                                                                                                                                                                                                                                                                         | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            | riscv_i/JTAG/inst/tap_cnt                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                 |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            | riscv_i/JTAG/inst/bit_cnt                                                                                                                                                                                                                                               | riscv_i/JTAG/inst/tms_ok_0                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg[7]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_18[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_19[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_9[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_1[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_10[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_21[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_11[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_10[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_2[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_1[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_4[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_5[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_3[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_20[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/insert_maint_r1_lcl_reg_1                                                                                                                        |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_17[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg[6]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg[5]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg[4]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg[3]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg[2]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg[1]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg[0]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/E[3]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/E[2]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/E[1]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/E[5]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/E[6]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/E[7]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/E[4]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_9[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_6[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_4[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_4[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_2[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_9[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_8[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_7[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_6[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_5[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_4[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_3[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_2[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_1[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_17[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_8[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_7[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_6[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_5[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_4[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_3[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_2[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_13[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_12[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_11[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_12[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_13[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_14[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_15[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_16[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_6[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_14[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_13[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_12[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_11[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_10[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_9[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_8[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_7[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_15[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_5[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_4[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_3[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                            |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                               |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_16[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_17[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_18[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_19[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_8[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_9[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0/output_chain/_widx_T_1                                                                                                                              |                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_10[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_11[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_12[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_13[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_14[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_15[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_16[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_18[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/cmd_serial_host0/state[7]_i_2_n_0                                                                                                                                                                                                                    | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                         |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[2]_0[0]                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[2][0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                7 |              8 |         1.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[0]_0[0]                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[0][0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/ram_id[2]_i_1_n_0                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/ram_cache[3]_i_1_n_0                                                                                                                                     |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/xon_xoff_out_3                                                                                                                                                                                                                                     | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/xon_xoff_inp[7]_i_1_n_0                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/tx_rg[7]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                            |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[3][0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/clock_divider_reg[7]_i_1_n_0                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/s_axi_rdata[7]_i_2_n_0                                                                                                                                                                                                                             | riscv_i/IO/UART/inst/s_axi_rdata[7]_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[1][0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/FSM_onehot_sbState_reg[0]_0[0]                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/counter_reg[2]_1[0]                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                     |                3 |              9 |         3.00 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                                                |                4 |              9 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                               |                6 |              9 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                              |                2 |              9 |         4.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                         |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/wr_req014_out                                                                                                                                                                                                                                      | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                           | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                              |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                                                                             |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                 | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/E[0]                                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/pstore2_valid_reg                                                                                                                                               |                                                                                                                                                                                                                                                                          |                5 |              9 |         1.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/error/a/E[0]                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                6 |              9 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/a_first_counter[8]_i_5__1_0[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/a_first_counter_reg[8][0]                                                                                                                                                                    |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/bundleIn_0_d_q/maybe_full_reg_0                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/fixer/d_first_counter[8]_i_1_n_0                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleIn_0_d_q/maybe_full_reg_2[0]                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleIn_0_d_q/maybe_full_reg_2[0]                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/d_first_counter[8]_i_1__0_n_0                                                                                                                                         |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/SR[0]                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/_a_first_T                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_1__0_n_0                                                                                                                                         |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/maybe_full_reg_0                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/maybe_full_reg_5[0]                                                                                                                                                                           |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/value_1_reg_0                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/reset_reg[0]                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/maybe_full_reg_0[0]                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/_a_first_T                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/fixer/a_first_counter[8]_i_1_n_0                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/valid_4_reg                                                                                                                             |                                                                                                                                                                                                                                                                          |                6 |              9 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/valid_4_reg                                                                                                                             |                                                                                                                                                                                                                                                                          |                6 |              9 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                               |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                     | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[9]_i_1_n_0                                                                                                                                                   | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_18[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_17[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                7 |             10 |         1.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                                                                                  | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/E[0]                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[9]_i_1_n_0                                                                                                                                                   | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_11[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_12[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_16[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[9]_i_1_n_0                                                                                                                                                    |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_13[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_14[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                7 |             10 |         1.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_15[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                               |                5 |             11 |         2.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                              |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                             |                2 |             11 |         5.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_v                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                7 |             11 |         1.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                                | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                               |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                        |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            |                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/E[0]                                                                                                                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/block_size_reg[11]_i_1_n_0                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/p_0_in__0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/rx_buf_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               12 |             12 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                                           | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                            |                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                  |                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                              |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                      |                3 |             12 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                      |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq/ram_id_reg_0_1_0_3_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                8 |             13 |         1.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/_GEN_213_out_3                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                6 |             13 |         2.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                                                                                 |                                                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                            |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                        |                3 |             13 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                    |                                                                                                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/_GEN_213_out                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                            |                5 |             13 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/uncachedReqs_0_addr                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                6 |             13 |         2.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |             14 |         4.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_tlb_resp_miss_reg[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                7 |             14 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/command_reg[13]_i_1_n_0                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_medeleg                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                   |                                                                                                                                                                                                                                                                          |               12 |             15 |         1.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/blockProbeAfterGrantCount                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                3 |             15 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                                                             |                                                                                                                                                                                                                                                                          |                7 |             15 |         2.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_valid_not_nacked                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                9 |             15 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/release_state_reg[0]_1[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/dmiReqValidReg_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                          |                6 |             15 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_2                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mem_reset_control_0/inst/E[0]                                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_9                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/do_enq_0                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_7                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_8                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/repl_way_v0_prng/refill_fire                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/wr_req0                                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_serial_host0/data_cycles[15]_i_1_n_0                                                                                                                                                                                                         | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_serial_host0/blkcnt_reg[15]_i_1_n_0                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_serial_host0/transf_cnt[15]_i_1_n_0                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                            |                6 |             16 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/rd_req0                                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_reg_valid                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               11 |             16 |         1.45 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/rd_req0                                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/block_count_reg[15]_i_1_n_0                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/UART/inst/wr_req0                                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/maybe_full_reg_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                          | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                         |                                                                                                                                                                                                                                                                          |                5 |             17 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                  | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                5 |             17 |         3.40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                               |                8 |             17 |         2.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                 |                                                                                                                                                                                                                                                                          |                4 |             17 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             18 |         1.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_0[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                7 |             18 |         2.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                 |                                                                                                                                                                                                                                                                          |               14 |             18 |         1.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_c_q/_T_322                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                6 |             18 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                       |                                                                                                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                               |                                                                                                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                       |                                                                                                                                                                                                                                                                          |                4 |             19 |         4.75 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                               |                                                                                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                4 |             20 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_satp_mode                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                6 |             20 |         3.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                             |                5 |             20 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/s2_valid_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             21 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/full_reg_rep__4[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                9 |             21 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                8 |             21 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                8 |             21 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_17[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               10 |             22 |         2.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                  |               19 |             23 |         1.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_30[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_27[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_28[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_26[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_29[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_3[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_21[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                              |                8 |             24 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_4[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_5[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_6[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_7[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_9[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_8[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/value_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_2[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                  |                                                                                                                                                                                                                                                                          |               13 |             24 |         1.85 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0/output_chain/_widx_T_1                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data[30]_i_1_n_0                                                                                                                                                                 |               16 |             24 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2][0]                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_0[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                               |                7 |             24 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                           | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                           | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_11[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |               13 |             24 |         1.85 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_1[0]                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_23[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_10[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_12[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_13[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_14[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_15[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_24[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_16[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                               |               14 |             24 |         1.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_17[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_22[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                               | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_18[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_19[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_25[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/enq_ptr_value_reg[2]_20[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg_2[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                   |               15 |             25 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/clock_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg_1[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg_3[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg_4[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg_5[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_cmd_master0/watchdog[24]_i_1_n_0                                                                                                                                                                                                                  | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                4 |             25 |         6.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                               |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/cmd_timeout_reg[24]_i_1_n_0                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_5[24]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/sectored_entries_0_0_tag_vpn                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_15[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             25 |         6.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_3                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/dmiReqValidReg_reg_0                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/dtm/dmiReqReg_op_reg[0]_0                                                                                                                                                                                                          |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                                                |               11 |             25 |         2.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_1_tag_vpn[26]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_11[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_12[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/sectored_entries_0_1_tag_vpn                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                4 |             25 |         6.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_2                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_13[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                4 |             25 |         6.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_4[24]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_14[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_9[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/ex_reg_valid_i_3[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               14 |             26 |         1.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/maybe_full_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                9 |             26 |         2.89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/p_0_in10_out                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/counter_2_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                    |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/_refill_paddr_T                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_detect_cnt[0]_i_1_n_0                                                                                                                                                                                                                             | sdio_cd_IBUF                                                                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             27 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |               12 |             27 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |               14 |             27 |         1.93 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                          |               13 |             27 |         2.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_2[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_1[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             28 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_1[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_0[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_2                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_3                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_0[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_1[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_2[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_3[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               11 |             28 |         2.55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/isValid[27]_i_2_n_0                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/SR[0]                                                                                                                                                                                                      |               10 |             28 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_0[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             28 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_master0/watchdog[27]_i_1_n_0                                                                                                                                                                                                                 | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                4 |             28 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/data_timeout_reg[27]_i_1_n_0                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_0[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             28 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_1[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_2                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_3                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_0[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             28 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_1[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_2                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_3                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_0[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_1[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                6 |             28 |         4.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_2                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_3                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_3[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_2                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_0[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_2                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               12 |             28 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_3[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_1                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_0                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_3                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_1[40]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             28 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state_reg[0]_1                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                4 |             29 |         7.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                9 |             29 |         3.22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_0_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               13 |             30 |         2.31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_1_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               16 |             30 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               12 |             30 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_7_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                8 |             30 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_3_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               17 |             30 |         1.76 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_2_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               14 |             30 |         2.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_6_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               11 |             30 |         2.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_4_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               14 |             30 |         2.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_5_addr[29]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               15 |             30 |         2.00 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/regs_31                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/activeInstruction_reg[4]                                                                                                                                                                 |               10 |             30 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                               |               22 |             30 |         1.36 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/bus_wait_reg_0[0]                                                                                                                                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |                4 |             30 |         7.50 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/activeInstruction_reg[0]                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/activeInstruction_reg[0]_0                                                                                                                                                               |                9 |             30 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/E[0]                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |               10 |             31 |         3.10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                6 |             31 |         5.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/mem_reg_valid_reg                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               13 |             31 |         2.38 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                          | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                           |                5 |             31 |         6.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtvec[31]_i_1_n_0                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |               12 |             31 |         2.58 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                             |               11 |             31 |         2.82 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/dma_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                             | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/argument_reg[31]_i_1_n_0                                                                                                                                                                                                                             | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/_GEN_213_out                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/_GEN_213_out_3                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/dout[31]_i_1__0_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/wr_req034_out                                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/E[0]                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/dout[7]_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/E[0]                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/d/FSM_onehot_sbState_reg[1][0]                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/p_337_in                                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                                                                                    |               13 |             32 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in3[31]_i_1__0_n_0                                                                                                                                                          |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_tag_reg[1]_2[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/wb_reg_valid_reg_1                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/in_in2                                                                                                                                                                     |               22 |             32 |         1.45 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                             | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/tlb_sectored_entries_0_7_valid_3                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_1                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                            |                                                                                                                                                                                                                                                                         | riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                             |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/ex_reg_rs_lsb_0[1]_i_5                                                                                                                                                            |                5 |             32 |         6.40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                               |               10 |             33 |         3.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               13 |             33 |         2.54 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                               |               11 |             33 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in2                                                                                                                                                                         |               16 |             33 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               11 |             33 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/cmd_serial_host0/cmd_oe_o1_out                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_6                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_5                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                        |                                                                                                                                                                                                                                                                          |               13 |             34 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_7                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_8                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                         |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_9                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               14 |             34 |         2.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_23                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_data_0[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_4_data_2[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_4_data_1[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_1_data_1[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               13 |             34 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_10                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_11                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_12                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_2_data_3[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_4_data_3[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_data_1[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_13                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_14                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_1_data_3[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_15                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_16                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_1_data_2[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_4_data_0[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_1_data_0[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_6_data_1[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                7 |             34 |         4.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_6_data_2[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_6_data_3[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_7_data_1[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_7_data_0[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_5_data_3[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_7_data_2[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                 |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_5_data_2[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_3                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_7_data_3[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                7 |             34 |         4.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_0_data_3[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_0_data_2[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               13 |             34 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_5_data_1[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_5_data_0[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_0_data_1[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_0_data_0[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_4                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_6_data_0[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_22                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_21                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_24                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_20                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_2_data_1[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_2                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_2_data_0[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_19                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_18                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_2_data_2[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_17                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               13 |             34 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_25                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_data_2[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_data_3[40]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_27                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_26                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                               |               17 |             35 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/full_reg_15[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                9 |             35 |         3.89 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][5][strb]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             36 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             36 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               10 |             37 |         3.70 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               13 |             37 |         2.85 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                8 |             37 |         4.62 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                          |                9 |             37 |         4.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state3                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                9 |             37 |         4.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb__T_50                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                9 |             37 |         4.11 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                |                                                                                                                                                                                                                                                                          |               14 |             37 |         2.64 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                                                                                       |               11 |             37 |         3.36 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/m_axi_cyc_reg_3[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |               10 |             37 |         3.70 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                        |                                                                                                                                                                                                                                                                          |               20 |             37 |         1.85 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                          |               12 |             37 |         3.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               23 |             37 |         1.61 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_stvec[38]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               15 |             38 |         2.53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[0][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               14 |             38 |         2.71 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                               |               15 |             38 |         2.53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                          |               10 |             38 |         3.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[2][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               15 |             38 |         2.53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_3                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               13 |             38 |         2.92 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_2                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               14 |             38 |         2.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             38 |         3.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_7_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               16 |             39 |         2.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_sepc[39]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               14 |             39 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mepc[39]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               13 |             39 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               17 |             39 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_1_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               13 |             39 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_2_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               14 |             39 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_3_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               20 |             39 |         1.95 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_4_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               15 |             39 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_5_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               17 |             39 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_6_address[38]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               17 |             39 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dpc[39]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               14 |             39 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/QueueCompatibility/dma_axi4_arvalid_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                          |               18 |             40 |         2.22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/maybe_full_reg_1[0]                                                                                                                                         |                                                                                                                                                                                                                                                                          |               12 |             40 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                8 |             40 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/s2_valid_reg_0                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |               20 |             40 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval[39]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               19 |             40 |         2.11 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               11 |             40 |         3.64 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                8 |             40 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_stval[39]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               22 |             40 |         1.82 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/regs_40                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               16 |             41 |         2.56 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   | riscv_i/RocketChip/inst/rocket_system/dtm/tapIO_controllerInternal/stateMachine/E[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/dtm/dmiAccessChain/SR[0]                                                                                                                                                                                                           |               19 |             41 |         2.16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/cmd_serial_host0/resp_len[5]_i_1_n_0                                                                                                                                                                                                                 | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                                                                                   |               16 |             42 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_cmd_master0/watchdog_enable_i_1_n_0                                                                                                                                                                                                               | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |               15 |             42 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_size                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               15 |             42 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                   |                                                                                                                                                                                                                                                                          |               11 |             42 |         3.82 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0/output_chain/io_deq_bits_deq_bits_reg_io_en                                                                                                         |                                                                                                                                                                                                                                                                          |               19 |             42 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               11 |             43 |         3.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |               21 |             43 |         2.05 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               17 |             43 |         2.53 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/mem_reg_0_63_0_2_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               11 |             44 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/mem_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |               11 |             44 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/mem_reg_0_63_0_2_i_1__0_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               11 |             44 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_b_q/do_enq__1                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                6 |             44 |         7.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_fifo_filler0/rx_fifo/mem_reg_64_127_0_2_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               11 |             44 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                              |               12 |             44 |         3.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               11 |             45 |         4.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/valid_stage0_v                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               20 |             45 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               14 |             45 |         3.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                |                                                                                                                                                                                                                                                                          |               15 |             45 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                9 |             47 |         5.22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               11 |             47 |         4.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[1][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               12 |             47 |         3.92 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/count_reg[1]_2[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               10 |             47 |         4.70 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_1                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               13 |             48 |         3.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                               |               15 |             49 |         3.27 |
|  riscv_i/JTAG/inst/jtag_tck                                                                   |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               18 |             49 |         2.72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__0                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               14 |             49 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__1                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               13 |             49 |         3.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__2                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               14 |             49 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__3                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               11 |             49 |         4.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__4                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               12 |             49 |         4.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__5                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               15 |             49 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__6                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               13 |             49 |         3.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               11 |             49 |         4.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               11 |             49 |         4.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__7                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               15 |             49 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                9 |             49 |         5.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               16 |             49 |         3.06 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               13 |             49 |         3.77 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                               |               20 |             50 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/maybe_full                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               16 |             50 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/ram_id[0]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               15 |             50 |         3.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                              |               16 |             50 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/deq/maybe_full                                                                                                                                                |                                                                                                                                                                                                                                                                          |               16 |             51 |         3.19 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/inReady_reg_2[0]                                                                                                                         |                                                                                                                                                                                                                                                                          |               21 |             52 |         2.48 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_v                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundRawFNToRecFN_io_roundingMode_b_reg[0]                                                                                          |               16 |             53 |         3.31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_2[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               12 |             53 |         4.42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/ram_id[2]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                          |               27 |             53 |         1.96 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                |                                                                                                                                                                                                                                                                          |               30 |             53 |         1.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               13 |             53 |         4.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_superpage_entries_1_level                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             53 |         4.42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_superpage_entries_0_level                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             53 |         4.42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_8[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               13 |             55 |         4.23 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               18 |             55 |         3.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmInner/dmInner/sb2tlOpt/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               20 |             56 |         2.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               21 |             57 |         2.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_1[57]_i_1_n_0                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |               15 |             58 |         3.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_[57]_i_1_n_0                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |               16 |             58 |         3.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s0_clk_en                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               26 |             59 |         2.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               15 |             62 |         4.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[126]_i_1_n_0                                                                                                                                                            |               33 |             62 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_debug_sb/widget/repeated_repeater/_GEN_00                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               20 |             63 |         3.15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               15 |             63 |         4.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/en                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               45 |             64 |         1.42 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |               19 |             64 |         3.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_rs2                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               21 |             64 |         3.05 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/in_in3[63]_i_1_n_0                                                                                                                                                             |               42 |             64 |         1.52 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/maybe_full_reg_3                                                                                                                                        |                                                                                                                                                                                                                                                                          |                8 |             64 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_data_serial_host0/CRC_16_gen[3].CRC_16_i/E[0]                                                                                                                                                                                                     | riscv_i/IO/SD/inst/sd_data_serial_host0/crc_rst_reg_n_0                                                                                                                                                                                                                  |               17 |             64 |         3.76 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dscratch                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_sscratch                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               28 |             64 |         2.29 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                                                          |               17 |             64 |         3.76 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mscratch                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               31 |             64 |         2.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_bits_in1[64]_i_1_n_0                                                                                                                                                    |               40 |             65 |         1.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/in_in2[64]_i_1__0_n_0                                                                                                                                                          |               43 |             65 |         1.51 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_bits_in2[64]_i_1_n_0                                                                                                                                                    |               38 |             65 |         1.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/divisor[64]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               33 |             65 |         1.97 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/value_1_reg_2[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               24 |             66 |         2.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |             66 |         4.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               16 |             66 |         4.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/inPipe_valid                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               43 |             66 |         1.53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[75].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                          |               18 |             66 |         3.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                                 |                                                                                                                                                                                                                                                                          |               18 |             66 |         3.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               20 |             66 |         3.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               13 |             66 |         5.08 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |               31 |             67 |         2.16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleIn_0_d_q/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               19 |             67 |         3.53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                          |               45 |             68 |         1.51 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_valid                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               50 |             69 |         1.38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               17 |             69 |         4.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/in_in1[64]_i_1__0_n_0                                                                                                                                                          |               61 |             70 |         1.15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_tag_reg[1]_3[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               31 |             70 |         2.26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/ifpu_io_in_valid                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               37 |             71 |         1.92 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_rep_6[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               21 |             71 |         3.38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               26 |             72 |         2.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                            |                                                                                                                                                                                                                                                                          |               15 |             72 |         4.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               19 |             72 |         3.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                                  |                                                                                                                                                                                                                                                                          |               19 |             72 |         3.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                          |                9 |             72 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               29 |             72 |         2.48 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq/ram_wen_reg[0]_1                                                                                                                                        |                                                                                                                                                                                                                                                                          |                9 |             72 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                          |               11 |             72 |         6.55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                          |               59 |             73 |         1.24 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               19 |             73 |         3.84 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/deq/maybe_full_0                                                                                                                                              |                                                                                                                                                                                                                                                                          |               21 |             73 |         3.48 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                     |                                                                                                                                                                                                                                                                          |               20 |             73 |         3.65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               16 |             75 |         4.69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/valid_stage0_v                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               44 |             77 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               15 |             78 |         5.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               17 |             79 |         4.65 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                                                          |               10 |             80 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                          |               10 |             80 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                 | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               22 |             82 |         3.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/ex_ctrl_fp_i_1_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               27 |             82 |         3.04 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               15 |             82 |         5.47 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/_pstore1_cmd_T                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               39 |             84 |         2.15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               39 |             85 |         2.18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/advance_pstore1                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               46 |             85 |         1.85 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                                                          |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_meta_clk_en                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               23 |             88 |         3.83 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                           |                                                                                                                                                                                                                                                                          |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               16 |             89 |         5.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_4                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               16 |             89 |         5.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |               15 |             89 |         5.93 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_3                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               18 |             89 |         4.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_2                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               17 |             89 |         5.24 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2               |                                                                                                                                                                                                                                                                          |               12 |             92 |         7.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5_i_1__2_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5_i_1__1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/ram_strb_reg_0_1_6_7_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                          |               13 |             98 |         7.54 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                                                          |               13 |            100 |         7.69 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                          |               13 |            100 |         7.69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_last_reg_0_1_0_0_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                                                          |               13 |            102 |         7.85 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/valid                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               37 |            106 |         2.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                          |               14 |            106 |         7.57 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                          |               14 |            108 |         7.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/rem_Z0                                                                                                                                   |                                                                                                                                                                                                                                                                          |               35 |            110 |         3.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                          |               14 |            112 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/bundleIn_0_d_q/maybe_full_reg_3                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               15 |            116 |         7.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/bundleIn_0_d_q/maybe_full_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               15 |            116 |         7.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleIn_0_d_q/maybe_full_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               15 |            116 |         7.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/cam_s_0_state2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |               54 |            117 |         2.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/maybe_full_reg_6                                                                                                                                     |                                                                                                                                                                                                                                                                          |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/do_enq                                                                                                                                               |                                                                                                                                                                                                                                                                          |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/do_enq__0                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/maybe_full_reg_7                                                                                                                                     |                                                                                                                                                                                                                                                                          |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/clock_1                                                                                                                                              |                                                                                                                                                                                                                                                                          |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/maybe_full_reg_5                                                                                                                                     |                                                                                                                                                                                                                                                                          |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/maybe_full_reg_4                                                                                                                                     |                                                                                                                                                                                                                                                                          |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/sd_cmd_master0/response_0_o[31]_i_1_n_0                                                                                                                                                                                                              | riscv_i/IO/SD/inst/sd_cmd_master0/rst1                                                                                                                                                                                                                                   |               35 |            120 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              | riscv_i/IO/SD/inst/cmd_serial_host0/response_o[119]_i_1_n_0                                                                                                                                                                                                             | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                                                                                   |               22 |            122 |         5.55 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               33 |            128 |         3.88 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               51 |            128 |         2.51 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s1_valid_0                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               34 |            133 |         3.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               40 |            138 |         3.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/p_15_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               60 |            138 |         2.30 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/sd_cmd_master0/rst0                                                                                                                                                                                                                                   |               46 |            139 |         3.02 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_c_q/do_enq__2                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               18 |            144 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               44 |            144 |         3.27 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               53 |            144 |         2.72 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               43 |            150 |         3.49 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg_0_1_0_2_i_1__2_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                          |               20 |            160 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_a_q/do_enq                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               21 |            164 |         7.81 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_csr                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               75 |            165 |         2.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/bundleOut_0_a_q/do_enq                                                                                                                                              |                                                                                                                                                                                                                                                                          |               22 |            174 |         7.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/bundleOut_0_a_q/maybe_full_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               22 |            174 |         7.91 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                     |                                                                                                                                                                                                                                                                          |               22 |            176 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/wb_ctrl_wxd_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               22 |            176 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               24 |            192 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                          |               24 |            192 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/valid                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               68 |            197 |         2.90 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                          |               25 |            200 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/clock_3                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/SR[0]                                                                                                                                                                                 |               77 |            256 |         3.32 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                              |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |              109 |            394 |         3.61 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0                                                                                                                                                                                                |              336 |            845 |         2.51 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |              585 |           1953 |         3.34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |             1284 |           3775 |         2.94 |
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


