/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_RESTORE_CM_CORE_AON_H
#define CSLR_RESTORE_CM_CORE_AON_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 CM_CLKSEL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_M2_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_M3_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_H11_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_H12_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_H13_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_H14_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_H21_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_H22_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_H23_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_DIV_H24_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_CLKSEL_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_CLKMODE_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_SHADOW_FREQ_CONFIG2_RESTORE_REG;
    volatile Uint32 CM_SHADOW_FREQ_CONFIG1_RESTORE_REG;
    volatile Uint32 CM_AUTOIDLE_DPLL_CORE_RESTORE_REG;
    volatile Uint32 CM_MPU_CLKSTCTRL_RESTORE_REG;
    volatile Uint32 CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG;
    volatile Uint32 CM_DYN_DEP_PRESCAL_RESTORE_REG;
} CSL_restore_cm_core_aonRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* Second address map for register CM_CLKSEL_CORE. Used only by automatic
 * restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_CORE_RESTORE_REG      (0x0U)
/* Below define for backward compatibility */
#define CM_CLKSEL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_M2_DPLL_CORE. Used only by automatic
 * restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M2_DPLL_CORE_RESTORE_REG  (0x4U)
/* Below define for backward compatibility */
#define CM_DIV_M2_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_M2_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_M3_DPLL_CORE. Used only by automatic
 * restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M3_DPLL_CORE_RESTORE_REG  (0x8U)
/* Below define for backward compatibility */
#define CM_DIV_M3_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_M3_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_H11_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H11_DPLL_CORE_RESTORE_REG  (0xCU)
/* Below define for backward compatibility */
#define CM_DIV_H11_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_H11_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_H12_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H12_DPLL_CORE_RESTORE_REG  (0x10U)
/* Below define for backward compatibility */
#define CM_DIV_H12_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_H12_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_H13_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H13_DPLL_CORE_RESTORE_REG  (0x14U)
/* Below define for backward compatibility */
#define CM_DIV_H13_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_H13_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_H14_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H14_DPLL_CORE_RESTORE_REG  (0x18U)
/* Below define for backward compatibility */
#define CM_DIV_H14_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_H14_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_H21_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H21_DPLL_CORE_RESTORE_REG  (0x1CU)
/* Below define for backward compatibility */
#define CM_DIV_H21_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_H21_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_H22_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H22_DPLL_CORE_RESTORE_REG  (0x20U)
/* Below define for backward compatibility */
#define CM_DIV_H22_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_H22_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_H23_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H23_DPLL_CORE_RESTORE_REG  (0x24U)
/* Below define for backward compatibility */
#define CM_DIV_H23_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_H23_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_DIV_H24_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H24_DPLL_CORE_RESTORE_REG  (0x28U)
/* Below define for backward compatibility */
#define CM_DIV_H24_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DIV_H24_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_CLKSEL_DPLL_CORE. Used only by automatic
 * restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_DPLL_CORE_RESTORE_REG  (0x2CU)
/* Below define for backward compatibility */
#define CM_CLKSEL_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_SSC_DELTAMSTEP_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. [warm reset
 * insensitive] */
#define CSL_RESTORE_CM_CORE_AON_CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG  (0x30U)
/* Below define for backward compatibility */
#define CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_SSC_MODFREQDIV_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. [warm reset
 * insensitive] */
#define CSL_RESTORE_CM_CORE_AON_CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG  (0x34U)
/* Below define for backward compatibility */
#define CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_CLKMODE_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_CLKMODE_DPLL_CORE_RESTORE_REG  (0x38U)
/* Below define for backward compatibility */
#define CM_CLKMODE_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_CLKMODE_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_SHADOW_FREQ_CONFIG2. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG2_RESTORE_REG  (0x3CU)
/* Below define for backward compatibility */
#define CM_SHADOW_FREQ_CONFIG2_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG2_RESTORE_REG)


/* Second address map for register CM_SHADOW_FREQ_CONFIG1. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG1_RESTORE_REG  (0x40U)
/* Below define for backward compatibility */
#define CM_SHADOW_FREQ_CONFIG1_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG1_RESTORE_REG)


/* Second address map for register CM_AUTOIDLE_DPLL_CORE. Used only by
 * automatic restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_AUTOIDLE_DPLL_CORE_RESTORE_REG  (0x44U)
/* Below define for backward compatibility */
#define CM_AUTOIDLE_DPLL_CORE_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_AUTOIDLE_DPLL_CORE_RESTORE_REG)


/* Second address map for register CM_MPU_CLKSTCTRL. Used only by automatic
 * restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_MPU_CLKSTCTRL_RESTORE_REG    (0x48U)
/* Below define for backward compatibility */
#define CM_MPU_CLKSTCTRL_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_MPU_CLKSTCTRL_RESTORE_REG)


/* Second address map for register CM_CM_CORE_AON_PROFILING_CLKCTRL. Used only
 * by automatic restore upon wakeup from device OFF mode. [warm reset
 * insensitive] */
#define CSL_RESTORE_CM_CORE_AON_CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG  (0x4CU)
/* Below define for backward compatibility */
#define CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG)


/* Second address map for register CM_DYN_DEP_PRESCAL. Used only by automatic
 * restore upon wakeup from device OFF mode. */
#define CSL_RESTORE_CM_CORE_AON_CM_DYN_DEP_PRESCAL_RESTORE_REG  (0x50U)
/* Below define for backward compatibility */
#define CM_DYN_DEP_PRESCAL_RESTORE  (CSL_RESTORE_CM_CORE_AON_CM_DYN_DEP_PRESCAL_RESTORE_REG)



/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* CM_CLKSEL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_CLKSEL_CORE_RESTORE_RESTORE_MASK           (CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000000U)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_CLKSEL_CORE_RESTORE_RESTORE_SHIFT          (CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_CORE_RESTORE_REG_RESETVAL  (0x00000000U)

/* CM_DIV_M2_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M2_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_M2_DPLL_CORE_RESTORE_RESTORE_MASK      (CSL_RESTORE_CM_CORE_AON_CM_DIV_M2_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M2_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000001U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M2_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_M2_DPLL_CORE_RESTORE_RESTORE_SHIFT     (CSL_RESTORE_CM_CORE_AON_CM_DIV_M2_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M2_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M2_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000001U)

/* CM_DIV_M3_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M3_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_M3_DPLL_CORE_RESTORE_RESTORE_MASK      (CSL_RESTORE_CM_CORE_AON_CM_DIV_M3_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M3_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000001U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M3_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_M3_DPLL_CORE_RESTORE_RESTORE_SHIFT     (CSL_RESTORE_CM_CORE_AON_CM_DIV_M3_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M3_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_M3_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000001U)

/* CM_DIV_H11_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H11_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_H11_DPLL_CORE_RESTORE_RESTORE_MASK     (CSL_RESTORE_CM_CORE_AON_CM_DIV_H11_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H11_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000004U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H11_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_H11_DPLL_CORE_RESTORE_RESTORE_SHIFT    (CSL_RESTORE_CM_CORE_AON_CM_DIV_H11_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H11_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H11_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000004U)

/* CM_DIV_H12_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H12_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_H12_DPLL_CORE_RESTORE_RESTORE_MASK     (CSL_RESTORE_CM_CORE_AON_CM_DIV_H12_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H12_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000004U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H12_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_H12_DPLL_CORE_RESTORE_RESTORE_SHIFT    (CSL_RESTORE_CM_CORE_AON_CM_DIV_H12_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H12_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H12_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000004U)

/* CM_DIV_H13_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H13_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_H13_DPLL_CORE_RESTORE_RESTORE_MASK     (CSL_RESTORE_CM_CORE_AON_CM_DIV_H13_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H13_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000004U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H13_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_H13_DPLL_CORE_RESTORE_RESTORE_SHIFT    (CSL_RESTORE_CM_CORE_AON_CM_DIV_H13_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H13_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H13_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000004U)

/* CM_DIV_H14_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H14_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_H14_DPLL_CORE_RESTORE_RESTORE_MASK     (CSL_RESTORE_CM_CORE_AON_CM_DIV_H14_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H14_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000004U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H14_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_H14_DPLL_CORE_RESTORE_RESTORE_SHIFT    (CSL_RESTORE_CM_CORE_AON_CM_DIV_H14_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H14_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H14_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000004U)

/* CM_DIV_H21_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H21_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_H21_DPLL_CORE_RESTORE_RESTORE_MASK     (CSL_RESTORE_CM_CORE_AON_CM_DIV_H21_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H21_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000004U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H21_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_H21_DPLL_CORE_RESTORE_RESTORE_SHIFT    (CSL_RESTORE_CM_CORE_AON_CM_DIV_H21_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H21_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H21_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000004U)

/* CM_DIV_H22_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H22_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_H22_DPLL_CORE_RESTORE_RESTORE_MASK     (CSL_RESTORE_CM_CORE_AON_CM_DIV_H22_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H22_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000004U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H22_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_H22_DPLL_CORE_RESTORE_RESTORE_SHIFT    (CSL_RESTORE_CM_CORE_AON_CM_DIV_H22_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H22_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H22_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000004U)

/* CM_DIV_H23_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H23_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_H23_DPLL_CORE_RESTORE_RESTORE_MASK     (CSL_RESTORE_CM_CORE_AON_CM_DIV_H23_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H23_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000008U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H23_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_H23_DPLL_CORE_RESTORE_RESTORE_SHIFT    (CSL_RESTORE_CM_CORE_AON_CM_DIV_H23_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H23_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H23_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000008U)

/* CM_DIV_H24_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H24_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DIV_H24_DPLL_CORE_RESTORE_RESTORE_MASK     (CSL_RESTORE_CM_CORE_AON_CM_DIV_H24_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H24_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000008U)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H24_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DIV_H24_DPLL_CORE_RESTORE_RESTORE_SHIFT    (CSL_RESTORE_CM_CORE_AON_CM_DIV_H24_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H24_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DIV_H24_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000008U)

/* CM_CLKSEL_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_CLKSEL_DPLL_CORE_RESTORE_RESTORE_MASK      (CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000000U)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_CLKSEL_DPLL_CORE_RESTORE_RESTORE_SHIFT     (CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKSEL_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000000U)

/* CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_RESTORE_MASK  (CSL_RESTORE_CM_CORE_AON_CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000000U)

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_RESTORE_SHIFT  (CSL_RESTORE_CM_CORE_AON_CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000000U)

/* CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_RESTORE_MASK  (CSL_RESTORE_CM_CORE_AON_CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000000U)

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_RESTORE_SHIFT  (CSL_RESTORE_CM_CORE_AON_CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000000U)

/* CM_CLKMODE_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_CLKMODE_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_CLKMODE_DPLL_CORE_RESTORE_RESTORE_MASK     (CSL_RESTORE_CM_CORE_AON_CM_CLKMODE_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKMODE_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000004U)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKMODE_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_CLKMODE_DPLL_CORE_RESTORE_RESTORE_SHIFT    (CSL_RESTORE_CM_CORE_AON_CM_CLKMODE_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKMODE_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_CLKMODE_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000004U)

/* CM_SHADOW_FREQ_CONFIG2_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG2_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_SHADOW_FREQ_CONFIG2_RESTORE_RESTORE_MASK   (CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG2_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG2_RESTORE_REG_RESTORE_RESETVAL  (0x00000020U)

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG2_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_SHADOW_FREQ_CONFIG2_RESTORE_RESTORE_SHIFT  (CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG2_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG2_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG2_RESTORE_REG_RESETVAL  (0x00000020U)

/* CM_SHADOW_FREQ_CONFIG1_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG1_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_SHADOW_FREQ_CONFIG1_RESTORE_RESTORE_MASK   (CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG1_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG1_RESTORE_REG_RESTORE_RESETVAL  (0x00000c0cU)

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG1_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_SHADOW_FREQ_CONFIG1_RESTORE_RESTORE_SHIFT  (CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG1_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG1_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_SHADOW_FREQ_CONFIG1_RESTORE_REG_RESETVAL  (0x00000c0cU)

/* CM_AUTOIDLE_DPLL_CORE_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_AUTOIDLE_DPLL_CORE_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_AUTOIDLE_DPLL_CORE_RESTORE_RESTORE_MASK    (CSL_RESTORE_CM_CORE_AON_CM_AUTOIDLE_DPLL_CORE_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_AUTOIDLE_DPLL_CORE_RESTORE_REG_RESTORE_RESETVAL  (0x00000000U)

#define CSL_RESTORE_CM_CORE_AON_CM_AUTOIDLE_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_AUTOIDLE_DPLL_CORE_RESTORE_RESTORE_SHIFT   (CSL_RESTORE_CM_CORE_AON_CM_AUTOIDLE_DPLL_CORE_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_AUTOIDLE_DPLL_CORE_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_AUTOIDLE_DPLL_CORE_RESTORE_REG_RESETVAL  (0x00000000U)

/* CM_MPU_CLKSTCTRL_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_MPU_CLKSTCTRL_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_MPU_CLKSTCTRL_RESTORE_RESTORE_MASK         (CSL_RESTORE_CM_CORE_AON_CM_MPU_CLKSTCTRL_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_MPU_CLKSTCTRL_RESTORE_REG_RESTORE_RESETVAL  (0x00000000U)

#define CSL_RESTORE_CM_CORE_AON_CM_MPU_CLKSTCTRL_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_MPU_CLKSTCTRL_RESTORE_RESTORE_SHIFT        (CSL_RESTORE_CM_CORE_AON_CM_MPU_CLKSTCTRL_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_MPU_CLKSTCTRL_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_MPU_CLKSTCTRL_RESTORE_REG_RESETVAL  (0x00000000U)

/* CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_RESTORE_MASK  (CSL_RESTORE_CM_CORE_AON_CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG_RESTORE_RESETVAL  (0x00030001U)

#define CSL_RESTORE_CM_CORE_AON_CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_RESTORE_SHIFT  (CSL_RESTORE_CM_CORE_AON_CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE_REG_RESETVAL  (0x00030001U)

/* CM_DYN_DEP_PRESCAL_RESTORE_REG */

#define CSL_RESTORE_CM_CORE_AON_CM_DYN_DEP_PRESCAL_RESTORE_REG_RESTORE_MASK  (0xFFFFFFFFU)
/* Below define for backward compatibility */
#define CM_DYN_DEP_PRESCAL_RESTORE_RESTORE_MASK       (CSL_RESTORE_CM_CORE_AON_CM_DYN_DEP_PRESCAL_RESTORE_REG_RESTORE_MASK)

#define CSL_RESTORE_CM_CORE_AON_CM_DYN_DEP_PRESCAL_RESTORE_REG_RESTORE_RESETVAL  (0x00000020U)

#define CSL_RESTORE_CM_CORE_AON_CM_DYN_DEP_PRESCAL_RESTORE_REG_RESTORE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_DYN_DEP_PRESCAL_RESTORE_RESTORE_SHIFT      (CSL_RESTORE_CM_CORE_AON_CM_DYN_DEP_PRESCAL_RESTORE_REG_RESTORE_SHIFT)

#define CSL_RESTORE_CM_CORE_AON_CM_DYN_DEP_PRESCAL_RESTORE_REG_RESTORE_MAX  (0xffffffffU)

#define CSL_RESTORE_CM_CORE_AON_CM_DYN_DEP_PRESCAL_RESTORE_REG_RESETVAL  (0x00000020U)

#ifdef __cplusplus
}
#endif
#endif
