<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1483" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1483{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_1483{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1483{left:792px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4_1483{left:837px;bottom:68px;letter-spacing:0.1px;}
#t5_1483{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1483{left:360px;bottom:901px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1483{left:70px;bottom:817px;letter-spacing:-0.12px;}
#t8_1483{left:70px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1483{left:70px;bottom:778px;letter-spacing:-0.18px;}
#ta_1483{left:70px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_1483{left:70px;bottom:738px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tc_1483{left:70px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1483{left:70px;bottom:686px;letter-spacing:-0.13px;}
#te_1483{left:70px;bottom:661px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tf_1483{left:70px;bottom:643px;letter-spacing:-0.11px;}
#tg_1483{left:91px;bottom:625px;letter-spacing:-0.14px;}
#th_1483{left:70px;bottom:606px;letter-spacing:-0.15px;}
#ti_1483{left:91px;bottom:588px;letter-spacing:-0.14px;}
#tj_1483{left:70px;bottom:570px;letter-spacing:-0.12px;}
#tk_1483{left:91px;bottom:551px;letter-spacing:-0.12px;}
#tl_1483{left:70px;bottom:533px;letter-spacing:-0.11px;}
#tm_1483{left:91px;bottom:515px;letter-spacing:-0.12px;}
#tn_1483{left:70px;bottom:496px;letter-spacing:-0.12px;}
#to_1483{left:70px;bottom:478px;letter-spacing:-0.12px;}
#tp_1483{left:70px;bottom:460px;letter-spacing:-0.13px;}
#tq_1483{left:70px;bottom:425px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tr_1483{left:70px;bottom:400px;letter-spacing:-0.13px;}
#ts_1483{left:70px;bottom:382px;letter-spacing:-0.13px;}
#tt_1483{left:70px;bottom:364px;letter-spacing:-0.13px;}
#tu_1483{left:70px;bottom:345px;letter-spacing:-0.14px;}
#tv_1483{left:70px;bottom:327px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tw_1483{left:70px;bottom:309px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tx_1483{left:70px;bottom:273px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#ty_1483{left:70px;bottom:250px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#tz_1483{left:70px;bottom:215px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t10_1483{left:70px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t11_1483{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t12_1483{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t13_1483{left:314px;bottom:1065px;letter-spacing:-0.13px;}
#t14_1483{left:314px;bottom:1050px;letter-spacing:-0.18px;}
#t15_1483{left:361px;bottom:1065px;letter-spacing:-0.14px;}
#t16_1483{left:361px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#t17_1483{left:361px;bottom:1034px;letter-spacing:-0.13px;}
#t18_1483{left:434px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t19_1483{left:434px;bottom:1050px;letter-spacing:-0.12px;}
#t1a_1483{left:559px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_1483{left:79px;bottom:1011px;letter-spacing:-0.13px;}
#t1c_1483{left:79px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_1483{left:79px;bottom:978px;letter-spacing:-0.14px;}
#t1e_1483{left:314px;bottom:1011px;}
#t1f_1483{left:361px;bottom:1011px;letter-spacing:-0.16px;}
#t1g_1483{left:434px;bottom:1011px;letter-spacing:-0.15px;}
#t1h_1483{left:559px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1483{left:559px;bottom:995px;letter-spacing:-0.11px;}
#t1j_1483{left:559px;bottom:978px;letter-spacing:-0.12px;}
#t1k_1483{left:559px;bottom:961px;letter-spacing:-0.13px;}
#t1l_1483{left:84px;bottom:880px;letter-spacing:-0.15px;}
#t1m_1483{left:165px;bottom:880px;letter-spacing:-0.13px;}
#t1n_1483{left:270px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1o_1483{left:423px;bottom:880px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1p_1483{left:582px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1q_1483{left:740px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1r_1483{left:99px;bottom:855px;}
#t1s_1483{left:165px;bottom:855px;letter-spacing:-0.11px;}
#t1t_1483{left:259px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_1483{left:419px;bottom:855px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1v_1483{left:574px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_1483{left:761px;bottom:855px;letter-spacing:-0.12px;}

.s1_1483{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1483{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1483{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1483{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1483{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1483{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1483{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_1483{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1483" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1483Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1483" style="-webkit-user-select: none;"><object width="935" height="1210" data="1483/1483.svg" type="image/svg+xml" id="pdf1483" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1483" class="t s1_1483">VADDSH—Add Scalar FP16 Values </span>
<span id="t2_1483" class="t s2_1483">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1483" class="t s1_1483">Vol. 2C </span><span id="t4_1483" class="t s1_1483">5-7 </span>
<span id="t5_1483" class="t s3_1483">VADDSH—Add Scalar FP16 Values </span>
<span id="t6_1483" class="t s4_1483">Instruction Operand Encoding </span>
<span id="t7_1483" class="t s5_1483">Description </span>
<span id="t8_1483" class="t s6_1483">This instruction adds the low FP16 value from the source operands and stores the FP16 result in the destination </span>
<span id="t9_1483" class="t s6_1483">operand. </span>
<span id="ta_1483" class="t s6_1483">Bits 127:16 of the destination operand are copied from the corresponding bits of the first source operand. Bits </span>
<span id="tb_1483" class="t s6_1483">MAXVL-1:128 of the destination operand are zeroed. The low FP16 element of the destination is updated according </span>
<span id="tc_1483" class="t s6_1483">to the writemask. </span>
<span id="td_1483" class="t s5_1483">Operation </span>
<span id="te_1483" class="t s7_1483">VADDSH (EVEX Encoded Versions) </span>
<span id="tf_1483" class="t s8_1483">IF EVEX.b = 1 and SRC2 is a register: </span>
<span id="tg_1483" class="t s8_1483">SET_RM(EVEX.RC) </span>
<span id="th_1483" class="t s8_1483">ELSE </span>
<span id="ti_1483" class="t s8_1483">SET_RM(MXCSR.RC) </span>
<span id="tj_1483" class="t s8_1483">IF k1[0] OR *no writemask*: </span>
<span id="tk_1483" class="t s8_1483">DEST.fp16[0] := SRC1.fp16[0] + SRC2.fp16[0] </span>
<span id="tl_1483" class="t s8_1483">ELSEIF *zeroing*: </span>
<span id="tm_1483" class="t s8_1483">DEST.fp16[0] := 0 </span>
<span id="tn_1483" class="t s8_1483">// else dest.fp16[0] remains unchanged </span>
<span id="to_1483" class="t s8_1483">DEST[127:16] := SRC1[127:16] </span>
<span id="tp_1483" class="t s8_1483">DEST[MAXVL-1:128] := 0 </span>
<span id="tq_1483" class="t s5_1483">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tr_1483" class="t s8_1483">VADDSH __m128h _mm_add_round_sh (__m128h a, __m128h b, int rounding); </span>
<span id="ts_1483" class="t s8_1483">VADDSH ___m128h _mm_mask_add_round_sh (__m128h src, __mmask8 k, __m128h a, __m128h b, int rounding); </span>
<span id="tt_1483" class="t s8_1483">VADDSH ___m128h _mm_maskz_add_round_sh (__mmask8 k, __m128h a, __m128h b, int rounding); </span>
<span id="tu_1483" class="t s8_1483">VADDSH ___m128h _mm_add_sh (__m128h a, __m128h b); </span>
<span id="tv_1483" class="t s8_1483">VADDSH ___m128h _mm_mask_add_sh (__m128h src, __mmask8 k, __m128h a, __m128h b); </span>
<span id="tw_1483" class="t s8_1483">VADDSH ___m128h _mm_maskz_add_sh (__mmask8 k, __m128h a, __m128h b); </span>
<span id="tx_1483" class="t s5_1483">SIMD Floating-Point Exceptions </span>
<span id="ty_1483" class="t s6_1483">Invalid, Underflow, Overflow, Precision, Denormal. </span>
<span id="tz_1483" class="t s5_1483">Other Exceptions </span>
<span id="t10_1483" class="t s6_1483">EVEX-encoded instructions, see Table 2-47, “Type E3 Class Exception Conditions.” </span>
<span id="t11_1483" class="t s7_1483">Opcode/ </span>
<span id="t12_1483" class="t s7_1483">Instruction </span>
<span id="t13_1483" class="t s7_1483">Op/ </span>
<span id="t14_1483" class="t s7_1483">En </span>
<span id="t15_1483" class="t s7_1483">64/32 </span>
<span id="t16_1483" class="t s7_1483">bit Mode </span>
<span id="t17_1483" class="t s7_1483">Support </span>
<span id="t18_1483" class="t s7_1483">CPUID Feature </span>
<span id="t19_1483" class="t s7_1483">Flag </span>
<span id="t1a_1483" class="t s7_1483">Description </span>
<span id="t1b_1483" class="t s8_1483">EVEX.LLIG.F3.MAP5.W0 58 /r </span>
<span id="t1c_1483" class="t s8_1483">VADDSH xmm1{k1}{z}, xmm2, </span>
<span id="t1d_1483" class="t s8_1483">xmm3/m16 {er} </span>
<span id="t1e_1483" class="t s8_1483">A </span><span id="t1f_1483" class="t s8_1483">V/V </span><span id="t1g_1483" class="t s8_1483">AVX512-FP16 </span><span id="t1h_1483" class="t s8_1483">Add the low FP16 value from xmm3/m16 to </span>
<span id="t1i_1483" class="t s8_1483">xmm2, and store the result in xmm1 subject to </span>
<span id="t1j_1483" class="t s8_1483">writemask k1. Bits 127:16 of xmm2 are copied </span>
<span id="t1k_1483" class="t s8_1483">to xmm1[127:16]. </span>
<span id="t1l_1483" class="t s7_1483">Op/En </span><span id="t1m_1483" class="t s7_1483">Tuple </span><span id="t1n_1483" class="t s7_1483">Operand 1 </span><span id="t1o_1483" class="t s7_1483">Operand 2 </span><span id="t1p_1483" class="t s7_1483">Operand 3 </span><span id="t1q_1483" class="t s7_1483">Operand 4 </span>
<span id="t1r_1483" class="t s8_1483">A </span><span id="t1s_1483" class="t s8_1483">Scalar </span><span id="t1t_1483" class="t s8_1483">ModRM:reg (w) </span><span id="t1u_1483" class="t s8_1483">VEX.vvvv (r) </span><span id="t1v_1483" class="t s8_1483">ModRM:r/m (r) </span><span id="t1w_1483" class="t s8_1483">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
