
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+C:/Xilinx/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AC:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AC:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
;
No user repositories specified
1154*coregenZ19-1704
p
Loaded Vivado repository '%s'.
1332*coregen23
C:/Xilinx/Vivado/2013.3/data/ip2default:defaultZ19-2313
â
Command: %s
53*	vivadotcl2a
Msynth_design -top v7_sfifo_15x128 -part xc7a200tfbg676-2 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
µ
%IP '%s' is locked. Locked reason: %s
1260*coregen2#
v7_sfifo_15x1282default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a200t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a200t2default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 247.371 ; gain = 78.383
2default:default
Î
synthesizing module '%s'638*oasys2#
v7_sfifo_15x1282default:default2w
ad:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/synth/v7_sfifo_15x128.vhd2default:default2
742default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 3 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 12 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 11 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
2default:default
ä
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
fifo_generator_v11_02default:default2â
ud:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
1272default:default2
U02default:default2(
fifo_generator_v11_02default:default2w
ad:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/synth/v7_sfifo_15x128.vhd2default:default2
5182default:default8@Z8-3491
Ü
synthesizing module '%s'638*oasys2(
fifo_generator_v11_02default:default2ã
ud:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 3 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 12 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 11 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
í
synthesizing module '%s'638*oasys2.
fifo_generator_v11_0_synth2default:default2ë
{d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 3 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 12 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 11 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
Ç
synthesizing module '%s'638*oasys2&
fifo_generator_top2default:default2â
sd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 12 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 11 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
í
synthesizing module '%s'638*oasys2*
fifo_generator_ramfifo2default:default2ï
d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 12 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 11 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2%
reset_blk_ramfifo2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2172default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2232default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2242default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2262default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2272default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2292default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2302default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
5342default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
5352default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
5362default:default8@Z8-4472
√
%done synthesizing module '%s' (%s#%s)256*oasys2%
reset_blk_ramfifo2default:default2
12default:default2
12default:default2ê
zd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2172default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2
	input_blk2default:default2á
qd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PKTFIFO_DATA_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
≤
%done synthesizing module '%s' (%s#%s)256*oasys2
	input_blk2default:default2
22default:default2
12default:default2á
qd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys2
memory2default:default2Ö
od:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SMALLER_DATA_WIDTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ı
synthesizing module '%s'638*oasys2
shft_ram2default:default2Ü
pd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_ram.vhd2default:default2
1542default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
˝
synthesizing module '%s'638*oasys2 
shft_wrapper2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
1562default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_IS_SRL32_NEEDED bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ß
,binding component instance '%s' to cell '%s'113*oasys2
srl162default:default2
SRLC16E2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
2232default:default8@Z8-113
”
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1132default:default2
1002default:defaultZ17-14
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
∏
%done synthesizing module '%s' (%s#%s)256*oasys2 
shft_wrapper2default:default2
32default:default2
12default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_wrapper.vhd2default:default2
1562default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys2
shft_ram2default:default2
42default:default2
12default:default2Ü
pd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/shft_ram.vhd2default:default2
1542default:default8@Z8-256
≠
%done synthesizing module '%s' (%s#%s)256*oasys2
memory2default:default2
52default:default2
12default:default2Ö
od:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2
logic_sshft2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/logic_sshft.vhd2default:default2
2262default:default8@Z8-638
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 12 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 11 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
¯
synthesizing module '%s'638*oasys2
	updn_cntr2default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_COUNTER_RESET_VAL bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
≥
%done synthesizing module '%s' (%s#%s)256*oasys2
	updn_cntr2default:default2
62default:default2
12default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-256
à
synthesizing module '%s'638*oasys2-
updn_cntr__parameterized02default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
√
%done synthesizing module '%s' (%s#%s)256*oasys2-
updn_cntr__parameterized02default:default2
62default:default2
12default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-256
à
synthesizing module '%s'638*oasys2-
updn_cntr__parameterized12default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_COUNTER_RESET_VAL bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
√
%done synthesizing module '%s' (%s#%s)256*oasys2-
updn_cntr__parameterized12default:default2
62default:default2
12default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-256
à
synthesizing module '%s'638*oasys2-
updn_cntr__parameterized22default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_COUNTER_RESET_VAL bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
√
%done synthesizing module '%s' (%s#%s)256*oasys2-
updn_cntr__parameterized22default:default2
62default:default2
12default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/updn_cntr.vhd2default:default2
1482default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2)
wr_status_flags_sshft2default:default2î
~d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/wr_status_flags_sshft.vhd2default:default2
1762default:default8@Z8-638
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
Ù
synthesizing module '%s'638*oasys2
compare2default:default2Ü
pd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 4 - type: integer 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2
compare2default:default2
72default:default2
12default:default2Ü
pd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2)
wr_status_flags_sshft2default:default2
82default:default2
12default:default2î
~d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/wr_status_flags_sshft.vhd2default:default2
1762default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2
wr_pf_sshft2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/wr_pf_sshft.vhd2default:default2
1682default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 12 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
∑
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_pf_sshft2default:default2
92default:default2
12default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/wr_pf_sshft.vhd2default:default2
1682default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2)
rd_status_flags_sshft2default:default2î
~d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/rd_status_flags_sshft.vhd2default:default2
1712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
rd_status_flags_sshft2default:default2
102default:default2
12default:default2î
~d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/rd_status_flags_sshft.vhd2default:default2
1712default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2
rd_pe_sshft2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/rd_pe_sshft.vhd2default:default2
1632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
∏
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_pe_sshft2default:default2
112default:default2
12default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/rd_pe_sshft.vhd2default:default2
1632default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys2
logic_sshft2default:default2
122default:default2
12default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/logic_sshft.vhd2default:default2
2262default:default8@Z8-256
˘
synthesizing module '%s'638*oasys2

output_blk2default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PKTFIFO_DATA_WIDTH bound to: 128 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys2

output_blk2default:default2
132default:default2
12default:default2à
rd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2*
fifo_generator_ramfifo2default:default2
142default:default2
12default:default2ï
d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3062default:default8@Z8-256
æ
%done synthesizing module '%s' (%s#%s)256*oasys2&
fifo_generator_top2default:default2
152default:default2
12default:default2â
sd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2692default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
fifo_generator_v11_0_synth2default:default2
162default:default2
12default:default2ë
{d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6672default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2(
fifo_generator_v11_02default:default2
172default:default2
12default:default2ã
ud:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6492default:default8@Z8-256
ß
%done synthesizing module '%s' (%s#%s)256*oasys2#
v7_sfifo_15x1282default:default2
182default:default2
12default:default2w
ad:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/synth/v7_sfifo_15x128.vhd2default:default2
742default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 298.668 ; gain = 129.680
2default:default
ö
%s*synth2ä
vStart RTL Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 298.668 ; gain = 129.680
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2013.3/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2013.3/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
5

Processing XDC Constraints
244*projectZ1-262
œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2s
_d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128_ooc.xdc2default:default2
U02default:defaultZ20-848
ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2s
_d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128_ooc.xdc2default:default2
U02default:defaultZ20-847
‚
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2s
_d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128_ooc.xdc2default:default2x
dD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_sfifo_15x128_synth_1/.Xil/v7_sfifo_15x128_propImpl.xdc2default:defaultZ1-236
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2
kd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128/v7_sfifo_15x128.xdc2default:default2
U02default:defaultZ20-848
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
kd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128/v7_sfifo_15x128.xdc2default:default2
U02default:defaultZ20-847
Ó
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2
kd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128/v7_sfifo_15x128.xdc2default:default2x
dD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_sfifo_15x128_synth_1/.Xil/v7_sfifo_15x128_propImpl.xdc2default:defaultZ1-236
õ
Parsing XDC File [%s]
179*designutils2e
QD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_sfifo_15x128_synth_1/dont_touch.xdc2default:defaultZ20-179
§
Finished Parsing XDC File [%s]
178*designutils2e
QD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_sfifo_15x128_synth_1/dont_touch.xdc2default:defaultZ20-178
‘
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2e
QD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_sfifo_15x128_synth_1/dont_touch.xdc2default:default2x
dD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_sfifo_15x128_synth_1/.Xil/v7_sfifo_15x128_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
ö
%s*synth2ä
vStart RTL Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 530.262 ; gain = 361.273
2default:default
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 530.262 ; gain = 361.273
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 530.262 ; gain = 361.273
2default:default
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
ç
%s*synth2~
jPart Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB8 0 RAMB16 0 RAMB18 100 RAMB36 50)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 597.711 ; gain = 428.723
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 17    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 20    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
;
%s*synth2,
Module v7_sfifo_15x128 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module reset_blk_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
7
%s*synth2(
Module wr_pf_sshft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
@
%s*synth21
Module fifo_generator_v11_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module output_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module updn_cntr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
E
%s*synth26
"Module updn_cntr__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
E
%s*synth26
"Module updn_cntr__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
4
%s*synth2%
Module shft_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
5
%s*synth2&
Module input_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module shft_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module fifo_generator_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module logic_sshft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
F
%s*synth27
#Module fifo_generator_v11_0_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module compare 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
A
%s*synth22
Module wr_status_flags_sshft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
A
%s*synth22
Module rd_status_flags_sshft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_pe_sshft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
2
%s*synth2#
Module memory 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module updn_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
B
%s*synth23
Module fifo_generator_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Á
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2]
I\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg 2default:default2(
fifo_generator_v11_02default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2`
L\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg 2default:default2(
fifo_generator_v11_02default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2`
L\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d2_reg 2default:default2(
fifo_generator_v11_02default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2^
J\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1] 2default:default2(
fifo_generator_v11_02default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2^
J\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0] 2default:default2(
fifo_generator_v11_02default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2^
J\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] 2default:default2(
fifo_generator_v11_02default:defaultZ8-3332
»
merging register '%s' into '%s'3619*oasys2p
\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/gpe.rdpe/greg.ram_wr_en_i_reg2default:default2p
\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/gpf.wrpf/greg.ram_wr_en_i_reg2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/rd_pe_sshft.vhd2default:default2
2072default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys2p
\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/gpe.rdpe/greg.ram_rd_en_i_reg2default:default2p
\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/gpf.wrpf/greg.ram_rd_en_i_reg2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/fifo_generator_v11_0/ramfifo/rd_pe_sshft.vhd2default:default2
2062default:default8@Z8-4471
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2^
J\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] 2default:default2(
fifo_generator_v11_02default:defaultZ8-3332
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 597.711 ; gain = 428.723
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 629.285 ; gain = 460.297
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 629.285 ; gain = 460.297
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 629.285 ; gain = 460.297
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 629.285 ; gain = 460.297
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 629.285 ; gain = 460.297
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 629.285 ; gain = 460.297
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 629.285 ; gain = 460.297
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|      |Cell    |Count |
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|1     |LUT1    |     3|
2default:default
<
%s*synth2-
|2     |LUT2    |     6|
2default:default
<
%s*synth2-
|3     |LUT4    |     9|
2default:default
<
%s*synth2-
|4     |LUT5    |     7|
2default:default
<
%s*synth2-
|5     |LUT6    |    12|
2default:default
<
%s*synth2-
|6     |SRLC16E |   128|
2default:default
<
%s*synth2-
|7     |FDCE    |   146|
2default:default
<
%s*synth2-
|8     |FDPE    |    17|
2default:default
<
%s*synth2-
|9     |FDRE    |     2|
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
y
%s*synth2j
V+------+-----------------------------------------+---------------------------+------+
2default:default
y
%s*synth2j
V|      |Instance                                 |Module                     |Cells |
2default:default
y
%s*synth2j
V+------+-----------------------------------------+---------------------------+------+
2default:default
y
%s*synth2j
V|1     |top                                      |                           |   330|
2default:default
y
%s*synth2j
V|2     |  U0                                     |fifo_generator_v11_0       |   330|
2default:default
y
%s*synth2j
V|3     |    inst_fifo_gen                        |fifo_generator_v11_0_synth |   330|
2default:default
y
%s*synth2j
V|4     |      \gconvfifo.rf                      |fifo_generator_top         |   330|
2default:default
y
%s*synth2j
V|5     |        \grf.rf                          |fifo_generator_ramfifo     |   330|
2default:default
y
%s*synth2j
V|6     |          \gntv_or_sync_fifo.mem         |memory                     |   256|
2default:default
y
%s*synth2j
V|7     |            \gsm.sm                      |shft_ram                   |   256|
2default:default
y
%s*synth2j
V|8     |              \gsm1.sm1                  |shft_wrapper               |   128|
2default:default
y
%s*synth2j
V|9     |          rstblk                         |reset_blk_ramfifo          |    11|
2default:default
y
%s*synth2j
V|10    |          \gntv_or_sync_fifo.gl1.lsshft  |logic_sshft                |    63|
2default:default
y
%s*synth2j
V|11    |            rsts                         |rd_status_flags_sshft      |     5|
2default:default
y
%s*synth2j
V|12    |            c0                           |updn_cntr__parameterized0  |    19|
2default:default
y
%s*synth2j
V|13    |            \gpf.wrpf                    |wr_pf_sshft                |     9|
2default:default
y
%s*synth2j
V|14    |            c1                           |updn_cntr__parameterized1  |    10|
2default:default
y
%s*synth2j
V|15    |            wsts                         |wr_status_flags_sshft      |     5|
2default:default
y
%s*synth2j
V|16    |            \gpe.rdpe                    |rd_pe_sshft                |     7|
2default:default
y
%s*synth2j
V|17    |            crd                          |updn_cntr                  |     8|
2default:default
y
%s*synth2j
V+------+-----------------------------------------+---------------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 629.285 ; gain = 460.297
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 7 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 629.285 ; gain = 460.297
2default:default
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2s
_d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128_ooc.xdc2default:default2
U02default:defaultZ20-848
ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2s
_d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128_ooc.xdc2default:default2
U02default:defaultZ20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2
kd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128/v7_sfifo_15x128.xdc2default:default2
U02default:defaultZ20-848
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
kd:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128/v7_sfifo_15x128.xdc2default:default2
U02default:defaultZ20-847
†
!Unisim Transformation Summary:
%s111*project2d
P  A total of 128 instances were transformed.
  SRLC16E => SRL16E: 128 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1652default:default2
82default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:022default:default2
00:01:042default:default2
959.2892default:default2
754.6912default:defaultZ17-268
H
Renamed %s cell refs.
330*coretcl2
162default:defaultZ2-1174
<
%Done setting XDC timing constraints.
35*timingZ38-35
¥
ÅThe property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
clk2default:defaultZ38-242

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 959.289 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sun Oct 19 17:40:40 20142default:defaultZ17-206