14:56:38 INFO  : Registering command handlers for SDK TCF services
14:56:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\englena\Documents\Cora-Z7-07S-XADC-2018.2-1\vivado_proj\Cora-Z7-07S-XADC.sdk\temp_xsdb_launch_script.tcl
14:56:42 INFO  : XSCT server has started successfully.
14:56:42 INFO  : Successfully done setting XSCT server connection channel  
14:56:43 INFO  : Successfully done setting SDK workspace  
14:56:43 INFO  : Processing command line option -hwspec C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper.hdf.
15:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A" && level==0} -index 1' command is executed.
15:18:42 INFO  : 'fpga -state' command is executed.
15:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370B7C202A' is selected.
15:18:42 INFO  : 'jtag frequency' command is executed.
15:18:42 INFO  : Sourcing of 'C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:42 INFO  : Context for 'APU' is selected.
15:18:42 INFO  : Hardware design information is loaded from 'C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:18:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:42 INFO  : Context for 'APU' is selected.
15:18:42 INFO  : 'stop' command is executed.
15:18:42 INFO  : 'ps7_init' command is executed.
15:18:42 INFO  : 'ps7_post_config' command is executed.
15:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:43 INFO  : The application 'C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk.1/Cora_Z7_07S_XADC_bsp_xgpio_intr_tapp_example_2/Debug/Cora_Z7_07S_XADC_bsp_xgpio_intr_tapp_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
loadhw -hw C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
dow C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk.1/Cora_Z7_07S_XADC_bsp_xgpio_intr_tapp_example_2/Debug/Cora_Z7_07S_XADC_bsp_xgpio_intr_tapp_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:43 INFO  : Memory regions updated for context APU
15:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:43 INFO  : 'con' command is executed.
15:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
con
----------------End of Script----------------

15:18:43 INFO  : Launch script is exported to file 'C:\Users\englena\Documents\Cora-Z7-07S-XADC-2018.2-1\vivado_proj\Cora-Z7-07S-XADC.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cora_z7_07s_xadc_bsp_xgpio_intr_tapp_example_2.elf_on_local.tcl'
15:20:19 INFO  : Disconnected from the channel tcfchan#1.
15:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A" && level==0} -index 1' command is executed.
15:20:20 INFO  : 'fpga -state' command is executed.
15:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370B7C202A' is selected.
15:20:20 INFO  : 'jtag frequency' command is executed.
15:20:20 INFO  : Sourcing of 'C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:20 INFO  : Context for 'APU' is selected.
15:20:21 INFO  : Hardware design information is loaded from 'C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:21 INFO  : Context for 'APU' is selected.
15:20:22 INFO  : 'stop' command is executed.
15:20:22 INFO  : 'ps7_init' command is executed.
15:20:22 INFO  : 'ps7_post_config' command is executed.
15:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:22 INFO  : The application 'C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk.1/Cora_Z7_07S_XADC_bsp_xgpio_intr_tapp_example_2/Debug/Cora_Z7_07S_XADC_bsp_xgpio_intr_tapp_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
loadhw -hw C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
dow C:/Users/englena/Documents/Cora-Z7-07S-XADC-2018.2-1/vivado_proj/Cora-Z7-07S-XADC.sdk.1/Cora_Z7_07S_XADC_bsp_xgpio_intr_tapp_example_2/Debug/Cora_Z7_07S_XADC_bsp_xgpio_intr_tapp_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:22 INFO  : Memory regions updated for context APU
15:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:22 INFO  : 'con' command is executed.
15:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370B7C202A"} -index 0
con
----------------End of Script----------------

15:20:22 INFO  : Launch script is exported to file 'C:\Users\englena\Documents\Cora-Z7-07S-XADC-2018.2-1\vivado_proj\Cora-Z7-07S-XADC.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cora_z7_07s_xadc_bsp_xgpio_intr_tapp_example_2.elf_on_local.tcl'
15:20:53 INFO  : Disconnected from the channel tcfchan#2.
