INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'usuario' on host 'vitis-VBox' (Linux_x86_64 version 5.4.0-150-generic) on Wed May 22 00:16:26 -03 2024
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal'
Sourcing Tcl script '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/AXI_analytic_fft/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project AXI_analytic_fft 
INFO: [HLS 200-10] Opening project '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/AXI_analytic_fft'.
INFO: [HLS 200-1510] Running: set_top axi_analytic_fft 
INFO: [HLS 200-1510] Running: add_files AXI_analytic_fft/AXI_analytic_fft.h 
INFO: [HLS 200-10] Adding design file 'AXI_analytic_fft/AXI_analytic_fft.h' to the project
INFO: [HLS 200-1510] Running: add_files AXI_analytic_fft/AXI_analytic_fft_v2.cpp 
INFO: [HLS 200-10] Adding design file 'AXI_analytic_fft/AXI_analytic_fft_v2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb AXI_analytic_fft/AXI_analytic_fft_tb_2.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'AXI_analytic_fft/AXI_analytic_fft_tb_2.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/AXI_analytic_fft/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name axi_analytic_fft axi_analytic_fft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 86.679 MB.
INFO: [HLS 200-10] Analyzing design file 'AXI_analytic_fft/AXI_analytic_fft_v2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.18 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.12 seconds; current allocated memory: 86.982 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<float>, 0>::read(std::complex<float>&)' into 'hls::stream<std::complex<float>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<float>, 0>::read()' into 'axi_analytic_fft(hls::stream<std::complex<float>, 0>&, hls::stream<std::complex<float>, 0>&)' (AXI_analytic_fft/AXI_analytic_fft_v2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<float>, 0>::write(std::complex<float> const&)' into 'axi_analytic_fft(hls::stream<std::complex<float>, 0>&, hls::stream<std::complex<float>, 0>&)' (AXI_analytic_fft/AXI_analytic_fft_v2.cpp:33:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.std::complexs' into 'axi_analytic_fft(hls::stream<std::complex<float>, 0>&, hls::stream<std::complex<float>, 0>&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.39 seconds. Elapsed time: 6.44 seconds; current allocated memory: 88.849 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 88.851 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 90.200 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 89.613 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (AXI_analytic_fft/AXI_analytic_fft_v2.cpp:35:2) in function 'axi_analytic_fft'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 110.220 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 102.575 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_analytic_fft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_analytic_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 102.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 103.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_analytic_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_analytic_fft/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_analytic_fft/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_analytic_fft' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_analytic_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 103.675 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.44 seconds; current allocated memory: 112.125 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_analytic_fft.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_analytic_fft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.05 seconds. CPU system time: 0.92 seconds. Elapsed time: 15.79 seconds; current allocated memory: 112.266 MB.
INFO: [HLS 200-112] Total CPU user time: 14.8 seconds. Total CPU system time: 1.42 seconds. Total elapsed time: 19.12 seconds; peak allocated memory: 112.125 MB.
