{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489346754670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 14:25:54 2017 " "Processing started: Sun Mar 12 14:25:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1489346755731 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab8_soc.qsys " "Elaborating Qsys system entity \"lab8_soc.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489346765271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Loading Lab8_provided/lab8_soc.qsys " "2017.03.12.14:26:09 Progress: Loading Lab8_provided/lab8_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346769243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Reading input file " "2017.03.12.14:26:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346769914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Adding Keycode \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:09 Progress: Adding Keycode \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346769996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module Keycode " "2017.03.12.14:26:10 Progress: Parameterizing module Keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding clk_0 \[clock_source 15.0\] " "2017.03.12.14:26:10 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module clk_0 " "2017.03.12.14:26:10 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\] " "2017.03.12.14:26:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module jtag_uart_0 " "2017.03.12.14:26:10 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding key \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:10 Progress: Adding key \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module key " "2017.03.12.14:26:10 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\] " "2017.03.12.14:26:10 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module nios2_gen2_0 " "2017.03.12.14:26:11 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\] " "2017.03.12.14:26:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module onchip_memory2_0 " "2017.03.12.14:26:11 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_address " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_cs " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_data " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_r " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_w " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\] " "2017.03.12.14:26:11 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sdram " "2017.03.12.14:26:11 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sdram_pll \[altpll 15.0\] " "2017.03.12.14:26:11 Progress: Adding sdram_pll \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sdram_pll " "2017.03.12.14:26:11 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding switch \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding switch \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module switch " "2017.03.12.14:26:11 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\] " "2017.03.12.14:26:11 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sysid_qsys_0 " "2017.03.12.14:26:11 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Building connections " "2017.03.12.14:26:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing connections " "2017.03.12.14:26:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Validating " "2017.03.12.14:26:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:12 Progress: Done reading input file " "2017.03.12.14:26:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346772591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773682 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773684 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773687 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH " "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346777070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab8_soc_Keycode' " "Keycode: Starting RTL generation for module 'lab8_soc_Keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346784455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_Keycode --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen//lab8_soc_Keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_Keycode --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen//lab8_soc_Keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346784455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab8_soc_Keycode' " "Keycode: Done RTL generation for module 'lab8_soc_Keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"Keycode\" " "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"Keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'lab8_soc_key' " "Key: Starting RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'lab8_soc_key' " "Key: Done RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\" " "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346786653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346786660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346786660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab8_soc_sdram' " "Sdram: Starting RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0008_sdram_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0008_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0008_sdram_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0008_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'lab8_soc_sdram' " "Sdram: Done RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346788193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346788196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'lab8_soc_switch' " "Switch: Starting RTL generation for module 'lab8_soc_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_switch --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0011_switch_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0011_switch_gen//lab8_soc_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_switch --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0011_switch_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0011_switch_gen//lab8_soc_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1489346754670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 14:25:54 2017 " "Processing started: Sun Mar 12 14:25:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1489346754683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1489346754683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Quartus II" 0 -1 1489346755731 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab8_soc.qsys " "Elaborating Qsys system entity \"lab8_soc.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 1 0 "Quartus II" 0 -1 1489346765271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Loading Lab8_provided/lab8_soc.qsys " "2017.03.12.14:26:09 Progress: Loading Lab8_provided/lab8_soc.qsys" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346769243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Reading input file " "2017.03.12.14:26:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346769914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Adding Keycode \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:09 Progress: Adding Keycode \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346769996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module Keycode " "2017.03.12.14:26:10 Progress: Parameterizing module Keycode" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346770132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding clk_0 \[clock_source 15.0\] " "2017.03.12.14:26:10 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346770135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module clk_0 " "2017.03.12.14:26:10 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346770867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\] " "2017.03.12.14:26:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346770868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module jtag_uart_0 " "2017.03.12.14:26:10 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346770891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding key \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:10 Progress: Adding key \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346770892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module key " "2017.03.12.14:26:10 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346770893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\] " "2017.03.12.14:26:10 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346770893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module nios2_gen2_0 " "2017.03.12.14:26:11 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\] " "2017.03.12.14:26:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module onchip_memory2_0 " "2017.03.12.14:26:11 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_address " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_cs " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_data " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_r " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_w " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\] " "2017.03.12.14:26:11 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sdram " "2017.03.12.14:26:11 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sdram_pll \[altpll 15.0\] " "2017.03.12.14:26:11 Progress: Adding sdram_pll \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sdram_pll " "2017.03.12.14:26:11 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding switch \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding switch \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module switch " "2017.03.12.14:26:11 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\] " "2017.03.12.14:26:11 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sysid_qsys_0 " "2017.03.12.14:26:11 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Building connections " "2017.03.12.14:26:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing connections " "2017.03.12.14:26:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Validating " "2017.03.12.14:26:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346771686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:12 Progress: Done reading input file " "2017.03.12.14:26:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346772591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346773680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346773681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346773681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346773682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346773682 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 1 0 "Quartus II" 0 -1 1489346773684 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 1 0 "Quartus II" 0 -1 1489346773687 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 1 0 "Quartus II" 0 -1 1489346773687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH " "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346777070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346780041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346780111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346780116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346780120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab8_soc_Keycode' " "Keycode: Starting RTL generation for module 'lab8_soc_Keycode'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346784455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_Keycode --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen//lab8_soc_Keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_Keycode --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen//lab8_soc_Keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346784455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab8_soc_Keycode' " "Keycode: Done RTL generation for module 'lab8_soc_Keycode'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"Keycode\" " "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"Keycode\"" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'lab8_soc_key' " "Key: Starting RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'lab8_soc_key' " "Key: Done RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\" " "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346785970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346786653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346786660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346786660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab8_soc_sdram' " "Sdram: Starting RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Quartus II" 0 -1 1489346787753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'lab8_soc_switch' " "Switch: Done RTL generation for module 'lab8_soc_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"lab8_soc\" instantiated altera_avalon_pio \"switch\" " "Switch: \"lab8_soc\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489346754670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 14:25:54 2017 " "Processing started: Sun Mar 12 14:25:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1489346755731 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab8_soc.qsys " "Elaborating Qsys system entity \"lab8_soc.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489346765271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Loading Lab8_provided/lab8_soc.qsys " "2017.03.12.14:26:09 Progress: Loading Lab8_provided/lab8_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346769243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Reading input file " "2017.03.12.14:26:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346769914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Adding Keycode \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:09 Progress: Adding Keycode \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346769996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module Keycode " "2017.03.12.14:26:10 Progress: Parameterizing module Keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding clk_0 \[clock_source 15.0\] " "2017.03.12.14:26:10 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module clk_0 " "2017.03.12.14:26:10 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\] " "2017.03.12.14:26:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module jtag_uart_0 " "2017.03.12.14:26:10 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding key \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:10 Progress: Adding key \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module key " "2017.03.12.14:26:10 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\] " "2017.03.12.14:26:10 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module nios2_gen2_0 " "2017.03.12.14:26:11 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\] " "2017.03.12.14:26:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module onchip_memory2_0 " "2017.03.12.14:26:11 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_address " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_cs " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_data " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_r " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_w " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\] " "2017.03.12.14:26:11 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sdram " "2017.03.12.14:26:11 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sdram_pll \[altpll 15.0\] " "2017.03.12.14:26:11 Progress: Adding sdram_pll \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sdram_pll " "2017.03.12.14:26:11 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding switch \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding switch \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module switch " "2017.03.12.14:26:11 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\] " "2017.03.12.14:26:11 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sysid_qsys_0 " "2017.03.12.14:26:11 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Building connections " "2017.03.12.14:26:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing connections " "2017.03.12.14:26:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Validating " "2017.03.12.14:26:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:12 Progress: Done reading input file " "2017.03.12.14:26:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346772591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773682 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773684 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773687 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH " "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346777070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab8_soc_Keycode' " "Keycode: Starting RTL generation for module 'lab8_soc_Keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346784455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_Keycode --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen//lab8_soc_Keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_Keycode --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen//lab8_soc_Keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346784455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab8_soc_Keycode' " "Keycode: Done RTL generation for module 'lab8_soc_Keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"Keycode\" " "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"Keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'lab8_soc_key' " "Key: Starting RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'lab8_soc_key' " "Key: Done RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\" " "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346786653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346786660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346786660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab8_soc_sdram' " "Sdram: Starting RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346804150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346804511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346804868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346805229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346805586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346805949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346806320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346806676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346807032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346807390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346807752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346808108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346808464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346808830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec S:/altera/quartus/bin64/eperlcmd.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0015_cpu_gen/ --quartus_bindir=S:/altera/quartus/bin64 --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0015_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec S:/altera/quartus/bin64/eperlcmd.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0015_cpu_gen/ --quartus_bindir=S:/altera/quartus/bin64 --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0015_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:26:56 (*) Starting Nios II generation " "Cpu: # 2017.03.12 14:26:56 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:26:56 (*)   Checking for plaintext license. " "Cpu: # 2017.03.12 14:26:56 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Couldn't query license setup in Quartus directory S:/altera/quartus/bin64 " "Cpu: # 2017.03.12 14:27:01 (*)   Couldn't query license setup in Quartus directory S:/altera/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.03.12 14:27:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.03.12 14:27:01 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Plaintext license not found. " "Cpu: # 2017.03.12 14:27:01 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.03.12 14:27:01 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.03.12 14:27:01 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Creating all objects for CPU " "Cpu: # 2017.03.12 14:27:01 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:02 (*)   Generating RTL from CPU objects " "Cpu: # 2017.03.12 14:27:02 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:02 (*)   Creating plain-text RTL " "Cpu: # 2017.03.12 14:27:02 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:03 (*) Done Nios II generation " "Cpu: # 2017.03.12 14:27:03 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346824629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346824635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Done \"lab8_soc\" with 37 modules, 52 files " "Lab8_soc: Done \"lab8_soc\" with 37 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346824639 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab8_soc.qsys " "Finished elaborating Qsys system entity \"lab8_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489346825724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "lab8_soc/synthesis/lab8_soc.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825947 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825980 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_003 " "Found entity 2: lab8_soc_mm_interconnect_0_router_003" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825984 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825988 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_001 " "Found entity 2: lab8_soc_mm_interconnect_0_router_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825992 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_switch " "Found entity 1: lab8_soc_switch" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_switch.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab8_soc_sdram_pll_altpll_lqa2" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826032 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_data " "Found entity 1: lab8_soc_otg_hpi_data" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_cs " "Found entity 1: lab8_soc_otg_hpi_cs" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_address " "Found entity 1: lab8_soc_otg_hpi_address" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_key " "Found entity 1: lab8_soc_key" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_key.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_Keycode " "Found entity 1: lab8_soc_Keycode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_Keycode.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_Keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab8.sv(125) " "Verilog HDL Module Instantiation warning at lab8.sv(125): ignored dangling comma in List of Port Connections" {  } { { "lab8.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8.sv" 125 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489346826108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting an operand hpi_io_intf.sv(19) " "Verilog HDL syntax error at hpi_io_intf.sv(19) near text \"assign\";  expecting an operand" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/hpi_io_intf.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489346826111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 0 0 " "Found 0 design units, including 0 entities, in source file hpi_io_intf.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826112 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1489346826114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826121 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/lab8_soc.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/lab8_soc.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/lab8_soc.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/lab8_soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/lab8_soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/lab8_soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826124 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826126 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826128 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826130 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826133 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826135 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826137 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826139 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826142 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826144 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826147 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_reset_controller.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826149 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826151 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_keycode.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_Keycode.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_keycode.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_Keycode.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_keycode.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_keycode.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826153 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826155 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_key.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_key.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_key.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_key.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_key.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_key.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826160 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826167 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826169 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826171 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826173 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826176 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826178 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826183 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826185 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826187 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826189 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826192 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826196 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826198 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826201 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826203 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826208 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826210 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826212 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826214 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826216 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826219 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sdram.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sdram.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826221 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826223 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_switch.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_switch.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_switch.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_switch.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_switch.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_switch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826225 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_sysid_qsys_0 lab8_soc_sysid_qsys_0.v(21) " "Verilog HDL error at lab8_soc_sysid_qsys_0.v(21): module \"lab8_soc_sysid_qsys_0\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1489346826227 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_sysid_qsys_0 lab8_soc_sysid_qsys_0.v(21) " "HDL info at lab8_soc_sysid_qsys_0.v(21): see declaration for object \"lab8_soc_sysid_qsys_0\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489346826228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/William/Documents/ECE385/Lab8_provided/lab8.map.smsg " "Generated suppressed messages file C:/Users/William/Documents/ECE385/Lab8_provided/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1489346826315 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489346826550 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 14:27:06 2017 " "Processing ended: Sun Mar 12 14:27:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489346826550 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489346826550 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489346826550 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489346826550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489346754670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 14:25:54 2017 " "Processing started: Sun Mar 12 14:25:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489346754683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1489346755731 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab8_soc.qsys " "Elaborating Qsys system entity \"lab8_soc.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489346765271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Loading Lab8_provided/lab8_soc.qsys " "2017.03.12.14:26:09 Progress: Loading Lab8_provided/lab8_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346769243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Reading input file " "2017.03.12.14:26:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346769914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:09 Progress: Adding Keycode \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:09 Progress: Adding Keycode \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346769996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module Keycode " "2017.03.12.14:26:10 Progress: Parameterizing module Keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding clk_0 \[clock_source 15.0\] " "2017.03.12.14:26:10 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module clk_0 " "2017.03.12.14:26:10 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\] " "2017.03.12.14:26:10 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module jtag_uart_0 " "2017.03.12.14:26:10 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding key \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:10 Progress: Adding key \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Parameterizing module key " "2017.03.12.14:26:10 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:10 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\] " "2017.03.12.14:26:10 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346770893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module nios2_gen2_0 " "2017.03.12.14:26:11 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\] " "2017.03.12.14:26:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module onchip_memory2_0 " "2017.03.12.14:26:11 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_address " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_cs " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_data " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_r " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_w " "2017.03.12.14:26:11 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\] " "2017.03.12.14:26:11 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sdram " "2017.03.12.14:26:11 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sdram_pll \[altpll 15.0\] " "2017.03.12.14:26:11 Progress: Adding sdram_pll \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sdram_pll " "2017.03.12.14:26:11 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding switch \[altera_avalon_pio 15.0\] " "2017.03.12.14:26:11 Progress: Adding switch \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module switch " "2017.03.12.14:26:11 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\] " "2017.03.12.14:26:11 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing module sysid_qsys_0 " "2017.03.12.14:26:11 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Building connections " "2017.03.12.14:26:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Parameterizing connections " "2017.03.12.14:26:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:11 Progress: Validating " "2017.03.12.14:26:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346771686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.12.14:26:12 Progress: Done reading input file " "2017.03.12.14:26:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346772591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773682 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773684 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773687 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab8_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit. " "Lab8_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1489346773687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH " "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346777070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346780120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab8_soc_Keycode' " "Keycode: Starting RTL generation for module 'lab8_soc_Keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346784455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_Keycode --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen//lab8_soc_Keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_Keycode --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0001_Keycode_gen//lab8_soc_Keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346784455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab8_soc_Keycode' " "Keycode: Done RTL generation for module 'lab8_soc_Keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"Keycode\" " "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"Keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'lab8_soc_key' " "Key: Starting RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0003_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'lab8_soc_key' " "Key: Done RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\" " "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346785970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346786653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346786660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346786660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab8_soc_sdram' " "Sdram: Starting RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0008_sdram_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0008_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0008_sdram_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0008_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346787753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'lab8_soc_sdram' " "Sdram: Done RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346788193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346788196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'lab8_soc_switch' " "Switch: Starting RTL generation for module 'lab8_soc_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_switch --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0011_switch_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0011_switch_gen//lab8_soc_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec S:/altera/quartus/bin64/perl/bin/perl.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/sopc_builder_ip/common -I S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- S:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_switch --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0011_switch_gen/ --quartus_dir=S:/altera/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0011_switch_gen//lab8_soc_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'lab8_soc_switch' " "Switch: Done RTL generation for module 'lab8_soc_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"lab8_soc\" instantiated altera_avalon_pio \"switch\" " "Switch: \"lab8_soc\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346797431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346804150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346804511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346804868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346805229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346805586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346805949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346806320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346806676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346807032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346807390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346807752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346808108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346808464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346808830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec S:/altera/quartus/bin64/eperlcmd.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0015_cpu_gen/ --quartus_bindir=S:/altera/quartus/bin64 --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0015_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec S:/altera/quartus/bin64/eperlcmd.exe -I S:/altera/quartus/bin64/perl/lib -I S:/altera/quartus/sopc_builder/bin/europa -I S:/altera/quartus/sopc_builder/bin/perl_lib -I S:/altera/quartus/sopc_builder/bin -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- S:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0015_cpu_gen/ --quartus_bindir=S:/altera/quartus/bin64 --verilog --config=C:/Users/William/AppData/Local/Temp/alt7237_1567214537756004548.dir/0015_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346814878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:26:56 (*) Starting Nios II generation " "Cpu: # 2017.03.12 14:26:56 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:26:56 (*)   Checking for plaintext license. " "Cpu: # 2017.03.12 14:26:56 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Couldn't query license setup in Quartus directory S:/altera/quartus/bin64 " "Cpu: # 2017.03.12 14:27:01 (*)   Couldn't query license setup in Quartus directory S:/altera/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.03.12 14:27:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.03.12 14:27:01 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Plaintext license not found. " "Cpu: # 2017.03.12 14:27:01 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.03.12 14:27:01 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.03.12 14:27:01 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:01 (*)   Creating all objects for CPU " "Cpu: # 2017.03.12 14:27:01 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:02 (*)   Generating RTL from CPU objects " "Cpu: # 2017.03.12 14:27:02 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:02 (*)   Creating plain-text RTL " "Cpu: # 2017.03.12 14:27:02 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.12 14:27:03 (*) Done Nios II generation " "Cpu: # 2017.03.12 14:27:03 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346823936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346824629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346824635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Done \"lab8_soc\" with 37 modules, 52 files " "Lab8_soc: Done \"lab8_soc\" with 37 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1489346824639 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab8_soc.qsys " "Finished elaborating Qsys system entity \"lab8_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489346825724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "lab8_soc/synthesis/lab8_soc.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825947 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825980 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_003 " "Found entity 2: lab8_soc_mm_interconnect_0_router_003" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825984 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825988 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_001 " "Found entity 2: lab8_soc_mm_interconnect_0_router_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1489346825991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825992 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346825997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346825997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_switch " "Found entity 1: lab8_soc_switch" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_switch.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab8_soc_sdram_pll_altpll_lqa2" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826032 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_data " "Found entity 1: lab8_soc_otg_hpi_data" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_cs " "Found entity 1: lab8_soc_otg_hpi_cs" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_address " "Found entity 1: lab8_soc_otg_hpi_address" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_key " "Found entity 1: lab8_soc_key" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_key.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_Keycode " "Found entity 1: lab8_soc_Keycode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_Keycode.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_Keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab8.sv(125) " "Verilog HDL Module Instantiation warning at lab8.sv(125): ignored dangling comma in List of Port Connections" {  } { { "lab8.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8.sv" 125 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1489346826108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting an operand hpi_io_intf.sv(19) " "Verilog HDL syntax error at hpi_io_intf.sv(19) near text \"assign\";  expecting an operand" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/hpi_io_intf.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489346826111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 0 0 " "Found 0 design units, including 0 entities, in source file hpi_io_intf.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826112 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1489346826114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489346826121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826121 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/lab8_soc.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/lab8_soc.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/lab8_soc.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/lab8_soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/lab8_soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/lab8_soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826124 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826126 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826128 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826130 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826133 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826135 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826137 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826139 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826142 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826144 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826147 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_reset_controller.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826149 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826151 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_keycode.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_Keycode.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_keycode.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_Keycode.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_keycode.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_keycode.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826153 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826155 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_key.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_key.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_key.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_key.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_key.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_key.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826160 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826167 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826169 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826171 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826173 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826176 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826178 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826183 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826185 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826187 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826189 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826192 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826196 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826198 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826201 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826203 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826208 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826210 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826212 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826214 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826216 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826219 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sdram.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sdram.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826221 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826223 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_switch.v C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_switch.v " "File \"c:/users/william/documents/ece385/lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_switch.v\" is a duplicate of already analyzed file \"C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_switch.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1489346826225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_switch.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_switch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826225 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_sysid_qsys_0 lab8_soc_sysid_qsys_0.v(21) " "Verilog HDL error at lab8_soc_sysid_qsys_0.v(21): module \"lab8_soc_sysid_qsys_0\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1489346826227 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_sysid_qsys_0 lab8_soc_sysid_qsys_0.v(21) " "HDL info at lab8_soc_sysid_qsys_0.v(21): see declaration for object \"lab8_soc_sysid_qsys_0\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/William/Documents/ECE385/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489346826228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489346826228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/William/Documents/ECE385/Lab8_provided/lab8.map.smsg " "Generated suppressed messages file C:/Users/William/Documents/ECE385/Lab8_provided/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1489346826315 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489346826550 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 14:27:06 2017 " "Processing ended: Sun Mar 12 14:27:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489346826550 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489346826550 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489346826550 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489346826550 ""}
