<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — regist stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="alloc.html">alloc</a></span> (104)
<br/><span class="tag"><a href="file.html">file</a></span> (35)
<br/><span class="tag"><a href="use.html">use</a></span> (23)
<br/><span class="tag"><a href="base.html">base</a></span> (22)
<br/><span class="tag"><a href="level.html">level</a></span> (20)
</div>
<h2><span class="ttl">Stem</span> regist$ (<a href="../words.html">all stems</a>)</h2>
<h3>252 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ChiangCLJ.html">DAC-2015-ChiangCLJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable sequence-constrained retention register minimization in power gating design (<abbr title="Ting-Wei Chiang">TWC</abbr>, <abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Yen-Ting Liu">YTL</abbr>, <abbr title="Jie-Hong R. Jiang">JHRJ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-IsmailLS.html">DAC-2015-IsmailLS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Improving worst-case cache performance through selective bypassing and register-indexed cache (<abbr title="Mohamed Ismail">MI</abbr>, <abbr title="Daniel Lo">DL</abbr>, <abbr title="G. Edward Suh">GES</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LiCSHLWY.html">DAC-2015-LiCSHLWY</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A STT-RAM-based low-power hybrid register file for GPGPUs (<abbr title="Gushu Li">GL</abbr>, <abbr title="Xiaoming Chen">XC</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Henry Hoffmann">HH</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Huazhong Yang">HY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-JoostenS.html">DATE-2015-JoostenS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automatic extraction of micro-architectural models of communication fabrics from register transfer level designs (<abbr title="Sebastiaan J. C. Joosten">SJCJ</abbr>, <abbr title="Julien Schmaltz">JS</abbr>), pp. 1413–1418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-TanLF.html">DATE-2015-TanLF</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Soft-error reliability and power co-optimization for GPGPUS register file using resistive memory (<abbr title="Jingweijia Tan">JT</abbr>, <abbr title="Zhi Li">ZL</abbr>, <abbr title="Xin Fu">XF</abbr>), pp. 369–374.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhaoLXLHX.html">DATE-2015-ZhaoLXLHX</a> <span class="tag"><a href="../tag/cyber-physical.html" title="cyber-physical">#cyber-physical</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Software assisted non-volatile register reduction for energy harvesting based cyber-physical system (<abbr title="Mengying Zhao">MZ</abbr>, <abbr title="Qing'an Li">QL</abbr>, <abbr title="Mimi Xie">MX</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Jingtong Hu">JH</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), pp. 567–572.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2015-MazowieckiR.html">CSL-2015-MazowieckiR</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Maximal Partition Logic: Towards a Logical Characterization of Copyless Cost Register Automata (<abbr title="Filip Mazowiecki">FM</abbr>, <abbr title="Cristian Riveros">CR</abbr>), pp. 144–159.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2015-MurawskiRT.html">LICS-2015-MurawskiRT</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span></dt><dd>Bisimilarity in Fresh-Register Automata (<abbr title="Andrzej S. Murawski">ASM</abbr>, <abbr title="Steven J. Ramsay">SJR</abbr>, <abbr title="Nikos Tzevelekos">NT</abbr>), pp. 156–167.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ChenT.html">DAC-2014-ChenT</a> <span class="tag"><a href="../tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Reliability-aware Register Binding for Control-Flow Intensive Designs (<abbr title="Liang Chen">LC</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-MaoWZCL.html">DAC-2014-MaoWZCL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory (<abbr title="Mengjie Mao">MM</abbr>, <abbr title="Wujie Wen">WW</abbr>, <abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Hai Helen Li">HHL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZhangWSX.html">DATE-2014-ZhangWSX</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Lifetime holes aware register allocation for clustered VLIW processors (<abbr title="Xuemeng Zhang">XZ</abbr>, <abbr title="Hui Wu">HW</abbr>, <abbr title="Haiyan Sun">HS</abbr>, <abbr title="Jingling Xue">JX</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-LakshminarayanaK.html">HPCA-2014-LakshminarayanaK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Spare register aware prefetching for graph algorithms on GPUs (<abbr title="Nagesh B. Lakshminarayana">NBL</abbr>, <abbr title="Hyesoon Kim">HK</abbr>), pp. 614–625.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-HamzehSV.html">DAC-2013-HamzehSV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs) (<abbr title="Mahdi Hamzeh">MH</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-CarreteroHMRV.html">DATE-2013-CarreteroHMRV</a></dt><dd>Capturing vulnerability variations for register files (<abbr title="Javier Carretero">JC</abbr>, <abbr title="Enric Herrero">EH</abbr>, <abbr title="Matteo Monchiero">MM</abbr>, <abbr title="Tanausú Ramírez">TR</abbr>, <abbr title="Xavier Vera">XV</abbr>), pp. 1468–1473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-CastellanaF.html">DATE-2013-CastellanaF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Scheduling independent liveness analysis for register binding in high level synthesis (<abbr title="Vito Giovanni Castellana">VGC</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>), pp. 1571–1574.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/fossacs.png" alt="FoSSaCS"/><a href="../FoSSaCS-2013-TzevelekosG.html">FoSSaCS-2013-TzevelekosG</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>History-Register Automata (<abbr title="Nikos Tzevelekos">NT</abbr>, <abbr title="Radu Grigore">RG</abbr>), pp. 17–33.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2013-GrigoreDPT.html">TACAS-2013-GrigoreDPT</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Runtime Verification Based on Register Automata (<abbr title="Radu Grigore">RG</abbr>, <abbr title="Dino Distefano">DD</abbr>, <abbr title="Rasmus Lerchedahl Petersen">RLP</abbr>, <abbr title="Nikos Tzevelekos">NT</abbr>), pp. 260–276.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/dlt.png" alt="DLT"/><a href="../DLT-2013-BolligHLM.html">DLT-2013-BolligHLM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>A Fresh Approach to Learning Register Automata (<abbr title="Benedikt Bollig">BB</abbr>, <abbr title="Peter Habermehl">PH</abbr>, <abbr title="Martin Leucker">ML</abbr>, <abbr title="Benjamin Monmege">BM</abbr>), pp. 118–130.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2013-Krause.html">CC-2013-Krause</a> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Optimal Register Allocation in Polynomial Time (<abbr title="Philipp Klaus Krause">PKK</abbr>), pp. 1–20.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-Abdel-MajeedA.html">HPCA-2013-Abdel-MajeedA</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Warped register file: A power efficient register file for GPGPUs (<abbr title="Mohammad Abdel-Majeed">MAM</abbr>, <abbr title="Murali Annavaram">MA</abbr>), pp. 412–423.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2013-AlurDDRY.html">LICS-2013-AlurDDRY</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Regular Functions and Cost Register Automata (<abbr title="Rajeev Alur">RA</abbr>, <abbr title="Loris D'Antoni">LD</abbr>, <abbr title="Jyotirmoy V. Deshmukh">JVD</abbr>, <abbr title="Mukund Raghothaman">MR</abbr>, <abbr title="Yifei Yuan">YY</abbr>), pp. 13–22.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-DonkohLS.html">DAC-2012-DonkohLS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A hybrid and adaptive model for predicting register file and SRAM power using a reference design (<abbr title="Eric Donkoh">ED</abbr>, <abbr title="Alicia Lowery">AL</abbr>, <abbr title="Emily Shriver">ES</abbr>), pp. 62–67.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SabenaRS.html">DATE-2012-SabenaRS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A new SBST algorithm for testing the register file of VLIW processors (<abbr title="Davide Sabena">DS</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Luca Sterpone">LS</abbr>), pp. 412–417.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SheHMC.html">DATE-2012-SheHMC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling for register file energy minimization in explicit datapath architectures (<abbr title="Dongrui She">DS</abbr>, <abbr title="Yifan He">YH</abbr>, <abbr title="Bart Mesman">BM</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 388–393.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-TabkhiS.html">DATE-2012-TabkhiS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Application-specific power-efficient approach for reducing register file vulnerability (<abbr title="Hamed Tabkhi">HT</abbr>, <abbr title="Gunar Schirner">GS</abbr>), pp. 574–577.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WangJZD.html">DATE-2012-WangJZD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low power aging-aware register file design by duty cycle balancing (<abbr title="Shuai Wang">SW</abbr>, <abbr title="Tao Jin">TJ</abbr>, <abbr title="Chuanlei Zheng">CZ</abbr>, <abbr title="Guangshan Duan">GD</abbr>), pp. 546–549.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2012-MertenHSCJ.html">TACAS-2012-MertenHSCJ</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Demonstrating Learning of Register Automata (<abbr title="Maik Merten">MM</abbr>, <abbr title="Falk Howar">FH</abbr>, <abbr title="Bernhard Steffen">BS</abbr>, <abbr title="Sofia Cassel">SC</abbr>, <abbr title="Bengt Jonsson">BJ</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ifm.png" alt="IFM"/><a href="../IFM-2012-DiaconescuLPSS.html">IFM-2012-DiaconescuLPSS</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Refinement-Preserving Translation from Event-B to Register-Voice Interactive Systems (<abbr title="Denisa Diaconescu">DD</abbr>, <abbr title="Ioana Leustean">IL</abbr>, <abbr title="Luigia Petre">LP</abbr>, <abbr title="Kaisa Sere">KS</abbr>, <abbr title="Gheorghe Stefanescu">GS</abbr>), pp. 221–236.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-BattleHHR.html">HPCA-2012-BattleHHR</a> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Flexible register management using reference counting (<abbr title="Steven J. Battle">SJB</abbr>, <abbr title="Andrew D. Hilton">ADH</abbr>, <abbr title="Mark Hempstead">MH</abbr>, <abbr title="Amir Roth">AR</abbr>), pp. 273–284.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2012-HuangZX.html">LCTES-2012-HuangZX</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture (<abbr title="Yazhi Huang">YH</abbr>, <abbr title="Mengying Zhao">MZ</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), pp. 31–40.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/vmcai.png" alt="VMCAI"/><a href="../VMCAI-2012-HowarSJC.html">VMCAI-2012-HowarSJC</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span></dt><dd>Inferring Canonical Register Automata (<abbr title="Falk Howar">FH</abbr>, <abbr title="Bernhard Steffen">BS</abbr>, <abbr title="Bengt Jonsson">BJ</abbr>, <abbr title="Sofia Cassel">SC</abbr>), pp. 251–266.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChungCCK.html">DATE-2011-ChungCCK</a></dt><dd>Formal reset recovery slack calculation at the register transfer level (<abbr title="Chih-Neng Chung">CNC</abbr>, <abbr title="Chia-Wei Chang">CWC</abbr>, <abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Sy-Yen Kuo">SYK</abbr>), pp. 571–574.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LiuOXL.html">DATE-2011-LiuOXL</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Register allocation for simultaneous reduction of energy and peak temperature on registers (<abbr title="Tiantian Liu">TL</abbr>, <abbr title="Alex Orailoglu">AO</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Minming Li">ML</abbr>), pp. 20–25.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/doceng.png" alt="DocEng"/><a href="../DocEng-2011-Brailsford.html">DocEng-2011-Brailsford</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Automated conversion of web-based marriage register data into a printed format with predefined layout (<abbr title="David F. Brailsford">DFB</abbr>), pp. 61–64.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-2011-RomeroSSV.html">ICDAR-2011-RomeroSSV</a> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Handwritten Text Recognition for Marriage Register Books (<abbr title="Verónica Romero">VR</abbr>, <abbr title="Joan-Andreu Sánchez">JAS</abbr>, <abbr title="Nicolás Serrano">NS</abbr>, <abbr title="Enrique Vidal">EV</abbr>), pp. 533–537.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2011-LisitsaPS.html">LATA-2011-LisitsaPS</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Planarity of Knots, Register Automata and LogSpace Computability (<abbr title="Alexei Lisitsa">AL</abbr>, <abbr title="Igor Potapov">IP</abbr>, <abbr title="Rafiq Saleh">RS</abbr>), pp. 366–377.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2011-Tzevelekos.html">POPL-2011-Tzevelekos</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Fresh-register automata (<abbr title="Nikos Tzevelekos">NT</abbr>), pp. 295–306.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-TianXLC.html">SAC-2011-TianXLC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span></dt><dd>Loop fusion and reordering for register file optimization on stream processors (<abbr title="Wanyong Tian">WT</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Minming Li">ML</abbr>, <abbr title="Enhong Chen">EC</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2011-BuchwaldZB.html">CC-2011-BuchwaldZB</a></dt><dd>SSA-Based Register Allocation with PBQP (<abbr title="Sebastian Buchwald">SB</abbr>, <abbr title="Andreas Zwinkau">AZ</abbr>, <abbr title="Thomas Bersch">TB</abbr>), pp. 42–61.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-LiWH.html">CGO-2011-LiWH</a> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>Dynamic register promotion of stack variables (<abbr title="Jianjun Li">JL</abbr>, <abbr title="Chenggang Wu">CW</abbr>, <abbr title="Wei-Chung Hsu">WCH</abbr>), pp. 21–31.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2010-ChoiTGLNJK.html">CASE-2010-ChoiTGLNJK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Web register control algorithm for roll-to-roll system based printed electronics (<abbr title="Kyung-Hyun Choi">KHC</abbr>, <abbr title="Tran Trung Tran">TTT</abbr>, <abbr title="P. Ganeshthangaraj">PG</abbr>, <abbr title="K. H. Lee">KHL</abbr>, <abbr title="M. N. Nguyen">MNN</abbr>, <abbr title="Jong-Dae Jo">JDJ</abbr>, <abbr title="Dong-Soo Kim">DSK</abbr>), pp. 867–872.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-AbellaCCV.html">DATE-2010-AbellaCCV</a></dt><dd>The split register file (<abbr title="Jaume Abella">JA</abbr>, <abbr title="Javier Carretero">JC</abbr>, <abbr title="Pedro Chaparro">PC</abbr>, <abbr title="Xavier Vera">XV</abbr>), pp. 945–948.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WongAN.html">DATE-2010-WongAN</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Dynamically reconfigurable register file for a softcore VLIW processor (<abbr title="Stephan Wong">SW</abbr>, <abbr title="Fakhar Anjam">FA</abbr>, <abbr title="Faisal Nadeem">FN</abbr>), pp. 969–972.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/drr.png" alt="DRR"/><a href="../DRR-2010-KnoblockCCGMS.html">DRR-2010-KnoblockCCGMS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>A general approach to discovering, registering, and extracting features from raster maps (<abbr title="Craig A. Knoblock">CAK</abbr>, <abbr title="Ching-Chien Chen">CCC</abbr>, <abbr title="Yao-Yi Chiang">YYC</abbr>, <abbr title="Aman Goel">AG</abbr>, <abbr title="Matthew Michelson">MM</abbr>, <abbr title="Cyrus Shahabi">CS</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2010-BlazyRA.html">ESOP-2010-BlazyRA</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Coalescing Graph-Coloring Register Allocation (<abbr title="Sandrine Blazy">SB</abbr>, <abbr title="Benoît Robillard">BR</abbr>, <abbr title="Andrew W. Appel">AWA</abbr>), pp. 145–164.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-KimJJ.html">SAC-2010-KimJJ</a></dt><dd>Dynamic register-renaming scheme for reducing power-density and temperature (<abbr title="Jungwook Kim">JK</abbr>, <abbr title="Seong Tae Jhang">STJ</abbr>, <abbr title="Chu Shik Jhon">CSJ</abbr>), pp. 231–237.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2010-BraunMH.html">CC-2010-BraunMH</a></dt><dd>Preference-Guided Register Assignment (<abbr title="Matthias Braun">MB</abbr>, <abbr title="Christoph Mallon">CM</abbr>, <abbr title="Sebastian Hack">SH</abbr>), pp. 205–223.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2010-Hoflehner.html">CC-2010-Hoflehner</a></dt><dd>Strategies for Predicate-Aware Register Allocation (<abbr title="Gerolf Hoflehner">GH</abbr>), pp. 185–204.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2010-RideauL.html">CC-2010-RideauL</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating Register Allocation and Spilling (<abbr title="Silvain Rideau">SR</abbr>, <abbr title="Xavier Leroy">XL</abbr>), pp. 224–243.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2010-KochBF.html">CGO-2010-KochBF</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bit instructions (<abbr title="Tobias J. K. Edler von Koch">TJKEvK</abbr>, <abbr title="Igor Böhm">IB</abbr>, <abbr title="Björn Franke">BF</abbr>), pp. 180–189.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2010-OdairaNIKN.html">CGO-2010-OdairaNIKN</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Coloring-based coalescing for graph coloring register allocation (<abbr title="Rei Odaira">RO</abbr>, <abbr title="Takuya Nakaike">TN</abbr>, <abbr title="Tatsushi Inagaki">TI</abbr>, <abbr title="Hideaki Komatsu">HK</abbr>, <abbr title="Toshio Nakatani">TN</abbr>), pp. 160–169.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2010-WimmerF.html">CGO-2010-WimmerF</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Linear scan register allocation on SSA form (<abbr title="Christian Wimmer">CW</abbr>, <abbr title="Michael Franz">MF</abbr>), pp. 170–179.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChouCK.html">DAC-2009-ChouCK</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Handling don’t-care conditions in high-level synthesis and application for reducing initialized registers (<abbr title="Hong-Zu Chou">HZC</abbr>, <abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Sy-Yen Kuo">SYK</abbr>), pp. 412–415.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-Falk.html">DAC-2009-Falk</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>WCET-aware register allocation based on graph coloring (<abbr title="Heiko Falk">HF</abbr>), pp. 726–731.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ShinPS.html">DAC-2009-ShinPS</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Register allocation for high-level synthesis using dual supply voltages (<abbr title="Insup Shin">IS</abbr>, <abbr title="Seungwhun Paik">SP</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 937–942.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChiangOY.html">DATE-2009-ChiangOY</a></dt><dd>Register placement for high-performance circuits (<abbr title="Mei-Fang Chiang">MFC</abbr>, <abbr title="Takumi Okamoto">TO</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 1470–1475.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LeeS.html">DATE-2009-LeeS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/static%20analysis.html" title="static analysis">#static analysis</a></span></dt><dd>Static analysis to mitigate soft errors in register files (<abbr title="Jongeun Lee">JL</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>), pp. 1367–1372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MohammadZadehMJZ.html">DATE-2009-MohammadZadehMJZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Multi-domain clock skew scheduling-aware register placement to optimize clock distribution network (<abbr title="Naser MohammadZadeh">NM</abbr>, <abbr title="Minoo Mirsaeedi">MM</abbr>, <abbr title="Ali Jahanian">AJ</abbr>, <abbr title="Morteza Saheb Zamani">MSZ</abbr>), pp. 833–838.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-WangHZC.html">DATE-2009-WangHZC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Exploiting narrow-width values for thermal-aware register file designs (<abbr title="Shuai Wang">SW</abbr>, <abbr title="Jie S. Hu">JSH</abbr>, <abbr title="Sotirios G. Ziavras">SGZ</abbr>, <abbr title="Sung Woo Chung">SWC</abbr>), pp. 1422–1427.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/doceng.png" alt="DocEng"/><a href="../DocEng-2009-Brailsford.html">DocEng-2009-Brailsford</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automated re-typesetting, indexing and contentenhancement for scanned marriage registers (<abbr title="David F. Brailsford">DFB</abbr>), pp. 29–38.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2009-BraunH.html">CC-2009-BraunH</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Register Spilling and Live-Range Splitting for SSA-Form Programs (<abbr title="Matthias Braun">MB</abbr>, <abbr title="Sebastian Hack">SH</abbr>), pp. 174–189.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2009-PereiraP.html">CC-2009-PereiraP</a></dt><dd>SSA Elimination after Register Allocation (<abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 158–173.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2009-Baev.html">CGO-2009-Baev</a></dt><dd>Techniques for Region-Based Register Allocation (<abbr title="Ivan D. Baev">IDB</abbr>), pp. 147–156.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2009-LeeS.html">LCTES-2009-LeeS</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A compiler optimization to reduce soft errors in register files (<abbr title="Jongeun Lee">JL</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>), pp. 41–49.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-YangWXDZ.html">PPoPP-2009-YangWXDZ</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Comparability graph coloring for optimizing utilization of stream register files in stream processors (<abbr title="Xuejun Yang">XY</abbr>, <abbr title="Li Wang">LW</abbr>, <abbr title="Jingling Xue">JX</abbr>, <abbr title="Yu Deng">YD</abbr>, <abbr title="Ying Zhang">YZ</abbr>), pp. 111–120.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HomayounPMV.html">DAC-2008-HomayounPMV</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency (<abbr title="Houman Homayoun">HH</abbr>, <abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Mohammad A. Makhzan">MAM</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>), pp. 68–71.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HurstMB.html">DAC-2008-HurstMB</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable min-register retiming under timing and initializability constraints (<abbr title="Aaron P. Hurst">APH</abbr>, <abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 534–539.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ZhouYP.html">DAC-2008-ZhouYP</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Compiler-driven register re-assignment for register file power-density and temperature reduction (<abbr title="Xiangrong Zhou">XZ</abbr>, <abbr title="Chenjie Yu">CY</abbr>, <abbr title="Peter Petrov">PP</abbr>), pp. 750–753.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-CongX.html">DATE-2008-CongX</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Simultaneous FU and Register Binding Based on Network Flow Method (<abbr title="Jason Cong">JC</abbr>, <abbr title="Junjuan Xu">JX</abbr>), pp. 1057–1062.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-DubrovaTT.html">DATE-2008-DubrovaTT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>On Analysis and Synthesis of (n, k)-Non-Linear Feedback Shift Registers (<abbr title="Elena Dubrova">ED</abbr>, <abbr title="Maxim Teslenko">MT</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 1286–1291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-XueSSQ.html">DATE-2008-XueSSQ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints (<abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>, <abbr title="Zili Shao">ZS</abbr>, <abbr title="Meikang Qiu">MQ</abbr>), pp. 1202–1207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2008-PereiraP.html">PLDI-2008-PereiraP</a></dt><dd>Register allocation by puzzle solving (<abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 216–226.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2008-SwadzbaVHW.html">ICPR-2008-SwadzbaVHW</a></dt><dd>Reducing noise and redundancy in registered range data for planar surface extraction (<abbr title="Agnes Swadzba">AS</abbr>, <abbr title="Anna-Lisa Vollmer">ALV</abbr>, <abbr title="Marc Hanheide">MH</abbr>, <abbr title="Sven Wachsmuth">SW</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2008-BachirTC.html">LCTES-2008-BachirTC</a></dt><dd>Post-pass periodic register allocation to minimise loop unrolling degree (<abbr title="Mounira Bachir">MB</abbr>, <abbr title="Sid Ahmed Ali Touati">SAAT</abbr>, <abbr title="Albert Cohen">AC</abbr>), pp. 141–150.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2008-SutterCAM.html">LCTES-2008-SutterCAM</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays (<abbr title="Bjorn De Sutter">BDS</abbr>, <abbr title="Paul Coene">PC</abbr>, <abbr title="Tom Vander Aa">TVA</abbr>, <abbr title="Bingfeng Mei">BM</abbr>), pp. 151–160.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/vmcai.png" alt="VMCAI"/><a href="../VMCAI-2008-Palsberg.html">VMCAI-2008-Palsberg</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Register Allocators (<abbr title="Jens Palsberg">JP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-IwataYF.html">DAC-2007-IwataYF</a></dt><dd>A DFT Method for Time Expansion Model at Register Transfer Level (<abbr title="Hiroyuki Iwata">HI</abbr>, <abbr title="Tomokazu Yoneda">TY</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 682–687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LimKK.html">DAC-2007-LimKK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture (<abbr title="Kyoung-Hwan Lim">KHL</abbr>, <abbr title="YongHwan Kim">YK</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 765–770.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ParkPBBKD.html">DATE-2007-ParkPBBKD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pointer.html" title="pointer">#pointer</a></span></dt><dd>Register pointer architecture for efficient embedded processors (<abbr title="JongSoo Park">JP</abbr>, <abbr title="Sung-Boem Park">SBP</abbr>, <abbr title="James D. Balfour">JDB</abbr>, <abbr title="David Black-Schaffer">DBS</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 600–605.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-RaghavanLJCVC.html">DATE-2007-RaghavanLJCVC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Very wide register: an asymmetric register file organization for low power embedded processors (<abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Andy Lambrechts">AL</abbr>, <abbr title="Murali Jayapala">MJ</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 1066–1071.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SafarSES.html">DATE-2007-SafarSES</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Interactive presentation: A shift register based clause evaluator for reconfigurable SAT solver (<abbr title="Mona Safar">MS</abbr>, <abbr title="Mohamed Shalan">MS</abbr>, <abbr title="M. Watheq El-Kharashi">MWEK</abbr>, <abbr title="Ashraf Salem">AS</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2007-NandivadaPP.html">SAS-2007-NandivadaPP</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Framework for End-to-End Verification and Evaluation of Register Allocators (<abbr title="V. Krishna Nandivada">VKN</abbr>, <abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 153–169.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2007-LeePP.html">ICALP-2007-LeePP</a> <span class="tag"><a href="../tag/alias.html" title="alias">#alias</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Aliased Register Allocation for Straight-Line Programs Is NP-Complete (<abbr title="Jonathan K. Lee">JKL</abbr>, <abbr title="Jens Palsberg">JP</abbr>, <abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>), pp. 680–691.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2007-NagarakatteG.html">CC-2007-NagarakatteG</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Register Allocation and Optimal Spill Code Scheduling in Software Pipelined Loops Using 0-1 Integer Linear Programming Formulation (<abbr title="Santosh G. Nagarakatte">SGN</abbr>, <abbr title="R. Govindarajan">RG</abbr>), pp. 126–140.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2007-SarkarB.html">CC-2007-SarkarB</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Extended Linear Scan: An Alternate Foundation for Global Register Allocation (<abbr title="Vivek Sarkar">VS</abbr>, <abbr title="Rajkishore Barik">RB</abbr>), pp. 141–155.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2007-BouchezDR.html">CGO-2007-BouchezDR</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Complexity of Register Coalescing (<abbr title="Florent Bouchez">FB</abbr>, <abbr title="Alain Darte">AD</abbr>, <abbr title="Fabrice Rastello">FR</abbr>), pp. 102–114.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-AhnLP.html">LCTES-2007-AhnLP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Optimistic coalescing for heterogeneous register architectures (<abbr title="Minwook Ahn">MA</abbr>, <abbr title="Jooyeon Lee">JL</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 93–102.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-ChenTCLYLL.html">LCTES-2007-ChenTCLYLL</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Enabling compiler flow for embedded VLIW DSP processors with distributed register files (<abbr title="Chung-Kai Chen">CKC</abbr>, <abbr title="Ling-Hua Tseng">LHT</abbr>, <abbr title="Shih-Chang Chen">SCC</abbr>, <abbr title="Young-Jia Lin">YJL</abbr>, <abbr title="Yi-Ping You">YPY</abbr>, <abbr title="Chia-Han Lu">CHL</abbr>, <abbr title="Jenq Kuen Lee">JKL</abbr>), pp. 146–148.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-HinesTW.html">LCTES-2007-HinesTW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Addressing instruction fetch bottlenecks by using an instruction register file (<abbr title="Stephen Roderick Hines">SRH</abbr>, <abbr title="Gary S. Tyson">GST</abbr>, <abbr title="David B. Whalley">DBW</abbr>), pp. 165–174.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-XuT.html">LCTES-2007-XuT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Tetris: a new register pressure control technique for VLIW processors (<abbr title="Weifeng Xu">WX</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 113–122.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2007-Zhou.html">ICLP-2007-Zhou</a> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>A Register-Free Abstract Prolog Machine with Jumbo Instructions (<abbr title="Neng-Fa Zhou">NFZ</abbr>), pp. 455–457.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HuangCNY.html">DAC-2006-HuangCNY</a></dt><dd>Register binding for clock period minimization (<abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Chun-Hua Cheng">CHC</abbr>, <abbr title="Yow-Tyng Nieh">YTN</abbr>, <abbr title="Wei-Chieh Yu">WCY</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fossacs.png" alt="FoSSaCS"/><a href="../FoSSaCS-2006-PereiraP.html">FoSSaCS-2006-PereiraP</a></dt><dd>Register Allocation After Classical SSA Elimination is NP-Complete (<abbr title="Fernando Magno Quintão Pereira">FMQP</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 79–93.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2006-KoesG.html">PLDI-2006-KoesG</a></dt><dd>A global progressive register allocator (<abbr title="David Ryan Koes">DRK</abbr>, <abbr title="Seth Copen Goldstein">SCG</abbr>), pp. 204–215.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2006-HuangCS.html">SAS-2006-HuangCS</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Catching and Identifying Bugs in Register Allocation (<abbr title="Yuqiang Huang">YH</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>, <abbr title="Mary Lou Soffa">MLS</abbr>), pp. 281–300.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2006-ZhouL06a.html">ICPR-v4-2006-ZhouL06a</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Flag Guided Integration of Multiple Registered Range Images (<abbr title="Hong Zhou">HZ</abbr>, <abbr title="Yonghuai Liu">YL</abbr>), pp. 17–20.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2006-BarikS.html">CC-2006-BarikS</a></dt><dd>Enhanced Bitwidth-Aware Register Allocation (<abbr title="Rajkishore Barik">RB</abbr>, <abbr title="Vivek Sarkar">VS</abbr>), pp. 263–276.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2006-HackGG.html">CC-2006-HackGG</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Register Allocation for Programs in SSA-Form (<abbr title="Sebastian Hack">SH</abbr>, <abbr title="Daniel Grund">DG</abbr>, <abbr title="Gerhard Goos">GG</abbr>), pp. 247–262.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2006-NandivadaP.html">CC-2006-NandivadaP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>SARA: Combining Stack Allocation and Register Allocation (<abbr title="V. Krishna Nandivada">VKN</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 232–246.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2006-CooperD.html">CGO-2006-CooperD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Tailoring Graph-coloring Register Allocation For Runtime Compilation (<abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="Anshuman Dasgupta">AD</abbr>), pp. 39–49.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2006-LupoW.html">CGO-2006-LupoW</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Post Register Allocation Spill Code Optimization (<abbr title="Christopher Lupo">CL</abbr>, <abbr title="Kent D. Wilken">KDW</abbr>), pp. 245–255.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2006-ParkSDNPE.html">LCTES-2006-ParkSDNPE</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Bypass aware instruction scheduling for register file power reduction (<abbr title="Sanghyun Park">SP</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Yunheung Paek">YP</abbr>, <abbr title="Eugene Earlie">EE</abbr>), pp. 173–181.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2006-DemriL.html">LICS-2006-DemriL</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/ltl.html" title="ltl">#ltl</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>LTL with the Freeze Quantifier and Register Automata (<abbr title="Stéphane Demri">SD</abbr>, <abbr title="Ranko Lazic">RL</abbr>), pp. 17–26.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-LuSHZCHH.html">DAC-2005-LuSHZCHH</a> <span class="tag"><a href="../tag/navigation.html" title="navigation">#navigation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Navigating registers in placement for clock network minimization (<abbr title="Yongqiang Lu">YL</abbr>, <abbr title="Cliff C. N. Sze">CCNS</abbr>, <abbr title="Xianlong Hong">XH</abbr>, <abbr title="Qiang Zhou">QZ</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Liang Huang">LH</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BaradaranD.html">DATE-2005-BaradaranD</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A Register Allocation Algorithm in the Presence of Scalar Replacement for Fine-Grain Configurable Architectures (<abbr title="Nastaran Baradaran">NB</abbr>, <abbr title="Pedro C. Diniz">PCD</abbr>), pp. 6–11.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MemikKO.html">DATE-2005-MemikKO</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Increasing Register File Immunity to Transient Errors (<abbr title="Gokhan Memik">GM</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2005-JainIGG.html">TACAS-2005-JainIGG</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span></dt><dd>Localization and Register Sharing for Predicate Abstraction (<abbr title="Himanshu Jain">HJ</abbr>, <abbr title="Franjo Ivancic">FI</abbr>, <abbr title="Aarti Gupta">AG</abbr>, <abbr title="Malay K. Ganai">MKG</abbr>), pp. 397–412.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2005-RongDG.html">PLDI-2005-RongDG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Register allocation for software pipelined multi-dimensional loops (<abbr title="Hongbo Rong">HR</abbr>, <abbr title="Alban Douillet">AD</abbr>, <abbr title="Guang R. Gao">GRG</abbr>), pp. 154–167.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2005-ZhuangP.html">PLDI-2005-ZhuangP</a> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span></dt><dd>Differential register allocation (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 168–179.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2005-KoesG.html">CGO-2005-KoesG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Progressive Register Allocator for Irregular Architectures (<abbr title="David Koes">DK</abbr>, <abbr title="Seth Copen Goldstein">SCG</abbr>), pp. 269–280.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-KondoN.html">HPCA-2005-KondoN</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Small, Fast and Low-Power Register File by Bit-Partitioning (<abbr title="Masaaki Kondo">MK</abbr>, <abbr title="Hiroshi Nakamura">HN</abbr>), pp. 40–49.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-NakamuraHKYY.html">DAC-2004-NakamuraHKYY</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication (<abbr title="Yuichi Nakamura">YN</abbr>, <abbr title="Kohei Hosokawa">KH</abbr>, <abbr title="Ichiro Kuroda">IK</abbr>, <abbr title="Ko Yoshikawa">KY</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ShehataA.html">DAC-2004-ShehataA</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A general decomposition strategy for verifying register renaming (<abbr title="Hazem I. Shehata">HIS</abbr>, <abbr title="Mark Aagaard">MA</abbr>), pp. 234–237.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-LeiningerGM.html">DATE-v2-2004-LeiningerGM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Diagnosis of Scan-Chains by Use of a Configurable Signature Register and Error-Correcting Code (<abbr title="Andreas Leininger">AL</abbr>, <abbr title="Michael Gössel">MG</abbr>, <abbr title="Peter Muhmenthaler">PM</abbr>), pp. 1302–1309.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2004-SmithRH.html">PLDI-2004-SmithRH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>A generalized algorithm for graph-coloring register allocation (<abbr title="Michael D. Smith">MDS</abbr>, <abbr title="Norman Ramsey">NR</abbr>, <abbr title="Glenn H. Holloway">GHH</abbr>), pp. 277–288.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2004-ZhuangP.html">PLDI-2004-ZhuangP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Balancing register allocation across threads for a multithreaded network processor (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 289–300.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v3-2004-LangsRRC.html">ICPR-v3-2004-LangsRRC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Building and Registering Parameterized 3D Models of Vessel Trees for Visualization during Intervention (<abbr title="Georg Langs">GL</abbr>, <abbr title="Petia Radeva">PR</abbr>, <abbr title="David Rotger">DR</abbr>, <abbr title="Francesc Carreras">FC</abbr>), pp. 726–729.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2004-IrfanogluGA.html">ICPR-v4-2004-IrfanogluGA</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>3D Shape-based Face Recognition using Automatically Registered Facial Surfaces (<abbr title="M. Okan Irfanoglu">MOI</abbr>, <abbr title="Berk Gökberk">BG</abbr>, <abbr title="Lale Akarun">LA</abbr>), pp. 183–186.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-JayasenaEAD.html">HPCA-2004-JayasenaEAD</a></dt><dd>Stream Register Files with Indexed Access (<abbr title="Nuwan Jayasena">NJ</abbr>, <abbr title="Mattan Erez">ME</abbr>, <abbr title="Jung Ho Ahn">JHA</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 60–72.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-PengPL.html">HPCA-2004-PengPL</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Signature Buffer: Bridging Performance Gap between Registers and Caches (<abbr title="Lu Peng">LP</abbr>, <abbr title="Jih-Kwon Peir">JKP</abbr>, <abbr title="Konrad Lai">KL</abbr>), pp. 164–175.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2004-DaveauTLS.html">LCTES-2004-DaveauTLS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>A retargetable register allocation framework for embedded processors (<abbr title="Jean-Marc Daveau">JMD</abbr>, <abbr title="Thomas Thery">TT</abbr>, <abbr title="Thierry Lepley">TL</abbr>, <abbr title="Miguel Santana">MS</abbr>), pp. 202–210.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2004-ZhuangZP.html">LCTES-2004-ZhuangZP</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Hardware-managed register allocation for embedded processors (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Tao Zhang">TZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 192–201.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/drr.png" alt="DRR"/><a href="../DRR-2003-MaderlechnerS.html">DRR-2003-MaderlechnerS</a> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Extraction of valid data sets in registers using recognition of invalidation lines (<abbr title="Gerd Maderlechner">GM</abbr>, <abbr title="Peter Suda">PS</abbr>), pp. 67–72.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-2003-KameyaMO.html">ICDAR-2003-KameyaMO</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Figure-Based Writer Verification by Matching between an Arbitrary Part of Registered Sequence and an Input Sequence Extracted from On-Line Handwritten Figures (<abbr title="Hiroshi Kameya">HK</abbr>, <abbr title="Shunji Mori">SM</abbr>, <abbr title="Ryuichi Oka">RO</abbr>), pp. 985–989.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2003-Ohori.html">ESOP-2003-Ohori</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Register Allocation by Proof Transformation (<abbr title="Atsushi Ohori">AO</abbr>), pp. 399–413.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2003-TallamG.html">POPL-2003-TallamG</a></dt><dd>Bitwidth aware global register allocation (<abbr title="Sriraman Tallam">ST</abbr>, <abbr title="Rajiv Gupta">RG</abbr>), pp. 85–96.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ldta.png" alt="LDTA"/><a href="../LDTA-2003-Lee.html">LDTA-2003-Lee</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>A Formally Verified Register Allocation Framework (<abbr title="Kent Lee">KL</abbr>), pp. 515–531.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2003-Andersson.html">CC-2003-Andersson</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register Allocation by Optimal Graph Coloring (<abbr title="Christian Andersson">CA</abbr>), pp. 33–45.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2003-JohnsonM.html">CC-2003-JohnsonM</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Combined Code Motion and Register Allocation Using the Value State Dependence Graph (<abbr title="Neil Johnson">NJ</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 1–16.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2003-KandemirICR.html">CC-2003-KandemirICR</a></dt><dd>Address Register Assignment for Reducing Code Size (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>, <abbr title="Guilin Chen">GC</abbr>, <abbr title="J. Ramanujam">JR</abbr>), pp. 273–289.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2003-TouatiE.html">CC-2003-TouatiE</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Early Control of Register Pressure for Software Pipelined Loops (<abbr title="Sid Ahmed Ali Touati">SAAT</abbr>, <abbr title="Christine Eisenbeis">CE</abbr>), pp. 17–32.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2003-LinCHY.html">CGO-2003-LinCHY</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Speculative Register Promotion Using Advanced Load Address Table (ALAT) (<abbr title="Jin Lin">JL</abbr>, <abbr title="Tong Chen">TC</abbr>, <abbr title="Wei-Chung Hsu">WCH</abbr>, <abbr title="Pen-Chung Yew">PCY</abbr>), pp. 125–134.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2003-SettleCHL.html">CGO-2003-SettleCHL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>Optimization for the Intel® Itanium ®Architectur Register Stack (<abbr title="Alex Settle">AS</abbr>, <abbr title="Daniel A. Connors">DAC</abbr>, <abbr title="Gerolf Hoflehner">GH</abbr>, <abbr title="Daniel M. Lavery">DML</abbr>), pp. 115–124.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/wcre.png" alt="WCRE"/><a href="../WCRE-2002-ProbstKS.html">WCRE-2002-ProbstKS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Register Liveness Analysis for Optimizing Dynamic Binary Translation (<abbr title="Mark Probst">MP</abbr>, <abbr title="Andreas Krall">AK</abbr>, <abbr title="Bernhard Scholz">BS</abbr>), pp. 35–44.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2002-AppelN.html">ICPR-v4-2002-AppelN</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>3D Reconstruction from Co-Registered Orthographic and Perspective Images: Theoretical Framework and Applications (<abbr title="Mirko Appel">MA</abbr>, <abbr title="Nassir Navab">NN</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2002-WangTSHNY.html">ICPR-v4-2002-WangTSHNY</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span></dt><dd>Registering Panoramic Range Data and Omni-directional Color Image Based on Edge Histograms (<abbr title="Caihua Wang">CW</abbr>, <abbr title="Hideki Tanahashi">HT</abbr>, <abbr title="Yutaka Sato">YS</abbr>, <abbr title="Hidekazu Hirayu">HH</abbr>, <abbr title="Yoshinori Niwa">YN</abbr>, <abbr title="Kazuhiko Yamamoto">KY</abbr>), pp. 355–358.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/padl.png" alt="PADL"/><a href="../PADL-2002-JohanssonS.html">PADL-2002-JohanssonS</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/erlang.html" title="erlang">#erlang</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Linear Scan Register Allocation in a High-Performance Erlang Compiler (<abbr title="Erik Johansson">EJ</abbr>, <abbr title="Konstantinos F. Sagonas">KFS</abbr>), pp. 101–119.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-GarigipatiN.html">SAC-2002-GarigipatiN</a> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Evaluating the use of profiling by a region-based register allocator (<abbr title="Kameswari V. Garigipati">KVG</abbr>, <abbr title="Cindy Norris">CN</abbr>), pp. 953–957.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2002-CilioC.html">CC-2002-CilioC</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Global Variable Promotion: Using Registers to Reduce Cache Power Dissipation (<abbr title="Andrea G. M. Cilio">AGMC</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 247–260.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2002-MossenbockP.html">CC-2002-MossenbockP</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Linear Scan Register Allocation in the Context of SSA Form and Register Constraints (<abbr title="Hanspeter Mössenböck">HM</abbr>, <abbr title="Michael Pfeiffer">MP</abbr>), pp. 229–246.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-BrownP.html">HPCA-2002-BrownP</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Internal Redundant Representations and Limited Bypass to Support Pipelined Adders and Register Files (<abbr title="Mary D. Brown">MDB</abbr>, <abbr title="Yale N. Patt">YNP</abbr>), pp. 289–298.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-Barthelmann.html">LCTES-SCOPES-2002-Barthelmann</a> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Inter-task register-allocation for static operating systems (<abbr title="Volker Barthelmann">VB</abbr>), pp. 149–154.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-ChoPW.html">LCTES-SCOPES-2002-ChoPW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms (<abbr title="Jeonghun Cho">JC</abbr>, <abbr title="Yunheung Paek">YP</abbr>, <abbr title="David B. Whalley">DBW</abbr>), pp. 130–138.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-ScholzE.html">LCTES-SCOPES-2002-ScholzE</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Register allocation for irregular architectures (<abbr title="Bernhard Scholz">BS</abbr>, <abbr title="Erik Eckstein">EE</abbr>), pp. 139–148.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-OckunzziP.html">DAC-2001-OckunzziP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Test Strategies for BIST at the Algorithmic and Register-Transfer Levels (<abbr title="Kelly A. Ockunzzi">KAO</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 65–70.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-RoussellePBMV.html">DATE-2001-RoussellePBMV</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A register-transfer-level fault simulator for permanent and transient faults in embedded processors (<abbr title="C. Rousselle">CR</abbr>, <abbr title="Matthias Pflanz">MP</abbr>, <abbr title="A. Behling">AB</abbr>, <abbr title="T. Mohaupt">TM</abbr>, <abbr title="Heinrich Theodor Vierhaus">HTV</abbr>), p. 811.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-2001-FeldbachT.html">ICDAR-2001-FeldbachT</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/segmentation.html" title="segmentation">#segmentation</a></span></dt><dd>Line Detection and Segmentation in Historical Church Registers (<abbr title="Markus Feldbach">MF</abbr>, <abbr title="Klaus D. Tönnies">KDT</abbr>), pp. 743–747.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2001-AppelG.html">PLDI-2001-AppelG</a></dt><dd>Optimal Spilling for CISC Machines with Few Registers (<abbr title="Andrew W. Appel">AWA</abbr>, <abbr title="Lal George">LG</abbr>), pp. 243–253.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-AltemoseN.html">SAC-2001-AltemoseN</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Register pressure responsive software pipelining (<abbr title="Glenn Altemose">GA</abbr>, <abbr title="Cindy Norris">CN</abbr>), pp. 626–631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2001-OttoniRARM.html">CC-2001-OttoniRARM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Optimal Live Range Merge for Address Register Allocation in Embedded Programs (<abbr title="Guilherme Ottoni">GO</abbr>, <abbr title="Sandro Rigo">SR</abbr>, <abbr title="Guido Araujo">GA</abbr>, <abbr title="Subramanian Rajagopalan">SR</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 274–288.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2001-Touati.html">CC-2001-Touati</a></dt><dd>Register Saturation in Superscalar and VLIW Codes (<abbr title="Sid Ahmed Ali Touati">SAAT</abbr>), pp. 213–228.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-WangWKRS.html">HPCA-2001-WangWKRS</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Register Renaming and Scheduling for Dynamic Execution of Predicated Code (<abbr title="Perry H. Wang">PHW</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Ralph-Michael Kling">RMK</abbr>, <abbr title="Kalpana Ramakrishnan">KR</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 15–25.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-HuangCS.html">LCTES-OM-2001-HuangCS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Loop Transformations for Architectures with Partitioned Register Banks (<abbr title="Xianglong Huang">XH</abbr>, <abbr title="Steve Carr">SC</abbr>, <abbr title="Philip H. Sweany">PHS</abbr>), pp. 48–55.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-ParkLM.html">LCTES-OM-2001-ParkLM</a></dt><dd>Register Allocation for Banked Register File (<abbr title="Jinpyo Park">JP</abbr>, <abbr title="Je-Hyung Lee">JHL</abbr>, <abbr title="Soo-Mook Moon">SMM</abbr>), pp. 39–47.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchonherrS.html">DATE-2000-SchonherrS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Automatic Equivalence Check of Circuit Descriptions at Clocked Algorithmic and Register Transfer Level (<abbr title="Jens Schönherr">JS</abbr>, <abbr title="Bernd Straube">BS</abbr>), p. 759.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v1-2000-DionLB.html">ICPR-v1-2000-DionLB</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>3D Triangular Mesh Matching through a Sequence of Registered 2D and 3D Images (<abbr title="Denis Dion Jr.">DDJ</abbr>, <abbr title="Denis Laurendeau">DL</abbr>, <abbr title="Louis Borgeat">LB</abbr>), pp. 1977–1980.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2000-KreahlingN.html">SAC-2000-KreahlingN</a></dt><dd>Profile Assisted Register Allocation (<abbr title="William C. Kreahling">WCK</abbr>, <abbr title="Cindy Norris">CN</abbr>), pp. 774–781.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2000-ShrewsburyN.html">SAC-2000-ShrewsburyN</a> <span class="tag"><a href="../tag/impact%20analysis.html" title="impact analysis">#impact analysis</a></span></dt><dd>Reducing the Impact of Software Prefetching on Register Pressure (<abbr title="David W. Shrewsbury">DWS</abbr>, <abbr title="Cindy Norris">CN</abbr>), pp. 767–773.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2000-RixnerDKMKO.html">HPCA-2000-RixnerDKMKO</a></dt><dd>Register Organization for Media Processing (<abbr title="Scott Rixner">SR</abbr>, <abbr title="William J. Dally">WJD</abbr>, <abbr title="Brucek Khailany">BK</abbr>, <abbr title="Peter R. Mattson">PRM</abbr>, <abbr title="Ujval J. Kapasi">UJK</abbr>, <abbr title="John D. Owens">JDO</abbr>), pp. 375–386.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2000-BairagiPA.html">LCTES-2000-BairagiPA</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>A Framework for Enhancing Code Quality in Limited Register Set Embedded Processors (<abbr title="Deepankar Bairagi">DB</abbr>, <abbr title="Santosh Pande">SP</abbr>, <abbr title="Dharma P. Agrawal">DPA</abbr>), pp. 81–95.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-EcklL.html">DATE-1999-EcklL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Retiming Sequential Circuits with Multiple Register Classes (<abbr title="Klaus Eckl">KE</abbr>, <abbr title="Christian Legl">CL</abbr>), p. 650–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-KallaC.html">DATE-1999-KallaC</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Driven Resynthesis by Exploiting Retiming-Induced State Register Equivalence (<abbr title="Priyank Kalla">PK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 638–642.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-MansouriV.html">DATE-1999-MansouriV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Accounting for Various Register Allocation Schemes During Post-Synthesis Verification of RTL Designs (<abbr title="Nazanin Mansouri">NM</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 223–?.</dd> 
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1999-GuptaB.html">CC-1999-GuptaB</a></dt><dd>Register Pressure Sensitive Redundancy Elimination (<abbr title="Rajiv Gupta">RG</abbr>, <abbr title="Rastislav Bodík">RB</abbr>), pp. 107–121.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1999-LiberatoreFK.html">CC-1999-LiberatoreFK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of Algorithms for Local Register Allocation (<abbr title="Vincenzo Liberatore">VL</abbr>, <abbr title="Martin Farach-Colton">MFC</abbr>, <abbr title="Ulrich Kremer">UK</abbr>), pp. 137–152.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-BasuLM.html">DATE-1998-BasuLM</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Register-Constrained Address Computation in DSP Programs (<abbr title="Anupam Basu">AB</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 929–930.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MesmanSTMJ.html">DATE-1998-MesmanSTMJ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A Constraint Driven Approach to Loop Pipelining and Register Binding (<abbr title="Bart Mesman">BM</abbr>, <abbr title="Marino T. J. Strik">MTJS</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 377–383.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Mutz.html">DATE-1998-Mutz</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Register Transfer Level VHDL Models without Clocks (<abbr title="Matthias Mutz">MM</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1998-ChowKLLT.html">PLDI-1998-ChowKLLT</a></dt><dd>Register Promotion by Partial Redundancy Elimination of Loads and Stores (<abbr title="Fred C. Chow">FCC</abbr>, <abbr title="Robert Kennedy">RK</abbr>, <abbr title="Shin-Ming Liu">SML</abbr>, <abbr title="Raymond Lo">RL</abbr>, <abbr title="Peng Tu">PT</abbr>), pp. 26–37.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1998-SastryJ.html">PLDI-1998-SastryJ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>A New Algorithm for Scalar Register Promotion based on SSA Form (<abbr title="A. V. S. Sastry">AVSS</abbr>, <abbr title="Roy Dz-Ching Ju">RDCJ</abbr>), pp. 15–25.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1998-TraubHS.html">PLDI-1998-TraubHS</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Quality and Speed in Linear-scan Register Allocation (<abbr title="Omri Traub">OT</abbr>, <abbr title="Glenn H. Holloway">GHH</abbr>, <abbr title="Michael D. Smith">MDS</abbr>), pp. 142–151.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1998-CooperS.html">CC-1998-CooperS</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Live Range Splitting in a Graph Coloring Register Allocator (<abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="L. Taylor Simpson">LTS</abbr>), pp. 174–187.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1998-LelaitGE.html">CC-1998-LelaitGE</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A New Fast Algorithm for Optimal Register Allocation in Modulo Scheduled Loops (<abbr title="Sylvain Lelait">SL</abbr>, <abbr title="Guang R. Gao">GRG</abbr>, <abbr title="Christine Eisenbeis">CE</abbr>), pp. 204–218.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-GonzalezGV.html">HPCA-1998-GonzalezGV</a></dt><dd>Virtual-Physical Registers (<abbr title="Antonio González">AG</abbr>, <abbr title="José González">JG</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 175–184.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-JimenezLF.html">HPCA-1998-JimenezLF</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Evaluation of Tiling for the Register Level (<abbr title="Marta Jiménez">MJ</abbr>, <abbr title="José M. Llabería">JML</abbr>, <abbr title="Agustin Fernández">AF</abbr>), pp. 254–265.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-Gebotys.html">DAC-1997-Gebotys</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low Energy Memory and Register Allocation Using Network Flow (<abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 435–440.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-HerrmannE.html">EDTC-1997-HerrmannE</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Register synthesis for speculative computation (<abbr title="Dirk Herrmann">DH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 463–467.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1997-CooperL.html">PLDI-1997-CooperL</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Register Promotion in C Programs (<abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="John Lu">JL</abbr>), pp. 308–319.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1997-LuehG.html">PLDI-1997-LuehG</a></dt><dd>Call-Cost Directed Register Allocation (<abbr title="Guei-Yuan Lueh">GYL</abbr>, <abbr title="Thomas R. Gross">TRG</abbr>), pp. 296–307.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-1997-Agat.html">IFL-1997-Agat</a></dt><dd>Types for Register Allocation (<abbr title="Johan Agat">JA</abbr>), pp. 92–111.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-AraujoML.html">DAC-1996-AraujoML</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures (<abbr title="Guido Araujo">GA</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Mike Tien-Chien Lee">MTCL</abbr>), pp. 591–596.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ErcanliP.html">DAC-1996-ErcanliP</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Register File and Scheduling Model for Application Specific Processor Synthesis (<abbr title="Ehat Ercanli">EE</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 35–40.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-RaghunathanDJ.html">DAC-1996-RaghunathanDJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Glitch Analysis and Reduction in Register Transfer Level (<abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 331–336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1996-Kessler.html">PLILP-1996-Kessler</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling Expression DAGs for Minimal Register Need (<abbr title="Christoph W. Keßler">CWK</abbr>), pp. 228–242.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1996-GeorgeA.html">POPL-1996-GeorgeA</a></dt><dd>Iterated Register Coalescing (<abbr title="Lal George">LG</abbr>, <abbr title="Andrew W. Appel">AWA</abbr>), pp. 208–218.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1996-KurlanderF.html">POPL-1996-KurlanderF</a> <span class="tag"><a href="../tag/interprocedural.html" title="interprocedural">#interprocedural</a></span></dt><dd>Minimum Cost Interprocedural Register Allocation (<abbr title="Steven M. Kurlander">SMK</abbr>, <abbr title="Charles N. Fischer">CNF</abbr>), pp. 230–241.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-FarkasJC.html">HPCA-1996-FarkasJC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Register File Design Considerations in Dynamically Scheduled Processors (<abbr title="Keith I. Farkas">KIF</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>, <abbr title="Paul Chow">PC</abbr>), pp. 40–51.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSLP-1996-Neumerkel.html">JICSLP-1996-Neumerkel</a> <span class="tag"><a href="../tag/interprocedural.html" title="interprocedural">#interprocedural</a></span> <span class="tag"><a href="../tag/text-to-text.html" title="text-to-text">#text-to-text</a></span></dt><dd>Interprocedural Register Allocation for the WAM based on Source to Source Transformations (<abbr title="Ulrich Neumerkel">UN</abbr>), pp. 127–141.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-ChangP.html">DAC-1995-ChangP</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Register Allocation and Binding for Low Power (<abbr title="Jui-Ming Chang">JMC</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 29–35.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-FrankRS.html">DAC-1995-FrankRS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Constrained Register Allocation in Bus Architectures (<abbr title="Elof Frank">EF</abbr>, <abbr title="Salil Raje">SR</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 170–175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-WuL.html">DAC-1995-WuL</a></dt><dd>Register Minimization beyond Sharing among Variables (<abbr title="Tsung-Yi Wu">TYW</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1995-BurgerWD.html">PLDI-1995-BurgerWD</a> <span class="tag"><a href="../tag/lazy%20evaluation.html" title="lazy evaluation">#lazy evaluation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Register Allocation Using Lazy Saves, Eager Restores, and Greedy Shuffling (<abbr title="Robert G. Burger">RGB</abbr>, <abbr title="Oscar Waddell">OW</abbr>, <abbr title="R. Kent Dybvig">RKD</abbr>), pp. 130–138.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1995-Boquist.html">FPCA-1995-Boquist</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/interprocedural.html" title="interprocedural">#interprocedural</a></span> <span class="tag"><a href="../tag/lazy%20evaluation.html" title="lazy evaluation">#lazy evaluation</a></span></dt><dd>Interprocedural Register Allocation for Lazy Functional Languages (<abbr title="Urban Boquist">UB</abbr>), pp. 270–281.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-MakowskiP.html">SAC-1995-MakowskiP</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Achieving efficient register allocation via parallelism (<abbr title="Christine Makowski">CM</abbr>, <abbr title="Lori L. Pollock">LLP</abbr>), pp. 123–129.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-LlosaVA.html">HPCA-1995-LlosaVA</a></dt><dd>Non-Consistent Dual Register Files to Reduce Register Pressure (<abbr title="Josep Llosa">JL</abbr>, <abbr title="Mateo Valero">MV</abbr>, <abbr title="Eduard Ayguadé">EA</abbr>), pp. 22–31.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-NuthD.html">HPCA-1995-NuthD</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Named-State Register File: Implementation and Performance (<abbr title="Peter R. Nuth">PRN</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 4–13.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-Weiss.html">HPCA-1995-Weiss</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/queue.html" title="queue">#queue</a></span></dt><dd>Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors (<abbr title="Shlomo Weiss">SW</abbr>), pp. 14–21.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-IllmanT.html">EDAC-1994-IllmanT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Fragmented Register Architecture and Test Advisor for BIST (<abbr title="Richard Illman">RI</abbr>, <abbr title="D. J. Traynor">DJT</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-RamachandranK.html">EDAC-1994-RamachandranK</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Incorporating the Controller Effects During Register Transfer Level Synthesis (<abbr title="Champaka Ramachandran">CR</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 308–313.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1994-NorrisP.html">PLDI-1994-NorrisP</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register Allocation over the Program Dependence Graph (<abbr title="Cindy Norris">CN</abbr>, <abbr title="Lori L. Pollock">LLP</abbr>), pp. 266–277.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1993-KolteH.html">PLDI-1993-KolteH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Load/Store Range Analysis for Global Register Allocation (<abbr title="Priyadarshan Kolte">PK</abbr>, <abbr title="Mary Jean Harrold">MJH</abbr>), pp. 268–277.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1993-Pinter.html">PLDI-1993-Pinter</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Register Allocation with Instruction Scheduling: A New Approach (<abbr title="Shlomit S. Pinter">SSP</abbr>), pp. 248–257.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1993-KesslerR.html">PLILP-1993-KesslerR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient Register Allocation for Large Basic Blocks (<abbr title="Christoph W. Keßler">CWK</abbr>, <abbr title="Thomas Rauber">TR</abbr>), pp. 418–419.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1993-Adl-TabatabaiG.html">POPL-1993-Adl-TabatabaiG</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Evicted Variables and the Interaction of Global Register Allocation and Symbolic Debugging (<abbr title="Ali-Reza Adl-Tabatabai">ARAT</abbr>, <abbr title="Thomas R. Gross">TRG</abbr>), pp. 371–383.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1993-NingG.html">POPL-1993-NingG</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A Novel Framework of Register Allocation for Software Pipelining (<abbr title="Qi Ning">QN</abbr>, <abbr title="Guang R. Gao">GRG</abbr>), pp. 29–42.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1992-ProebstingF.html">PLDI-1992-ProebstingF</a></dt><dd>Probalistic Register Allocation (<abbr title="Todd A. Proebsting">TAP</abbr>, <abbr title="Charles N. Fischer">CNF</abbr>), pp. 300–310.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1992-RauLTS.html">PLDI-1992-RauLTS</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Register Allocation for Software Pipelined Loops (<abbr title="B. Ramakrishna Rau">BRR</abbr>, <abbr title="Meng Lee">ML</abbr>, <abbr title="Parthasarathy P. Tirumalai">PPT</abbr>, <abbr title="Michael S. Schlansker">MSS</abbr>), pp. 283–299.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1992-DuesterwaldGS.html">CC-1992-DuesterwaldGS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Register Pipelining: An Integrated Approach to Register Allocation for Scalar and Subscripted Variables (<abbr title="Evelyn Duesterwald">ED</abbr>, <abbr title="Rajiv Gupta">RG</abbr>, <abbr title="Mary Lou Soffa">MLS</abbr>), pp. 192–206.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1992-HendrenGAM.html">CC-1992-HendrenGAM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>A Register Allocation Framework Based on Hierarchical Cyclic Interval Graphs (<abbr title="Laurie J. Hendren">LJH</abbr>, <abbr title="Guang R. Gao">GRG</abbr>, <abbr title="Erik R. Altman">ERA</abbr>, <abbr title="Chandrika Mukerji">CM</abbr>), pp. 176–191.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1991-CallahanK.html">PLDI-1991-CallahanK</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register Allocation via Hierarchical Graph Coloring (<abbr title="David Callahan">DC</abbr>, <abbr title="Brian Koblenz">BK</abbr>), pp. 192–203.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1991-KeslerPR.html">PLILP-1991-KeslerPR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>A Randomized Heuristic Approach to Register Allocation (<abbr title="Christoph W. Keßler">CWK</abbr>, <abbr title="Wolfgang J. Paul">WJP</abbr>, <abbr title="Thomas Rauber">TR</abbr>), pp. 195–206.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-BradleeEH.html">ASPLOS-1991-BradleeEH</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Integrating Register Allocation and Instruction Scheduling for RISCs (<abbr title="David G. Bradlee">DGB</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>, <abbr title="Robert R. Henry">RRH</abbr>), pp. 122–131.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-Mangione-SmithAD.html">ASPLOS-1991-Mangione-SmithAD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Vector Register Design for Polycyclic Vector Scheduling (<abbr title="William H. Mangione-Smith">WHMS</abbr>, <abbr title="Santosh G. Abraham">SGA</abbr>, <abbr title="Edward S. Davidson">ESD</abbr>), pp. 154–163.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1991-MatyskaJT.html">ICLP-1991-MatyskaJT</a></dt><dd>Register Allocation in WAM (<abbr title="Ludek Matyska">LM</abbr>, <abbr title="Adriana Jergová">AJ</abbr>, <abbr title="David Toman">DT</abbr>), pp. 142–156.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-GhoshDN90a.html">DAC-1990-GhoshDN90a</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Sequential Test Generation at the Register-Transfer and Logic Levels (<abbr title="Abhijit Ghosh">AG</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 580–586.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Woo.html">DAC-1990-Woo</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Global, Dynamic Register Allocation and Binding for a Data Path Synthesis System (<abbr title="Nam Sung Woo">NSW</abbr>), pp. 505–510.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1990-CallahanCK.html">PLDI-1990-CallahanCK</a></dt><dd>Improving Register Allocation for Subscripted Variables (<abbr title="David Callahan">DC</abbr>, <abbr title="Steve Carr">SC</abbr>, <abbr title="Ken Kennedy">KK</abbr>), pp. 53–65.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1990-Nickerson.html">PLDI-1990-Nickerson</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Graph Coloring Register Allocation for Processors with Multi-Register Operands (<abbr title="Brian R. Nickerson">BRN</abbr>), pp. 40–52.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1990-SanthanamO.html">PLDI-1990-SanthanamO</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Register Allocation Across Procedure and Module Boundaries (<abbr title="Vatsa Santhanam">VS</abbr>, <abbr title="Daryl Odnert">DO</abbr>), pp. 28–39.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1990-CallahanCK90a.html">Best-of-PLDI-1990-CallahanCK90a</a></dt><dd>Improving register allocation for subscripted variables (with retrospective) (<abbr title="David Callahan">DC</abbr>, <abbr title="Steve Carr">SC</abbr>, <abbr title="Ken Kennedy">KK</abbr>), pp. 328–342.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1990-Gupta.html">PPoPP-1990-Gupta</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Employing Register Channels for the Exploitation of Instruction Level Parallelism (<abbr title="Rajiv Gupta">RG</abbr>), pp. 118–127.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-NakamuraKFT.html">CAV-1990-NakamuraKFT</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Data Path Verifier for Register Transfer Level Using Temporal Logic Language Tokio (<abbr title="Hiroshi Nakamura">HN</abbr>, <abbr title="Yuji Kukimoto">YK</abbr>, <abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Hidehiko Tanaka">HT</abbr>), pp. 76–85.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-GoossensVM.html">DAC-1989-GoossensVM</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Loop Optimization in Register-Transfer Scheduling for DSP-Systems (<abbr title="Gert Goossens">GG</abbr>, <abbr title="Joos Vandewalle">JV</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 826–831.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Knapp.html">DAC-1989-Knapp</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Interactive Tool for Register-level Structure Optimization (<abbr title="David Knapp">DK</abbr>), pp. 598–601.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1989-BriggsCKT.html">PLDI-1989-BriggsCKT</a> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Coloring Heuristics for Register Allocation (<abbr title="Preston Briggs">PB</abbr>, <abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="Ken Kennedy">KK</abbr>, <abbr title="Linda Torczon">LT</abbr>), pp. 275–284.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1989-ChiD.html">PLDI-1989-ChiD</a> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Unified Management of Registers and Cache Using Liveness and Cache Bypass (<abbr title="Chi-Hung Chi">CHC</abbr>, <abbr title="Henry G. Dietz">HGD</abbr>), pp. 344–355.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1989-GuptaSS.html">PLDI-1989-GuptaSS</a> <span class="tag"><a href="../tag/clique.html" title="clique">#clique</a></span></dt><dd>Register Allocation via Clique Separators (<abbr title="Rajiv Gupta">RG</abbr>, <abbr title="Mary Lou Soffa">MLS</abbr>, <abbr title="Tim Steele">TS</abbr>), pp. 264–274.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1989-BriggsCKT89a.html">Best-of-PLDI-1989-BriggsCKT89a</a> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Coloring heuristics for register allocation (with retrospective) (<abbr title="Preston Briggs">PB</abbr>, <abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="Ken Kennedy">KK</abbr>, <abbr title="Linda Torczon">LT</abbr>), pp. 283–294.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1989-MehlhornP.html">ICALP-1989-MehlhornP</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Two Versus One Index Register and Modifiable Versus Non-modifiable Programs (<abbr title="Kurt Mehlhorn">KM</abbr>, <abbr title="Wolfgang J. Paul">WJP</abbr>), pp. 603–609.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-Karger.html">ASPLOS-1989-Karger</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Registers to Optimize Cross-Domain Call Performance (<abbr title="Paul A. Karger">PAK</abbr>), pp. 194–204.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1988-Chow.html">PLDI-1988-Chow</a></dt><dd>Minimizing Register Usage Penalty at Procedure Calls (<abbr title="Fred C. Chow">FCC</abbr>), pp. 85–94.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1988-Wall.html">PLDI-1988-Wall</a></dt><dd>Register Windows versus Register Allocation (<abbr title="David W. Wall">DWW</abbr>), pp. 67–78.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-Ben-OrC.html">STOC-1988-Ben-OrC</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Computing Algebraic Formulas Using a Constant Number of Registers (<abbr title="Michael Ben-Or">MBO</abbr>, <abbr title="Richard Cleve">RC</abbr>), pp. 254–257.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1988-Wall88a.html">Best-of-PLDI-1988-Wall88a</a></dt><dd>Register windows vs. register allocation (with retrospective) (<abbr title="David W. Wall">DWW</abbr>), pp. 270–282.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-JanssensDM88.html">JICSCP-1988-JanssensDM88</a> <span class="tag"><a href="../tag/unification.html" title="unification">#unification</a></span></dt><dd>Improving the Register Allocation of WAM by Recording Unification (<abbr title="Gerda Janssens">GJ</abbr>, <abbr title="Bart Demoen">BD</abbr>, <abbr title="André Mariën">AM</abbr>), pp. 1388–1402.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SES-1987-Rahav.html">HCI-SES-1987-Rahav</a></dt><dd>Computerization of Psychiatric Case Registers: Public Peril vs. Hazards to Confidentiality (<abbr title="Michael Rahav">MR</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1986-Wall.html">Best-of-PLDI-1986-Wall</a></dt><dd>Global register allocation at link time (with retrospective) (<abbr title="David W. Wall">DWW</abbr>), pp. 192–204.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1986-Debray86.html">SLP-1986-Debray86</a> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Register Allocation in a Prolog Machine (<abbr title="Saumya K. Debray">SKD</abbr>), pp. 267–275.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-ShteingartNG.html">DAC-1985-ShteingartNG</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RTG: automatic register level test generator (<abbr title="Semyon Shteingart">SS</abbr>, <abbr title="Andrew W. Nagle">AWN</abbr>, <abbr title="John Grason">JG</abbr>), pp. 803–807.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-ParkerKM.html">DAC-1984-ParkerKM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A general methodology for synthesis and verification of register-transfer designs (<abbr title="Alice C. Parker">ACP</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>, <abbr title="Mitch J. Mlinar">MJM</abbr>), pp. 329–335.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../SCC-1984-ChowH.html">SCC-1984-ChowH</a></dt><dd>Register allocation by priority-based coloring (<abbr title="Fred C. Chow">FCC</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 222–232.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1984-ChowH.html">Best-of-PLDI-1984-ChowH</a></dt><dd>Register allocation by priority-based coloring (with retrospective) (<abbr title="Fred C. Chow">FCC</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 91–103.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-GranackiP.html">DAC-1983-GranackiP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>The effect of register-transfer design tradeoffs on chip area and performance (<abbr title="John J. Granacki">JJG</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../SCC-1982-Chaitin.html">SCC-1982-Chaitin</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register Allocation &amp; Spilling via Graph Coloring (<abbr title="Gregory J. Chaitin">GJC</abbr>), pp. 98–105.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1982-Chaitin.html">Best-of-PLDI-1982-Chaitin</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Register allocation and spilling via graph coloring (with retrospective) (<abbr title="Gregory J. Chaitin">GJC</abbr>), pp. 66–74.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-DitzelM.html">ASPLOS-1982-DitzelM</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/for%20free.html" title="for free">#for free</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>Register Allocation for Free: The C Machine Stack Cache (<abbr title="David R. Ditzel">DRD</abbr>, <abbr title="Hubert R. McLellan">HRM</abbr>), pp. 48–56.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-HaferP.html">DAC-1981-HaferP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>A formal method for the specification, analysis, and design of register-transfer level digital logic (<abbr title="Louis J. Hafer">LJH</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 846–853.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../SCC-1979-Sites.html">SCC-1979-Sites</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span></dt><dd>Machine-independent register allocation (<abbr title="Richard L. Sites">RLS</abbr>), pp. 221–225.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-HaferP.html">DAC-1978-HaferP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Register-transfer level digital design automation: The allocation process (<abbr title="Louis J. Hafer">LJH</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 213–219.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1977-Kluge.html">VLDB-1977-Kluge</a></dt><dd>Data File Management in Shift Register Memories (<abbr title="Werner E. Kluge">WEK</abbr>), pp. 211–212.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1973-Sethi.html">STOC-1973-Sethi</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Complete Register Allocation Problems (<abbr title="Ravi Sethi">RS</abbr>), pp. 182–195.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1972-Sethi.html">STOC-1972-Sethi</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating Register Allocations for Straight Line Programs (<abbr title="Ravi Sethi">RS</abbr>), pp. 222–237.</dd> <div class="pagevis" style="width:15px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>