# Autogenerated CACTI config file
-size (bytes) 99018267
-block size (bytes) 128
-associativity 2
-UCA bank count 32
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 1
-technology (u) 0.032
-page size (bits) 16
-burst length 1
-internal prefetch width 8
-Data array cell type - "itrs-lop"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "comm-dram"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 256
-operating temperature (K) 350
-cache type "main-memory"
-tag size (b) 24
-access mode - "sequential"
-design objective 28:21:66:0:70
-deviate 751527:412065:505190:190044:957539
-NUCAdesign objective 35:75:0:64:100
-NUCAdeviate 1273:9662:10000:3404:2446
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 20
-Wire signalling - "lowswing"
-Wire inside mat - "semi-global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L2"
