[03/14 19:02:33      0s] 
[03/14 19:02:33      0s] Cadence Innovus(TM) Implementation System.
[03/14 19:02:33      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/14 19:02:33      0s] 
[03/14 19:02:33      0s] Version:	v18.13-s088_1, built Tue Mar 5 11:30:57 PST 2019
[03/14 19:02:33      0s] Options:	-files ../../../../common/scripts/innovus_pnr_jg.tcl -stylus 
[03/14 19:02:33      0s] Date:		Sun Mar 14 19:02:33 2021
[03/14 19:02:33      0s] Host:		hansolo.poly.edu (x86_64 w/Linux 3.10.0-1127.18.2.el7.x86_64) (32cores*128cpus*AMD EPYC 7551 32-Core Processor 512KB)
[03/14 19:02:33      0s] OS:		Red Hat Enterprise Linux Server release 7.8 (Maipo)
[03/14 19:02:33      0s] 
[03/14 19:02:33      0s] License:
[03/14 19:02:33      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[03/14 19:02:33      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[03/14 19:02:33      0s] **WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
[03/14 19:02:34      0s] ERROR: ld.so: object '/usr/lib/linux1-gnu/libssl.so' from /etc/ld.so.preload cannot be preloaded: ignored.
[03/14 19:02:44     11s] 
[03/14 19:02:44     11s] 
[03/14 19:02:59     26s] @(#)CDS: Innovus v18.13-s088_1 (64bit) 03/05/2019 11:30 (Linux 2.6.18-194.el5)
[03/14 19:02:59     26s] @(#)CDS: NanoRoute 18.13-s088_1 NR190213-1431/18_13-UB (database version 2.30, 455.7.1) {superthreading v1.47}
[03/14 19:02:59     26s] @(#)CDS: AAE 18.13-s016 (64bit) 03/05/2019 (Linux 2.6.18-194.el5)
[03/14 19:02:59     26s] @(#)CDS: CTE 18.13-s028_1 () Mar  4 2019 20:06:40 ( )
[03/14 19:02:59     26s] @(#)CDS: SYNTECH 18.13-s009_1 () Feb  2 2019 00:13:26 ( )
[03/14 19:02:59     26s] @(#)CDS: CPE v18.13-s071
[03/14 19:02:59     26s] @(#)CDS: IQuantus/TQuantus 18.1.2-s775 (64bit) Wed Dec 5 20:23:23 PST 2018 (Linux 2.6.18-194.el5)
[03/14 19:02:59     26s] @(#)CDS: OA 22.50-p096 Fri Jan  4 13:05:31 2019
[03/14 19:02:59     26s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/14 19:02:59     26s] @(#)CDS: RCDB 11.14
[03/14 19:02:59     26s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25911_hansolo.poly.edu_abc586_E4X1Lt.

[03/14 19:02:59     26s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25911_hansolo.poly.edu_abc586_E4X1Lt.
[03/14 19:02:59     26s] 
[03/14 19:02:59     26s] Change the soft stacksize limit to 0.2%RAM (1031 mbytes). Set global soft_stack_size_limit to change the value.
[03/14 19:03:00     27s] 
[03/14 19:03:00     27s] **INFO:  MMMC transition support version v31-84 
[03/14 19:03:00     27s] 
[03/14 19:03:00     27s] #@ Processing -files option
[03/14 19:03:00     27s] @innovus 1> source ../../../../common/scripts/innovus_pnr_jg.tcl
[03/14 19:03:00     27s] #@ Begin verbose source ../../../../common/scripts/innovus_pnr_jg.tcl
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 1: source ./config.tcl
[03/14 19:03:00     27s] #@ Begin verbose source ./config.tcl
[03/14 19:03:00     27s] @file(config.tcl) 1: set TOP_DESIGN    "picorv32"
[03/14 19:03:00     27s] @file(config.tcl) 3: set DESIGN     "file_list.f"
[03/14 19:03:00     27s] @file(config.tcl) 6: set CLK_NAME      "clk"
[03/14 19:03:00     27s] @file(config.tcl) 7: set CLOCK_PERIOD  0.25
[03/14 19:03:00     27s] @file(config.tcl) 8: set CLK_UNC_SETUP 0.0
[03/14 19:03:00     27s] @file(config.tcl) 9: set CLK_UNC_HOLD  0.0
[03/14 19:03:00     27s] #@ End verbose source ./config.tcl
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 4: set OUT_DIR ./out_pnr
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 6: file mkdir ${OUT_DIR}
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 7: set REPORTS_DIR "${OUT_DIR}/rpts"
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 8: set RESULTS_DIR "${OUT_DIR}/results"
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 9: set GDS_DIR     "${OUT_DIR}/gds"
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 11: file mkdir ${REPORTS_DIR}
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 12: file mkdir ${RESULTS_DIR}
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 13: file mkdir ${GDS_DIR}
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 17: set_db design_process_node 45
[03/14 19:03:00     27s] #########################################################################
[03/14 19:03:00     27s] ##  Process: 45            (User Set)               
[03/14 19:03:00     27s] ##     Node: (Unset)                            
[03/14 19:03:00     27s] #########################################################################
[03/14 19:03:00     27s] 
[03/14 19:03:00     27s] ##  Check design process and node:  ##
[03/14 19:03:00     27s] ##  Design tech node is not set.
[03/14 19:03:00     27s] 
[03/14 19:03:00     27s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/14 19:03:00     27s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/14 19:03:00     27s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[03/14 19:03:00     27s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[03/14 19:03:00     27s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/14 19:03:00     27s] Updating process node dependent CCOpt properties for the 45nm process node.
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 19: set_db init_ground_nets VSS
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 20: set_db init_power_nets VDD
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 26: set setup_file   "${TOP_DESIGN}_genus_xfer.invs_setup.tcl"
[03/14 19:03:00     27s] @file(innovus_pnr_jg.tcl) 29: source $setup_file
[03/14 19:03:00     27s] #@ Begin verbose source picorv32_genus_xfer.invs_setup.tcl
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.invs_setup.tcl) 9: set read_physical_allow_multiple_port_pin_without_must_join 1
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.invs_setup.tcl) 15: source ./picorv32_genus_xfer.flowkit_settings.tcl
[03/14 19:03:00     27s] #@ Begin verbose source ./picorv32_genus_xfer.flowkit_settings.tcl
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 17: if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 18: if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 19: if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 20: if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 21: if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 22: if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 23: if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 24: if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 25: if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 26: if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 27: if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 28: if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 29: if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 30: if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 31: if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 37: if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 38: if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 39: if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 40: if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 41: if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 42: if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 43: if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 44: if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 45: if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 46: if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 47: if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 48: if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 49: if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid b7c6a6ed-ac5f-4388-88e7-23f4c800d33e}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 50: if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 51: if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 52: if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 53: if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 54: if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 55: if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 56: if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 57: if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 58: if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 59: if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 60: if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 61: if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 62: if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.flowkit_settings.tcl) 63: if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
[03/14 19:03:00     27s] #@ End verbose source ./picorv32_genus_xfer.flowkit_settings.tcl
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.invs_setup.tcl) 17: source ./picorv32_genus_xfer.invs_init.tcl
[03/14 19:03:00     27s] #@ Begin verbose source ./picorv32_genus_xfer.invs_init.tcl
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.invs_init.tcl) 9: read_mmmc ./picorv32_genus_xfer.mmmc.tcl
[03/14 19:03:00     27s] #@ Begin verbose source ./picorv32_genus_xfer.mmmc.tcl
[03/14 19:03:00     27s] @file(picorv32_genus_xfer.mmmc.tcl) 8: create_library_set -name default_emulate_libset_max \
[03/14 19:03:00     27s]     -timing { /home/abc586/freepdk-45nm/stdcells.lib }
[03/14 19:03:01     27s] @file(picorv32_genus_xfer.mmmc.tcl) 12: create_opcond -name default_emulate_opcond -process 1.0 -voltage 1.1 -temperature 25.0
[03/14 19:03:01     27s] @file(picorv32_genus_xfer.mmmc.tcl) 15: create_timing_condition -name default_emulate_timing_cond_max \
[03/14 19:03:01     27s]     -opcond default_emulate_opcond \
[03/14 19:03:01     27s]     -library_sets { default_emulate_libset_max }
[03/14 19:03:01     27s] @file(picorv32_genus_xfer.mmmc.tcl) 20: create_rc_corner -name default_emulate_rc_corner \
[03/14 19:03:01     27s]     -temperature 25.0 \
[03/14 19:03:01     27s]     -pre_route_res 1.0 \
[03/14 19:03:01     27s]     -pre_route_cap 1.0 \
[03/14 19:03:01     27s]     -pre_route_clock_res 0.0 \
[03/14 19:03:01     27s]     -pre_route_clock_cap 0.0 \
[03/14 19:03:01     27s]     -post_route_res {1.0 1.0 1.0} \
[03/14 19:03:01     27s]     -post_route_cap {1.0 1.0 1.0} \
[03/14 19:03:01     27s]     -post_route_cross_cap {1.0 1.0 1.0} \
[03/14 19:03:01     27s]     -post_route_clock_res {1.0 1.0 1.0} \
[03/14 19:03:01     27s]     -post_route_clock_cap {1.0 1.0 1.0}
[03/14 19:03:01     27s] @file(picorv32_genus_xfer.mmmc.tcl) 33: create_delay_corner -name default_emulate_delay_corner \
[03/14 19:03:01     27s]     -early_timing_condition { default_emulate_timing_cond_max } \
[03/14 19:03:01     27s]     -late_timing_condition { default_emulate_timing_cond_max } \
[03/14 19:03:01     27s]     -early_rc_corner default_emulate_rc_corner \
[03/14 19:03:01     27s]     -late_rc_corner default_emulate_rc_corner
[03/14 19:03:01     27s] @file(picorv32_genus_xfer.mmmc.tcl) 40: create_constraint_mode -name default_emulate_constraint_mode \
[03/14 19:03:01     27s]     -sdc_files { .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc }
[03/14 19:03:01     27s] @file(picorv32_genus_xfer.mmmc.tcl) 44: create_analysis_view -name default_emulate_view \
[03/14 19:03:01     27s]     -constraint_mode default_emulate_constraint_mode \
[03/14 19:03:01     27s]     -delay_corner default_emulate_delay_corner
[03/14 19:03:01     27s] @file(picorv32_genus_xfer.mmmc.tcl) 49: set_analysis_view -setup { default_emulate_view } \
[03/14 19:03:01     27s]                   -hold { default_emulate_view }
[03/14 19:03:01     27s] #@ End verbose source ./picorv32_genus_xfer.mmmc.tcl
[03/14 19:03:01     27s] Reading default_emulate_libset_max timing library '/home/abc586/freepdk-45nm/stdcells.lib' ...
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /home/abc586/freepdk-45nm/stdcells.lib)
[03/14 19:03:01     27s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[03/14 19:03:01     28s] Read 135 cells in library 'NangateOpenCellLibrary' 
[03/14 19:03:01     28s] @file(picorv32_genus_xfer.invs_init.tcl) 11: read_physical -lef {/home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef}
[03/14 19:03:01     28s] 
[03/14 19:03:01     28s] Loading LEF file /home/abc586/freepdk-45nm/rtk-tech.lef ...
[03/14 19:03:01     28s] 
[03/14 19:03:01     28s] Loading LEF file /home/abc586/freepdk-45nm/stdcells.lef ...
[03/14 19:03:01     28s] Set DBUPerIGU to M2 pitch 380.
[03/14 19:03:01     28s] 
[03/14 19:03:01     28s] ##  Check design process and node:  ##
[03/14 19:03:01     28s] ##  Design tech node is not set.
[03/14 19:03:01     28s] 
[03/14 19:03:01     28s] 
[03/14 19:03:01     28s] viaInitial starts at Sun Mar 14 19:03:01 2021
[03/14 19:03:01     28s] viaInitial ends at Sun Mar 14 19:03:01 2021
[03/14 19:03:01     28s] @file(picorv32_genus_xfer.invs_init.tcl) 13: read_netlist ./picorv32_genus_xfer.v
[03/14 19:03:01     28s] #% Begin Load netlist data ... (date=03/14 19:03:01, mem=415.3M)
[03/14 19:03:01     28s] *** Begin netlist parsing (mem=560.6M) ***
[03/14 19:03:01     28s] Created 135 new cells from 1 timing libraries.
[03/14 19:03:01     28s] Reading netlist ...
[03/14 19:03:01     28s] Backslashed names will retain backslash and a trailing blank character.
[03/14 19:03:02     28s] Reading verilog netlist './picorv32_genus_xfer.v'
[03/14 19:03:02     28s] 
[03/14 19:03:02     28s] *** Memory Usage v#1 (Current mem = 565.645M, initial mem = 267.559M) ***
[03/14 19:03:02     28s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=565.6M) ***
[03/14 19:03:02     28s] #% End Load netlist data ... (date=03/14 19:03:02, total cpu=0:00:00.2, real=0:00:01.0, peak res=423.2M, current mem=423.2M)
[03/14 19:03:02     28s] Top level cell is picorv32.
[03/14 19:03:02     28s] Hooked 135 DB cells to tlib cells.
[03/14 19:03:02     28s] Starting recursive module instantiation check.
[03/14 19:03:02     28s] No recursion found.
[03/14 19:03:02     28s] Building hierarchical netlist for Cell picorv32 ...
[03/14 19:03:02     28s] *** Netlist is unique.
[03/14 19:03:02     28s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[03/14 19:03:02     28s] ** info: there are 136 modules.
[03/14 19:03:02     28s] ** info: there are 12109 stdCell insts.
[03/14 19:03:02     28s] 
[03/14 19:03:02     28s] *** Memory Usage v#1 (Current mem = 609.570M, initial mem = 267.559M) ***
[03/14 19:03:02     28s] @file(picorv32_genus_xfer.invs_init.tcl) 15: init_design
[03/14 19:03:02     28s] Set Default Net Delay as 1000 ps.
[03/14 19:03:02     28s] Set Default Net Load as 0.5 pF. 
[03/14 19:03:02     28s] Set Default Input Pin Transition as 0.1 ps.
[03/14 19:03:02     28s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[03/14 19:03:02     28s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[03/14 19:03:02     28s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[03/14 19:03:02     29s] Extraction setup Started 
[03/14 19:03:02     29s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 19:03:02     29s] Type 'man IMPEXT-2773' for more detail.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/14 19:03:02     29s] Summary of Active RC-Corners : 
[03/14 19:03:02     29s]  
[03/14 19:03:02     29s]  Analysis View: default_emulate_view
[03/14 19:03:02     29s]     RC-Corner Name        : default_emulate_rc_corner
[03/14 19:03:02     29s]     RC-Corner Index       : 0
[03/14 19:03:02     29s]     RC-Corner Temperature : 25 Celsius
[03/14 19:03:02     29s]     RC-Corner Cap Table   : ''
[03/14 19:03:02     29s]     RC-Corner PreRoute Res Factor         : 1
[03/14 19:03:02     29s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 19:03:02     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 19:03:02     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 19:03:02     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 19:03:02     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[03/14 19:03:02     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[03/14 19:03:02     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/14 19:03:02     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/14 19:03:02     29s] Updating RC grid for preRoute extraction ...
[03/14 19:03:02     29s] Initializing multi-corner resistance tables ...
[03/14 19:03:02     29s] *Info: initialize multi-corner CTS.
[03/14 19:03:02     29s] Reading timing constraints file './/picorv32_genus_xfer.default_emulate_constraint_mode.sdc' ...
[03/14 19:03:03     29s] Current (total cpu=0:00:29.3, real=0:00:30.0, peak res=568.0M, current mem=566.3M)
[03/14 19:03:03     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc, Line 9).
[03/14 19:03:03     29s] 
[03/14 19:03:03     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc, Line 10).
[03/14 19:03:03     29s] 
[03/14 19:03:03     29s] picorv32
[03/14 19:03:03     29s] INFO (CTE): Reading of timing constraints file .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[03/14 19:03:03     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=573.6M, current mem=573.6M)
[03/14 19:03:03     29s] Current (total cpu=0:00:29.4, real=0:00:30.0, peak res=573.6M, current mem=573.6M)
[03/14 19:03:03     29s] Creating Cell Server ...(0, 1, 1, 1)
[03/14 19:03:03     29s] Summary for sequential cells identification: 
[03/14 19:03:03     29s]   Identified SBFF number: 16
[03/14 19:03:03     29s]   Identified MBFF number: 0
[03/14 19:03:03     29s]   Identified SB Latch number: 0
[03/14 19:03:03     29s]   Identified MB Latch number: 0
[03/14 19:03:03     29s]   Not identified SBFF number: 0
[03/14 19:03:03     29s]   Not identified MBFF number: 0
[03/14 19:03:03     29s]   Not identified SB Latch number: 0
[03/14 19:03:03     29s]   Not identified MB Latch number: 0
[03/14 19:03:03     29s]   Number of sequential cells which are not FFs: 13
[03/14 19:03:03     29s] Total number of combinational cells: 100
[03/14 19:03:03     29s] Total number of sequential cells: 29
[03/14 19:03:03     29s] Total number of tristate cells: 6
[03/14 19:03:03     29s] Total number of level shifter cells: 0
[03/14 19:03:03     29s] Total number of power gating cells: 0
[03/14 19:03:03     29s] Total number of isolation cells: 0
[03/14 19:03:03     29s] Total number of power switch cells: 0
[03/14 19:03:03     29s] Total number of pulse generator cells: 0
[03/14 19:03:03     29s] Total number of always on buffers: 0
[03/14 19:03:03     29s] Total number of retention cells: 0
[03/14 19:03:03     29s] Creating Cell Server, finished. 
[03/14 19:03:03     29s] 
[03/14 19:03:03     29s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[03/14 19:03:03     29s] Total number of usable buffers: 9
[03/14 19:03:03     29s] List of unusable buffers:
[03/14 19:03:03     29s] Total number of unusable buffers: 0
[03/14 19:03:03     29s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[03/14 19:03:03     29s] Total number of usable inverters: 6
[03/14 19:03:03     29s] List of unusable inverters:
[03/14 19:03:03     29s] Total number of unusable inverters: 0
[03/14 19:03:03     29s] List of identified usable delay cells:
[03/14 19:03:03     29s] Total number of identified usable delay cells: 0
[03/14 19:03:03     29s] List of identified unusable delay cells:
[03/14 19:03:03     29s] Total number of identified unusable delay cells: 0
[03/14 19:03:03     29s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[03/14 19:03:03     29s] Deleting Cell Server ...
[03/14 19:03:03     29s] #@ End verbose source ./picorv32_genus_xfer.invs_init.tcl
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.invs_setup.tcl) 21: read_metric -id current ./picorv32_genus_xfer.metrics.json 
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.invs_setup.tcl) 24: source ./picorv32_genus_xfer.attrs.tcl
[03/14 19:03:03     29s] #@ Begin verbose source ./picorv32_genus_xfer.attrs.tcl
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.attrs.tcl) 1: if {! [is_attribute wlec_internal_to_write_lec_db_for_invocation -obj_type root]} {define_attribute -obj_type root -category lec -data_type string -help_string {Capture internal write_lec variables.} wlec_internal_to_write_lec_db_for_invocation}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.attrs.tcl) 2: if {! [is_attribute wlec_internal_to_write_lec_db_for_label -obj_type root]} {define_attribute -obj_type root -category lec -data_type string -help_string {Capture internal write_lec variables.} wlec_internal_to_write_lec_db_for_label}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.attrs.tcl) 3: if {! [is_attribute wlec_internal_to_write_lec_label_data -obj_type root]} {define_attribute -obj_type root -category lec -data_type string -help_string {Capture internal write_lec variables.} wlec_internal_to_write_lec_label_data}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.attrs.tcl) 4: set_db wlec_internal_to_write_lec_label_data {{calling_function write_lec top_design picorv32 label rtl fvdir fv/picorv32 filename N/A filename_absolute N/A} {calling_function write_lec top_design picorv32 label fv_map fvdir fv/picorv32 filename fv/picorv32/fv_map.v.gz filename_absolute /home/abc586/currentResearch/robust-pnr-time/benchmarks/aspdac/picorv32/run_core250/GENUS/fv/picorv32/fv_map.v.gz}}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.attrs.tcl) 5: set_db wlec_internal_to_write_lec_db_for_label {write_lec {picorv32 {fv_map {do_set_vars {{set env(RC_VERSION)     "18.14-s037_1"} {set env(CDN_SYNTH_ROOT) "/opt/cadence/installs/GENUS181/tools.lnx86"} {set CDN_SYNTH_ROOT      "/opt/cadence/installs/GENUS181/tools.lnx86"} {set env(CW_DIR) "/opt/cadence/installs/GENUS181/tools.lnx86/lib/chipware"} {set CW_DIR      "/opt/cadence/installs/GENUS181/tools.lnx86/lib/chipware"}} do_set_naming {{set_naming_style rc -golden} {set_naming_rule "%s\[%d\]" -instance_array -golden} {set_naming_rule "%s_reg" -register -golden} {set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden} {set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden}} do_set_hdl_options {{# Align LEC's treatment of mismatched port widths with constant} {# connections with Genus's. Genus message CDFG-467 and LEC message} {# HRC3.6 may indicate the presence of this issue. This option is} {# only available with LEC 17.20-d301 or later.} {set lec_version_required "17.20301"} if\ \{\$lec_version\ >=\ \$lec_version_required\}\ \{ {    set_hdl_options -const_port_extend} \} {set_hdl_options -VERILOG_INCLUDE_DIR "incdir:sep:src:cwd"}} do_set_undriven {{set_undriven_signal 0 -golden}} do_set_undefined {{# default is to error out when module definitions are missing} {set_undefined_cell black_box -noascend -both}} do_read_library {{add_search_path . /opt/cadence/installs/GENUS181/tools.lnx86/lib/tech * -library -both} {read_library -liberty -both   /home/abc586/freepdk-45nm/stdcells.lib}} do_read_rtl {{add_search_path . -design -golden} {read_design     -merge bbox -golden -lastmod -noelab -verilog2k -f file_list.f} {elaborate_design -golden -root {picorv32} -rootonly -rootonly  }} do_read_design_revised {{read_design -verilog95   -revised -lastmod -noelab fv/picorv32/fv_map.v.gz} {elaborate_design -revised -root {picorv32}}} do_uniquify {{uniquify -all -nolib -golden}} do_int_reports {report_design_data report_black_box} do_flatten {{set_flatten_model -seq_constant} {set_flatten_model -seq_constant_x_to 0} {set_flatten_model -nodff_to_dlat_zero} {set_flatten_model -nodff_to_dlat_feedback} {set_flatten_model -hier_seq_merge}} alias_file_name {singlebit {original_name fv/picorv32/fv_map.singlebit.original_name.alias.json.gz hdl_name fv/picorv32/fv_map.singlebit.hdl_name.alias.json.gz}} do_alias_mapping {{#add_name_alias fv/picorv32/fv_map.singlebit.original_name.alias.json.gz -revised} {#set_mapping_method -alias -revised} {#add_renaming_rule r1alias _reg((\\\[%w\\\])*(/U\\\$%d)*)$ @1 -type dff dlat -both}} mapping_file_name fv/picorv32/fv_map.map.do revised_hier_compare 1 retimed_modules {} unresolved_modules {} partial_sum_outputs_modules {} lock true}}}}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.attrs.tcl) 6: set_db wlec_internal_to_write_lec_db_for_invocation {write_lec {picorv32 {fvdir fv/picorv32 current_label fv_map smart_lec false exit_at_end 1 dofile_replace 0 dofile_name fv/picorv32/rtl_to_fv_map.do logfile_name fv/picorv32/rtl_to_fv_map.log outdir {} verbose 0 save_session {} checkpoint {} no_dft 0 no_lp 0 sim_lib {} sim_plus_lib 0 env_vars {} pre_read {} pre_design_read {} pre_compare {} pre_exit {} dft_constraint_file {} cw_sim {} golden_cpf {} revised_cpf {} golden_1801 {} revised_1801 {} golden_design rtl revised_design fv/picorv32/fv_map.v.gz revised_design_legacy {} hier_compare 1 flat_compare 0 no_insert_iso_in_dof 0 lp_ec_flow 0 lp_cpf_flow 0 lp_1801_flow 0 pipeline_comp_exists 0 need_retiming_lec 0 jtag_macro_exists_in_golden 0 cw_comp_list {} pipeline_comps {} vhdl_specified_as_golden {} hdl_param {} share_dp_analysis -share dft_constraints {} top_design_in_rtl picorv32 top_design_in_lec picorv32 start_time 1615762137736853 label_list {rtl fv_map} revised_design_normalized /home/abc586/currentResearch/robust-pnr-time/benchmarks/aspdac/picorv32/run_core250/GENUS/fv/picorv32/fv_map.v.gz imp_label_rev fv_map rtl_top {} auto_analyze true analyze_abort false analyze_setup false cg_declone_hier_compare true name_for_alias_flow original_name alias_flow true mapping_file_flow true add_golden_driver_info true cut_point none add_noblack_box_retime_subdesign true parallel_threads 4 compare_threads 4 hier_comp_threshold 50 low_power_analysis false write_cpf_lp_ec_flow true use_cpf_for_library true stop_after_syn_eqn_mismatch false set_cdn_synth_root false composite_compare true ncprotect_keydb true uniquify true retimed_module_uniquify true use_io_pad true use_constant_function_timing_model true use_lec_model true one_hot_mux false g1_has_iso_inserted false use_extconst false multithread_license_list {} golden_is_rtl 1 golden_cpf_files {} revised_cpf_files {} golden_1801_files {} revised_1801_files {} fvdir_list fv/picorv32 cw_vhdllib_list {} cw_model_list {} auto_verilog_detect_is_used {} all_clk clk all_test_clk {} pincon_rvz {} pincon_gdn {} generating_fv_map_info 1 rcv_vi_index 1 need_datapath_lec 1 hier_dofile_index 1}}}
[03/14 19:03:03     29s] #@ End verbose source ./picorv32_genus_xfer.attrs.tcl
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.invs_setup.tcl) 27: source ./picorv32_genus_xfer.preserve.tcl
[03/14 19:03:03     29s] #@ Begin verbose source ./picorv32_genus_xfer.preserve.tcl
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 5: set_db base_cell:ANTENNA_X1 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 6: set_db base_cell:WELLTAP_X1 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 7: set_db base_cell:FILLCELL_X1 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 8: set_db base_cell:FILLCELL_X2 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 9: set_db base_cell:FILLCELL_X4 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 10: set_db base_cell:FILLCELL_X8 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 11: set_db base_cell:FILLCELL_X16 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 12: set_db base_cell:FILLCELL_X32 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 13: set_db base_cell:LOGIC0_X1 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 14: set_db base_cell:LOGIC1_X1 .dont_use true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 17: set_db base_cell:ANTENNA_X1 .dont_touch true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 18: set_db base_cell:WELLTAP_X1 .dont_touch true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 19: set_db base_cell:FILLCELL_X1 .dont_touch true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 20: set_db base_cell:FILLCELL_X2 .dont_touch true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 21: set_db base_cell:FILLCELL_X4 .dont_touch true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 22: set_db base_cell:FILLCELL_X8 .dont_touch true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 23: set_db base_cell:FILLCELL_X16 .dont_touch true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 24: set_db base_cell:FILLCELL_X32 .dont_touch true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 25: set_db base_cell:LOGIC0_X1 .dont_touch true
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.preserve.tcl) 26: set_db base_cell:LOGIC1_X1 .dont_touch true
[03/14 19:03:03     29s] #@ End verbose source ./picorv32_genus_xfer.preserve.tcl
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.invs_setup.tcl) 33: source ./picorv32_genus_xfer.mode
[03/14 19:03:03     29s] #@ Begin verbose source ./picorv32_genus_xfer.mode
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.mode) 12: set_db timing_apply_default_primary_input_assertion false
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.mode) 13: set_db timing_clock_phase_propagation both
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.mode) 14: set_db timing_analysis_async_checks no_async
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.mode) 15: set_db extract_rc_layer_independent 1
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.mode) 16: set_db place_global_reorder_scan false
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.mode) 17: set_db extract_rc_engine pre_route
[03/14 19:03:03     29s] #@ End verbose source ./picorv32_genus_xfer.mode
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.invs_setup.tcl) 37: if {[is_attribute -obj_type port original_name] && [is_attribute -obj_type pin original_name] && [is_attribute -obj_type pin is_phase_inverted]} {
[03/14 19:03:03     29s]   source ./picorv32_genus_xfer.wnm_attrs.tcl
[03/14 19:03:03     29s] }
[03/14 19:03:03     29s] #@ Begin verbose source ./picorv32_genus_xfer.wnm_attrs.tcl
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1: set_db port:picorv32/clk .original_name {clk}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2: set_db port:picorv32/resetn .original_name {resetn}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3: set_db port:picorv32/mem_ready .original_name {mem_ready}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 4: set_db {port:picorv32/mem_rdata[31]} .original_name {mem_rdata[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 5: set_db {port:picorv32/mem_rdata[30]} .original_name {mem_rdata[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 6: set_db {port:picorv32/mem_rdata[29]} .original_name {mem_rdata[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 7: set_db {port:picorv32/mem_rdata[28]} .original_name {mem_rdata[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 8: set_db {port:picorv32/mem_rdata[27]} .original_name {mem_rdata[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 9: set_db {port:picorv32/mem_rdata[26]} .original_name {mem_rdata[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 10: set_db {port:picorv32/mem_rdata[25]} .original_name {mem_rdata[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 11: set_db {port:picorv32/mem_rdata[24]} .original_name {mem_rdata[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 12: set_db {port:picorv32/mem_rdata[23]} .original_name {mem_rdata[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 13: set_db {port:picorv32/mem_rdata[22]} .original_name {mem_rdata[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 14: set_db {port:picorv32/mem_rdata[21]} .original_name {mem_rdata[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 15: set_db {port:picorv32/mem_rdata[20]} .original_name {mem_rdata[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 16: set_db {port:picorv32/mem_rdata[19]} .original_name {mem_rdata[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 17: set_db {port:picorv32/mem_rdata[18]} .original_name {mem_rdata[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 18: set_db {port:picorv32/mem_rdata[17]} .original_name {mem_rdata[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 19: set_db {port:picorv32/mem_rdata[16]} .original_name {mem_rdata[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 20: set_db {port:picorv32/mem_rdata[15]} .original_name {mem_rdata[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 21: set_db {port:picorv32/mem_rdata[14]} .original_name {mem_rdata[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 22: set_db {port:picorv32/mem_rdata[13]} .original_name {mem_rdata[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 23: set_db {port:picorv32/mem_rdata[12]} .original_name {mem_rdata[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 24: set_db {port:picorv32/mem_rdata[11]} .original_name {mem_rdata[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 25: set_db {port:picorv32/mem_rdata[10]} .original_name {mem_rdata[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 26: set_db {port:picorv32/mem_rdata[9]} .original_name {mem_rdata[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 27: set_db {port:picorv32/mem_rdata[8]} .original_name {mem_rdata[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 28: set_db {port:picorv32/mem_rdata[7]} .original_name {mem_rdata[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 29: set_db {port:picorv32/mem_rdata[6]} .original_name {mem_rdata[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 30: set_db {port:picorv32/mem_rdata[5]} .original_name {mem_rdata[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 31: set_db {port:picorv32/mem_rdata[4]} .original_name {mem_rdata[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 32: set_db {port:picorv32/mem_rdata[3]} .original_name {mem_rdata[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 33: set_db {port:picorv32/mem_rdata[2]} .original_name {mem_rdata[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 34: set_db {port:picorv32/mem_rdata[1]} .original_name {mem_rdata[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 35: set_db {port:picorv32/mem_rdata[0]} .original_name {mem_rdata[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 36: set_db port:picorv32/pcpi_wr .original_name {pcpi_wr}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 37: set_db {port:picorv32/pcpi_rd[31]} .original_name {pcpi_rd[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 38: set_db {port:picorv32/pcpi_rd[30]} .original_name {pcpi_rd[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 39: set_db {port:picorv32/pcpi_rd[29]} .original_name {pcpi_rd[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 40: set_db {port:picorv32/pcpi_rd[28]} .original_name {pcpi_rd[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 41: set_db {port:picorv32/pcpi_rd[27]} .original_name {pcpi_rd[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 42: set_db {port:picorv32/pcpi_rd[26]} .original_name {pcpi_rd[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 43: set_db {port:picorv32/pcpi_rd[25]} .original_name {pcpi_rd[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 44: set_db {port:picorv32/pcpi_rd[24]} .original_name {pcpi_rd[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 45: set_db {port:picorv32/pcpi_rd[23]} .original_name {pcpi_rd[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 46: set_db {port:picorv32/pcpi_rd[22]} .original_name {pcpi_rd[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 47: set_db {port:picorv32/pcpi_rd[21]} .original_name {pcpi_rd[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 48: set_db {port:picorv32/pcpi_rd[20]} .original_name {pcpi_rd[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 49: set_db {port:picorv32/pcpi_rd[19]} .original_name {pcpi_rd[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 50: set_db {port:picorv32/pcpi_rd[18]} .original_name {pcpi_rd[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 51: set_db {port:picorv32/pcpi_rd[17]} .original_name {pcpi_rd[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 52: set_db {port:picorv32/pcpi_rd[16]} .original_name {pcpi_rd[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 53: set_db {port:picorv32/pcpi_rd[15]} .original_name {pcpi_rd[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 54: set_db {port:picorv32/pcpi_rd[14]} .original_name {pcpi_rd[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 55: set_db {port:picorv32/pcpi_rd[13]} .original_name {pcpi_rd[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 56: set_db {port:picorv32/pcpi_rd[12]} .original_name {pcpi_rd[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 57: set_db {port:picorv32/pcpi_rd[11]} .original_name {pcpi_rd[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 58: set_db {port:picorv32/pcpi_rd[10]} .original_name {pcpi_rd[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 59: set_db {port:picorv32/pcpi_rd[9]} .original_name {pcpi_rd[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 60: set_db {port:picorv32/pcpi_rd[8]} .original_name {pcpi_rd[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 61: set_db {port:picorv32/pcpi_rd[7]} .original_name {pcpi_rd[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 62: set_db {port:picorv32/pcpi_rd[6]} .original_name {pcpi_rd[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 63: set_db {port:picorv32/pcpi_rd[5]} .original_name {pcpi_rd[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 64: set_db {port:picorv32/pcpi_rd[4]} .original_name {pcpi_rd[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 65: set_db {port:picorv32/pcpi_rd[3]} .original_name {pcpi_rd[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 66: set_db {port:picorv32/pcpi_rd[2]} .original_name {pcpi_rd[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 67: set_db {port:picorv32/pcpi_rd[1]} .original_name {pcpi_rd[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 68: set_db {port:picorv32/pcpi_rd[0]} .original_name {pcpi_rd[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 69: set_db port:picorv32/pcpi_wait .original_name {pcpi_wait}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 70: set_db port:picorv32/pcpi_ready .original_name {pcpi_ready}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 71: set_db {port:picorv32/irq[31]} .original_name {irq[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 72: set_db {port:picorv32/irq[30]} .original_name {irq[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 73: set_db {port:picorv32/irq[29]} .original_name {irq[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 74: set_db {port:picorv32/irq[28]} .original_name {irq[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 75: set_db {port:picorv32/irq[27]} .original_name {irq[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 76: set_db {port:picorv32/irq[26]} .original_name {irq[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 77: set_db {port:picorv32/irq[25]} .original_name {irq[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 78: set_db {port:picorv32/irq[24]} .original_name {irq[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 79: set_db {port:picorv32/irq[23]} .original_name {irq[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 80: set_db {port:picorv32/irq[22]} .original_name {irq[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 81: set_db {port:picorv32/irq[21]} .original_name {irq[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 82: set_db {port:picorv32/irq[20]} .original_name {irq[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 83: set_db {port:picorv32/irq[19]} .original_name {irq[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 84: set_db {port:picorv32/irq[18]} .original_name {irq[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 85: set_db {port:picorv32/irq[17]} .original_name {irq[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 86: set_db {port:picorv32/irq[16]} .original_name {irq[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 87: set_db {port:picorv32/irq[15]} .original_name {irq[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 88: set_db {port:picorv32/irq[14]} .original_name {irq[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 89: set_db {port:picorv32/irq[13]} .original_name {irq[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 90: set_db {port:picorv32/irq[12]} .original_name {irq[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 91: set_db {port:picorv32/irq[11]} .original_name {irq[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 92: set_db {port:picorv32/irq[10]} .original_name {irq[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 93: set_db {port:picorv32/irq[9]} .original_name {irq[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 94: set_db {port:picorv32/irq[8]} .original_name {irq[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 95: set_db {port:picorv32/irq[7]} .original_name {irq[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 96: set_db {port:picorv32/irq[6]} .original_name {irq[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 97: set_db {port:picorv32/irq[5]} .original_name {irq[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 98: set_db {port:picorv32/irq[4]} .original_name {irq[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 99: set_db {port:picorv32/irq[3]} .original_name {irq[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 100: set_db {port:picorv32/irq[2]} .original_name {irq[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 101: set_db {port:picorv32/irq[1]} .original_name {irq[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 102: set_db {port:picorv32/irq[0]} .original_name {irq[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 103: set_db port:picorv32/trap .original_name {trap}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 104: set_db port:picorv32/mem_valid .original_name {mem_valid}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 105: set_db port:picorv32/mem_instr .original_name {mem_instr}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 106: set_db {port:picorv32/mem_addr[31]} .original_name {mem_addr[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 107: set_db {port:picorv32/mem_addr[30]} .original_name {mem_addr[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 108: set_db {port:picorv32/mem_addr[29]} .original_name {mem_addr[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 109: set_db {port:picorv32/mem_addr[28]} .original_name {mem_addr[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 110: set_db {port:picorv32/mem_addr[27]} .original_name {mem_addr[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 111: set_db {port:picorv32/mem_addr[26]} .original_name {mem_addr[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 112: set_db {port:picorv32/mem_addr[25]} .original_name {mem_addr[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 113: set_db {port:picorv32/mem_addr[24]} .original_name {mem_addr[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 114: set_db {port:picorv32/mem_addr[23]} .original_name {mem_addr[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 115: set_db {port:picorv32/mem_addr[22]} .original_name {mem_addr[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 116: set_db {port:picorv32/mem_addr[21]} .original_name {mem_addr[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 117: set_db {port:picorv32/mem_addr[20]} .original_name {mem_addr[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 118: set_db {port:picorv32/mem_addr[19]} .original_name {mem_addr[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 119: set_db {port:picorv32/mem_addr[18]} .original_name {mem_addr[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 120: set_db {port:picorv32/mem_addr[17]} .original_name {mem_addr[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 121: set_db {port:picorv32/mem_addr[16]} .original_name {mem_addr[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 122: set_db {port:picorv32/mem_addr[15]} .original_name {mem_addr[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 123: set_db {port:picorv32/mem_addr[14]} .original_name {mem_addr[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 124: set_db {port:picorv32/mem_addr[13]} .original_name {mem_addr[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 125: set_db {port:picorv32/mem_addr[12]} .original_name {mem_addr[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 126: set_db {port:picorv32/mem_addr[11]} .original_name {mem_addr[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 127: set_db {port:picorv32/mem_addr[10]} .original_name {mem_addr[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 128: set_db {port:picorv32/mem_addr[9]} .original_name {mem_addr[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 129: set_db {port:picorv32/mem_addr[8]} .original_name {mem_addr[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 130: set_db {port:picorv32/mem_addr[7]} .original_name {mem_addr[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 131: set_db {port:picorv32/mem_addr[6]} .original_name {mem_addr[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 132: set_db {port:picorv32/mem_addr[5]} .original_name {mem_addr[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 133: set_db {port:picorv32/mem_addr[4]} .original_name {mem_addr[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 134: set_db {port:picorv32/mem_addr[3]} .original_name {mem_addr[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 135: set_db {port:picorv32/mem_addr[2]} .original_name {mem_addr[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 136: set_db {port:picorv32/mem_addr[1]} .original_name {mem_addr[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 137: set_db {port:picorv32/mem_addr[0]} .original_name {mem_addr[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 138: set_db {port:picorv32/mem_wdata[31]} .original_name {mem_wdata[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 139: set_db {port:picorv32/mem_wdata[30]} .original_name {mem_wdata[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 140: set_db {port:picorv32/mem_wdata[29]} .original_name {mem_wdata[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 141: set_db {port:picorv32/mem_wdata[28]} .original_name {mem_wdata[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 142: set_db {port:picorv32/mem_wdata[27]} .original_name {mem_wdata[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 143: set_db {port:picorv32/mem_wdata[26]} .original_name {mem_wdata[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 144: set_db {port:picorv32/mem_wdata[25]} .original_name {mem_wdata[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 145: set_db {port:picorv32/mem_wdata[24]} .original_name {mem_wdata[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 146: set_db {port:picorv32/mem_wdata[23]} .original_name {mem_wdata[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 147: set_db {port:picorv32/mem_wdata[22]} .original_name {mem_wdata[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 148: set_db {port:picorv32/mem_wdata[21]} .original_name {mem_wdata[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 149: set_db {port:picorv32/mem_wdata[20]} .original_name {mem_wdata[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 150: set_db {port:picorv32/mem_wdata[19]} .original_name {mem_wdata[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 151: set_db {port:picorv32/mem_wdata[18]} .original_name {mem_wdata[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 152: set_db {port:picorv32/mem_wdata[17]} .original_name {mem_wdata[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 153: set_db {port:picorv32/mem_wdata[16]} .original_name {mem_wdata[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 154: set_db {port:picorv32/mem_wdata[15]} .original_name {mem_wdata[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 155: set_db {port:picorv32/mem_wdata[14]} .original_name {mem_wdata[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 156: set_db {port:picorv32/mem_wdata[13]} .original_name {mem_wdata[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 157: set_db {port:picorv32/mem_wdata[12]} .original_name {mem_wdata[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 158: set_db {port:picorv32/mem_wdata[11]} .original_name {mem_wdata[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 159: set_db {port:picorv32/mem_wdata[10]} .original_name {mem_wdata[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 160: set_db {port:picorv32/mem_wdata[9]} .original_name {mem_wdata[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 161: set_db {port:picorv32/mem_wdata[8]} .original_name {mem_wdata[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 162: set_db {port:picorv32/mem_wdata[7]} .original_name {mem_wdata[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 163: set_db {port:picorv32/mem_wdata[6]} .original_name {mem_wdata[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 164: set_db {port:picorv32/mem_wdata[5]} .original_name {mem_wdata[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 165: set_db {port:picorv32/mem_wdata[4]} .original_name {mem_wdata[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 166: set_db {port:picorv32/mem_wdata[3]} .original_name {mem_wdata[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 167: set_db {port:picorv32/mem_wdata[2]} .original_name {mem_wdata[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 168: set_db {port:picorv32/mem_wdata[1]} .original_name {mem_wdata[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 169: set_db {port:picorv32/mem_wdata[0]} .original_name {mem_wdata[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 170: set_db {port:picorv32/mem_wstrb[3]} .original_name {mem_wstrb[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 171: set_db {port:picorv32/mem_wstrb[2]} .original_name {mem_wstrb[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 172: set_db {port:picorv32/mem_wstrb[1]} .original_name {mem_wstrb[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 173: set_db {port:picorv32/mem_wstrb[0]} .original_name {mem_wstrb[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 174: set_db port:picorv32/mem_la_read .original_name {mem_la_read}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 175: set_db port:picorv32/mem_la_write .original_name {mem_la_write}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 176: set_db {port:picorv32/mem_la_addr[31]} .original_name {mem_la_addr[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 177: set_db {port:picorv32/mem_la_addr[30]} .original_name {mem_la_addr[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 178: set_db {port:picorv32/mem_la_addr[29]} .original_name {mem_la_addr[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 179: set_db {port:picorv32/mem_la_addr[28]} .original_name {mem_la_addr[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 180: set_db {port:picorv32/mem_la_addr[27]} .original_name {mem_la_addr[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 181: set_db {port:picorv32/mem_la_addr[26]} .original_name {mem_la_addr[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 182: set_db {port:picorv32/mem_la_addr[25]} .original_name {mem_la_addr[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 183: set_db {port:picorv32/mem_la_addr[24]} .original_name {mem_la_addr[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 184: set_db {port:picorv32/mem_la_addr[23]} .original_name {mem_la_addr[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 185: set_db {port:picorv32/mem_la_addr[22]} .original_name {mem_la_addr[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 186: set_db {port:picorv32/mem_la_addr[21]} .original_name {mem_la_addr[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 187: set_db {port:picorv32/mem_la_addr[20]} .original_name {mem_la_addr[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 188: set_db {port:picorv32/mem_la_addr[19]} .original_name {mem_la_addr[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 189: set_db {port:picorv32/mem_la_addr[18]} .original_name {mem_la_addr[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 190: set_db {port:picorv32/mem_la_addr[17]} .original_name {mem_la_addr[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 191: set_db {port:picorv32/mem_la_addr[16]} .original_name {mem_la_addr[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 192: set_db {port:picorv32/mem_la_addr[15]} .original_name {mem_la_addr[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 193: set_db {port:picorv32/mem_la_addr[14]} .original_name {mem_la_addr[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 194: set_db {port:picorv32/mem_la_addr[13]} .original_name {mem_la_addr[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 195: set_db {port:picorv32/mem_la_addr[12]} .original_name {mem_la_addr[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 196: set_db {port:picorv32/mem_la_addr[11]} .original_name {mem_la_addr[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 197: set_db {port:picorv32/mem_la_addr[10]} .original_name {mem_la_addr[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 198: set_db {port:picorv32/mem_la_addr[9]} .original_name {mem_la_addr[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 199: set_db {port:picorv32/mem_la_addr[8]} .original_name {mem_la_addr[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 200: set_db {port:picorv32/mem_la_addr[7]} .original_name {mem_la_addr[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 201: set_db {port:picorv32/mem_la_addr[6]} .original_name {mem_la_addr[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 202: set_db {port:picorv32/mem_la_addr[5]} .original_name {mem_la_addr[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 203: set_db {port:picorv32/mem_la_addr[4]} .original_name {mem_la_addr[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 204: set_db {port:picorv32/mem_la_addr[3]} .original_name {mem_la_addr[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 205: set_db {port:picorv32/mem_la_addr[2]} .original_name {mem_la_addr[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 206: set_db {port:picorv32/mem_la_addr[1]} .original_name {mem_la_addr[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 207: set_db {port:picorv32/mem_la_addr[0]} .original_name {mem_la_addr[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 208: set_db {port:picorv32/mem_la_wdata[31]} .original_name {mem_la_wdata[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 209: set_db {port:picorv32/mem_la_wdata[30]} .original_name {mem_la_wdata[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 210: set_db {port:picorv32/mem_la_wdata[29]} .original_name {mem_la_wdata[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 211: set_db {port:picorv32/mem_la_wdata[28]} .original_name {mem_la_wdata[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 212: set_db {port:picorv32/mem_la_wdata[27]} .original_name {mem_la_wdata[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 213: set_db {port:picorv32/mem_la_wdata[26]} .original_name {mem_la_wdata[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 214: set_db {port:picorv32/mem_la_wdata[25]} .original_name {mem_la_wdata[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 215: set_db {port:picorv32/mem_la_wdata[24]} .original_name {mem_la_wdata[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 216: set_db {port:picorv32/mem_la_wdata[23]} .original_name {mem_la_wdata[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 217: set_db {port:picorv32/mem_la_wdata[22]} .original_name {mem_la_wdata[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 218: set_db {port:picorv32/mem_la_wdata[21]} .original_name {mem_la_wdata[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 219: set_db {port:picorv32/mem_la_wdata[20]} .original_name {mem_la_wdata[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 220: set_db {port:picorv32/mem_la_wdata[19]} .original_name {mem_la_wdata[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 221: set_db {port:picorv32/mem_la_wdata[18]} .original_name {mem_la_wdata[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 222: set_db {port:picorv32/mem_la_wdata[17]} .original_name {mem_la_wdata[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 223: set_db {port:picorv32/mem_la_wdata[16]} .original_name {mem_la_wdata[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 224: set_db {port:picorv32/mem_la_wdata[15]} .original_name {mem_la_wdata[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 225: set_db {port:picorv32/mem_la_wdata[14]} .original_name {mem_la_wdata[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 226: set_db {port:picorv32/mem_la_wdata[13]} .original_name {mem_la_wdata[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 227: set_db {port:picorv32/mem_la_wdata[12]} .original_name {mem_la_wdata[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 228: set_db {port:picorv32/mem_la_wdata[11]} .original_name {mem_la_wdata[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 229: set_db {port:picorv32/mem_la_wdata[10]} .original_name {mem_la_wdata[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 230: set_db {port:picorv32/mem_la_wdata[9]} .original_name {mem_la_wdata[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 231: set_db {port:picorv32/mem_la_wdata[8]} .original_name {mem_la_wdata[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 232: set_db {port:picorv32/mem_la_wdata[7]} .original_name {mem_la_wdata[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 233: set_db {port:picorv32/mem_la_wdata[6]} .original_name {mem_la_wdata[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 234: set_db {port:picorv32/mem_la_wdata[5]} .original_name {mem_la_wdata[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 235: set_db {port:picorv32/mem_la_wdata[4]} .original_name {mem_la_wdata[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 236: set_db {port:picorv32/mem_la_wdata[3]} .original_name {mem_la_wdata[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 237: set_db {port:picorv32/mem_la_wdata[2]} .original_name {mem_la_wdata[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 238: set_db {port:picorv32/mem_la_wdata[1]} .original_name {mem_la_wdata[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 239: set_db {port:picorv32/mem_la_wdata[0]} .original_name {mem_la_wdata[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 240: set_db {port:picorv32/mem_la_wstrb[3]} .original_name {mem_la_wstrb[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 241: set_db {port:picorv32/mem_la_wstrb[2]} .original_name {mem_la_wstrb[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 242: set_db {port:picorv32/mem_la_wstrb[1]} .original_name {mem_la_wstrb[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 243: set_db {port:picorv32/mem_la_wstrb[0]} .original_name {mem_la_wstrb[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 244: set_db port:picorv32/pcpi_valid .original_name {pcpi_valid}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 245: set_db {port:picorv32/pcpi_insn[31]} .original_name {pcpi_insn[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 246: set_db {port:picorv32/pcpi_insn[30]} .original_name {pcpi_insn[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 247: set_db {port:picorv32/pcpi_insn[29]} .original_name {pcpi_insn[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 248: set_db {port:picorv32/pcpi_insn[28]} .original_name {pcpi_insn[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 249: set_db {port:picorv32/pcpi_insn[27]} .original_name {pcpi_insn[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 250: set_db {port:picorv32/pcpi_insn[26]} .original_name {pcpi_insn[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 251: set_db {port:picorv32/pcpi_insn[25]} .original_name {pcpi_insn[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 252: set_db {port:picorv32/pcpi_insn[24]} .original_name {pcpi_insn[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 253: set_db {port:picorv32/pcpi_insn[23]} .original_name {pcpi_insn[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 254: set_db {port:picorv32/pcpi_insn[22]} .original_name {pcpi_insn[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 255: set_db {port:picorv32/pcpi_insn[21]} .original_name {pcpi_insn[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 256: set_db {port:picorv32/pcpi_insn[20]} .original_name {pcpi_insn[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 257: set_db {port:picorv32/pcpi_insn[19]} .original_name {pcpi_insn[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 258: set_db {port:picorv32/pcpi_insn[18]} .original_name {pcpi_insn[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 259: set_db {port:picorv32/pcpi_insn[17]} .original_name {pcpi_insn[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 260: set_db {port:picorv32/pcpi_insn[16]} .original_name {pcpi_insn[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 261: set_db {port:picorv32/pcpi_insn[15]} .original_name {pcpi_insn[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 262: set_db {port:picorv32/pcpi_insn[14]} .original_name {pcpi_insn[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 263: set_db {port:picorv32/pcpi_insn[13]} .original_name {pcpi_insn[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 264: set_db {port:picorv32/pcpi_insn[12]} .original_name {pcpi_insn[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 265: set_db {port:picorv32/pcpi_insn[11]} .original_name {pcpi_insn[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 266: set_db {port:picorv32/pcpi_insn[10]} .original_name {pcpi_insn[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 267: set_db {port:picorv32/pcpi_insn[9]} .original_name {pcpi_insn[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 268: set_db {port:picorv32/pcpi_insn[8]} .original_name {pcpi_insn[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 269: set_db {port:picorv32/pcpi_insn[7]} .original_name {pcpi_insn[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 270: set_db {port:picorv32/pcpi_insn[6]} .original_name {pcpi_insn[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 271: set_db {port:picorv32/pcpi_insn[5]} .original_name {pcpi_insn[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 272: set_db {port:picorv32/pcpi_insn[4]} .original_name {pcpi_insn[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 273: set_db {port:picorv32/pcpi_insn[3]} .original_name {pcpi_insn[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 274: set_db {port:picorv32/pcpi_insn[2]} .original_name {pcpi_insn[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 275: set_db {port:picorv32/pcpi_insn[1]} .original_name {pcpi_insn[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 276: set_db {port:picorv32/pcpi_insn[0]} .original_name {pcpi_insn[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 277: set_db {port:picorv32/pcpi_rs1[31]} .original_name {pcpi_rs1[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 278: set_db {port:picorv32/pcpi_rs1[30]} .original_name {pcpi_rs1[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 279: set_db {port:picorv32/pcpi_rs1[29]} .original_name {pcpi_rs1[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 280: set_db {port:picorv32/pcpi_rs1[28]} .original_name {pcpi_rs1[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 281: set_db {port:picorv32/pcpi_rs1[27]} .original_name {pcpi_rs1[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 282: set_db {port:picorv32/pcpi_rs1[26]} .original_name {pcpi_rs1[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 283: set_db {port:picorv32/pcpi_rs1[25]} .original_name {pcpi_rs1[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 284: set_db {port:picorv32/pcpi_rs1[24]} .original_name {pcpi_rs1[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 285: set_db {port:picorv32/pcpi_rs1[23]} .original_name {pcpi_rs1[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 286: set_db {port:picorv32/pcpi_rs1[22]} .original_name {pcpi_rs1[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 287: set_db {port:picorv32/pcpi_rs1[21]} .original_name {pcpi_rs1[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 288: set_db {port:picorv32/pcpi_rs1[20]} .original_name {pcpi_rs1[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 289: set_db {port:picorv32/pcpi_rs1[19]} .original_name {pcpi_rs1[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 290: set_db {port:picorv32/pcpi_rs1[18]} .original_name {pcpi_rs1[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 291: set_db {port:picorv32/pcpi_rs1[17]} .original_name {pcpi_rs1[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 292: set_db {port:picorv32/pcpi_rs1[16]} .original_name {pcpi_rs1[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 293: set_db {port:picorv32/pcpi_rs1[15]} .original_name {pcpi_rs1[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 294: set_db {port:picorv32/pcpi_rs1[14]} .original_name {pcpi_rs1[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 295: set_db {port:picorv32/pcpi_rs1[13]} .original_name {pcpi_rs1[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 296: set_db {port:picorv32/pcpi_rs1[12]} .original_name {pcpi_rs1[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 297: set_db {port:picorv32/pcpi_rs1[11]} .original_name {pcpi_rs1[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 298: set_db {port:picorv32/pcpi_rs1[10]} .original_name {pcpi_rs1[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 299: set_db {port:picorv32/pcpi_rs1[9]} .original_name {pcpi_rs1[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 300: set_db {port:picorv32/pcpi_rs1[8]} .original_name {pcpi_rs1[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 301: set_db {port:picorv32/pcpi_rs1[7]} .original_name {pcpi_rs1[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 302: set_db {port:picorv32/pcpi_rs1[6]} .original_name {pcpi_rs1[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 303: set_db {port:picorv32/pcpi_rs1[5]} .original_name {pcpi_rs1[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 304: set_db {port:picorv32/pcpi_rs1[4]} .original_name {pcpi_rs1[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 305: set_db {port:picorv32/pcpi_rs1[3]} .original_name {pcpi_rs1[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 306: set_db {port:picorv32/pcpi_rs1[2]} .original_name {pcpi_rs1[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 307: set_db {port:picorv32/pcpi_rs1[1]} .original_name {pcpi_rs1[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 308: set_db {port:picorv32/pcpi_rs1[0]} .original_name {pcpi_rs1[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 309: set_db {port:picorv32/pcpi_rs2[31]} .original_name {pcpi_rs2[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 310: set_db {port:picorv32/pcpi_rs2[30]} .original_name {pcpi_rs2[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 311: set_db {port:picorv32/pcpi_rs2[29]} .original_name {pcpi_rs2[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 312: set_db {port:picorv32/pcpi_rs2[28]} .original_name {pcpi_rs2[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 313: set_db {port:picorv32/pcpi_rs2[27]} .original_name {pcpi_rs2[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 314: set_db {port:picorv32/pcpi_rs2[26]} .original_name {pcpi_rs2[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 315: set_db {port:picorv32/pcpi_rs2[25]} .original_name {pcpi_rs2[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 316: set_db {port:picorv32/pcpi_rs2[24]} .original_name {pcpi_rs2[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 317: set_db {port:picorv32/pcpi_rs2[23]} .original_name {pcpi_rs2[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 318: set_db {port:picorv32/pcpi_rs2[22]} .original_name {pcpi_rs2[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 319: set_db {port:picorv32/pcpi_rs2[21]} .original_name {pcpi_rs2[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 320: set_db {port:picorv32/pcpi_rs2[20]} .original_name {pcpi_rs2[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 321: set_db {port:picorv32/pcpi_rs2[19]} .original_name {pcpi_rs2[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 322: set_db {port:picorv32/pcpi_rs2[18]} .original_name {pcpi_rs2[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 323: set_db {port:picorv32/pcpi_rs2[17]} .original_name {pcpi_rs2[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 324: set_db {port:picorv32/pcpi_rs2[16]} .original_name {pcpi_rs2[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 325: set_db {port:picorv32/pcpi_rs2[15]} .original_name {pcpi_rs2[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 326: set_db {port:picorv32/pcpi_rs2[14]} .original_name {pcpi_rs2[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 327: set_db {port:picorv32/pcpi_rs2[13]} .original_name {pcpi_rs2[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 328: set_db {port:picorv32/pcpi_rs2[12]} .original_name {pcpi_rs2[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 329: set_db {port:picorv32/pcpi_rs2[11]} .original_name {pcpi_rs2[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 330: set_db {port:picorv32/pcpi_rs2[10]} .original_name {pcpi_rs2[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 331: set_db {port:picorv32/pcpi_rs2[9]} .original_name {pcpi_rs2[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 332: set_db {port:picorv32/pcpi_rs2[8]} .original_name {pcpi_rs2[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 333: set_db {port:picorv32/pcpi_rs2[7]} .original_name {pcpi_rs2[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 334: set_db {port:picorv32/pcpi_rs2[6]} .original_name {pcpi_rs2[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 335: set_db {port:picorv32/pcpi_rs2[5]} .original_name {pcpi_rs2[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 336: set_db {port:picorv32/pcpi_rs2[4]} .original_name {pcpi_rs2[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 337: set_db {port:picorv32/pcpi_rs2[3]} .original_name {pcpi_rs2[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 338: set_db {port:picorv32/pcpi_rs2[2]} .original_name {pcpi_rs2[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 339: set_db {port:picorv32/pcpi_rs2[1]} .original_name {pcpi_rs2[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 340: set_db {port:picorv32/pcpi_rs2[0]} .original_name {pcpi_rs2[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 341: set_db {port:picorv32/eoi[31]} .original_name {eoi[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 342: set_db {port:picorv32/eoi[30]} .original_name {eoi[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 343: set_db {port:picorv32/eoi[29]} .original_name {eoi[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 344: set_db {port:picorv32/eoi[28]} .original_name {eoi[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 345: set_db {port:picorv32/eoi[27]} .original_name {eoi[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 346: set_db {port:picorv32/eoi[26]} .original_name {eoi[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 347: set_db {port:picorv32/eoi[25]} .original_name {eoi[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 348: set_db {port:picorv32/eoi[24]} .original_name {eoi[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 349: set_db {port:picorv32/eoi[23]} .original_name {eoi[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 350: set_db {port:picorv32/eoi[22]} .original_name {eoi[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 351: set_db {port:picorv32/eoi[21]} .original_name {eoi[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 352: set_db {port:picorv32/eoi[20]} .original_name {eoi[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 353: set_db {port:picorv32/eoi[19]} .original_name {eoi[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 354: set_db {port:picorv32/eoi[18]} .original_name {eoi[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 355: set_db {port:picorv32/eoi[17]} .original_name {eoi[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 356: set_db {port:picorv32/eoi[16]} .original_name {eoi[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 357: set_db {port:picorv32/eoi[15]} .original_name {eoi[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 358: set_db {port:picorv32/eoi[14]} .original_name {eoi[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 359: set_db {port:picorv32/eoi[13]} .original_name {eoi[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 360: set_db {port:picorv32/eoi[12]} .original_name {eoi[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 361: set_db {port:picorv32/eoi[11]} .original_name {eoi[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 362: set_db {port:picorv32/eoi[10]} .original_name {eoi[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 363: set_db {port:picorv32/eoi[9]} .original_name {eoi[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 364: set_db {port:picorv32/eoi[8]} .original_name {eoi[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 365: set_db {port:picorv32/eoi[7]} .original_name {eoi[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 366: set_db {port:picorv32/eoi[6]} .original_name {eoi[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 367: set_db {port:picorv32/eoi[5]} .original_name {eoi[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 368: set_db {port:picorv32/eoi[4]} .original_name {eoi[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 369: set_db {port:picorv32/eoi[3]} .original_name {eoi[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 370: set_db {port:picorv32/eoi[2]} .original_name {eoi[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 371: set_db {port:picorv32/eoi[1]} .original_name {eoi[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 372: set_db {port:picorv32/eoi[0]} .original_name {eoi[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 373: set_db port:picorv32/trace_valid .original_name {trace_valid}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 374: set_db {port:picorv32/trace_data[35]} .original_name {trace_data[35]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 375: set_db {port:picorv32/trace_data[34]} .original_name {trace_data[34]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 376: set_db {port:picorv32/trace_data[33]} .original_name {trace_data[33]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 377: set_db {port:picorv32/trace_data[32]} .original_name {trace_data[32]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 378: set_db {port:picorv32/trace_data[31]} .original_name {trace_data[31]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 379: set_db {port:picorv32/trace_data[30]} .original_name {trace_data[30]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 380: set_db {port:picorv32/trace_data[29]} .original_name {trace_data[29]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 381: set_db {port:picorv32/trace_data[28]} .original_name {trace_data[28]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 382: set_db {port:picorv32/trace_data[27]} .original_name {trace_data[27]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 383: set_db {port:picorv32/trace_data[26]} .original_name {trace_data[26]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 384: set_db {port:picorv32/trace_data[25]} .original_name {trace_data[25]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 385: set_db {port:picorv32/trace_data[24]} .original_name {trace_data[24]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 386: set_db {port:picorv32/trace_data[23]} .original_name {trace_data[23]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 387: set_db {port:picorv32/trace_data[22]} .original_name {trace_data[22]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 388: set_db {port:picorv32/trace_data[21]} .original_name {trace_data[21]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 389: set_db {port:picorv32/trace_data[20]} .original_name {trace_data[20]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 390: set_db {port:picorv32/trace_data[19]} .original_name {trace_data[19]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 391: set_db {port:picorv32/trace_data[18]} .original_name {trace_data[18]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 392: set_db {port:picorv32/trace_data[17]} .original_name {trace_data[17]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 393: set_db {port:picorv32/trace_data[16]} .original_name {trace_data[16]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 394: set_db {port:picorv32/trace_data[15]} .original_name {trace_data[15]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 395: set_db {port:picorv32/trace_data[14]} .original_name {trace_data[14]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 396: set_db {port:picorv32/trace_data[13]} .original_name {trace_data[13]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 397: set_db {port:picorv32/trace_data[12]} .original_name {trace_data[12]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 398: set_db {port:picorv32/trace_data[11]} .original_name {trace_data[11]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 399: set_db {port:picorv32/trace_data[10]} .original_name {trace_data[10]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 400: set_db {port:picorv32/trace_data[9]} .original_name {trace_data[9]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 401: set_db {port:picorv32/trace_data[8]} .original_name {trace_data[8]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 402: set_db {port:picorv32/trace_data[7]} .original_name {trace_data[7]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 403: set_db {port:picorv32/trace_data[6]} .original_name {trace_data[6]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 404: set_db {port:picorv32/trace_data[5]} .original_name {trace_data[5]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 405: set_db {port:picorv32/trace_data[4]} .original_name {trace_data[4]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 406: set_db {port:picorv32/trace_data[3]} .original_name {trace_data[3]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 407: set_db {port:picorv32/trace_data[2]} .original_name {trace_data[2]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 408: set_db {port:picorv32/trace_data[1]} .original_name {trace_data[1]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 409: set_db {port:picorv32/trace_data[0]} .original_name {trace_data[0]}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 413: set_db {pin:picorv32/alu_out_q_reg[1]/Q} .original_name {alu_out_q[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 414: set_db {pin:picorv32/alu_out_q_reg[1]/QN} .original_name {alu_out_q[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 415: set_db {pin:picorv32/alu_out_q_reg[17]/Q} .original_name {alu_out_q[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 416: set_db {pin:picorv32/alu_out_q_reg[17]/QN} .original_name {alu_out_q[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 417: set_db {pin:picorv32/alu_out_q_reg[18]/Q} .original_name {alu_out_q[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 418: set_db {pin:picorv32/alu_out_q_reg[18]/QN} .original_name {alu_out_q[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 419: set_db {pin:picorv32/alu_out_q_reg[19]/Q} .original_name {alu_out_q[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 420: set_db {pin:picorv32/alu_out_q_reg[19]/QN} .original_name {alu_out_q[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 421: set_db pin:picorv32/is_lbu_lhu_lw_reg/Q .original_name {is_lbu_lhu_lw/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 422: set_db pin:picorv32/is_lbu_lhu_lw_reg/QN .original_name {is_lbu_lhu_lw/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 423: set_db pin:picorv32/is_lui_auipc_jal_jalr_addi_add_sub_reg/Q .original_name {is_lui_auipc_jal_jalr_addi_add_sub/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 424: set_db pin:picorv32/is_lui_auipc_jal_jalr_addi_add_sub_reg/QN .original_name {is_lui_auipc_jal_jalr_addi_add_sub/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 425: set_db pin:picorv32/is_lui_auipc_jal_reg/Q .original_name {is_lui_auipc_jal/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 426: set_db pin:picorv32/is_lui_auipc_jal_reg/QN .original_name {is_lui_auipc_jal/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 427: set_db pin:picorv32/is_slti_blt_slt_reg/Q .original_name {is_slti_blt_slt/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 428: set_db pin:picorv32/is_slti_blt_slt_reg/QN .original_name {is_slti_blt_slt/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 429: set_db {pin:picorv32/reg_out_reg[0]/Q} .original_name {reg_out[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 430: set_db {pin:picorv32/reg_out_reg[0]/QN} .original_name {reg_out[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 431: set_db {pin:picorv32/reg_out_reg[1]/Q} .original_name {reg_out[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 432: set_db {pin:picorv32/reg_out_reg[1]/QN} .original_name {reg_out[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 433: set_db {pin:picorv32/reg_out_reg[2]/Q} .original_name {reg_out[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 434: set_db {pin:picorv32/reg_out_reg[2]/QN} .original_name {reg_out[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 435: set_db {pin:picorv32/reg_out_reg[3]/Q} .original_name {reg_out[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 436: set_db {pin:picorv32/reg_out_reg[3]/QN} .original_name {reg_out[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 437: set_db {pin:picorv32/reg_out_reg[4]/Q} .original_name {reg_out[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 438: set_db {pin:picorv32/reg_out_reg[4]/QN} .original_name {reg_out[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 439: set_db {pin:picorv32/reg_out_reg[5]/Q} .original_name {reg_out[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 440: set_db {pin:picorv32/reg_out_reg[5]/QN} .original_name {reg_out[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 441: set_db {pin:picorv32/reg_out_reg[6]/Q} .original_name {reg_out[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 442: set_db {pin:picorv32/reg_out_reg[6]/QN} .original_name {reg_out[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 443: set_db {pin:picorv32/reg_out_reg[7]/Q} .original_name {reg_out[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 444: set_db {pin:picorv32/reg_out_reg[7]/QN} .original_name {reg_out[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 445: set_db {pin:picorv32/reg_out_reg[8]/Q} .original_name {reg_out[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 446: set_db {pin:picorv32/reg_out_reg[8]/QN} .original_name {reg_out[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 447: set_db {pin:picorv32/reg_out_reg[9]/Q} .original_name {reg_out[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 448: set_db {pin:picorv32/reg_out_reg[9]/QN} .original_name {reg_out[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 449: set_db {pin:picorv32/reg_out_reg[10]/Q} .original_name {reg_out[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 450: set_db {pin:picorv32/reg_out_reg[10]/QN} .original_name {reg_out[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 451: set_db {pin:picorv32/reg_out_reg[11]/Q} .original_name {reg_out[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 452: set_db {pin:picorv32/reg_out_reg[11]/QN} .original_name {reg_out[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 453: set_db {pin:picorv32/reg_out_reg[12]/Q} .original_name {reg_out[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 454: set_db {pin:picorv32/reg_out_reg[12]/QN} .original_name {reg_out[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 455: set_db {pin:picorv32/reg_out_reg[13]/Q} .original_name {reg_out[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 456: set_db {pin:picorv32/reg_out_reg[13]/QN} .original_name {reg_out[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 457: set_db {pin:picorv32/reg_out_reg[14]/Q} .original_name {reg_out[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 458: set_db {pin:picorv32/reg_out_reg[14]/QN} .original_name {reg_out[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 459: set_db {pin:picorv32/reg_out_reg[15]/Q} .original_name {reg_out[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 460: set_db {pin:picorv32/reg_out_reg[15]/QN} .original_name {reg_out[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 461: set_db {pin:picorv32/reg_out_reg[16]/Q} .original_name {reg_out[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 462: set_db {pin:picorv32/reg_out_reg[16]/QN} .original_name {reg_out[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 463: set_db {pin:picorv32/reg_out_reg[20]/Q} .original_name {reg_out[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 464: set_db {pin:picorv32/reg_out_reg[20]/QN} .original_name {reg_out[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 465: set_db {pin:picorv32/reg_out_reg[21]/Q} .original_name {reg_out[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 466: set_db {pin:picorv32/reg_out_reg[21]/QN} .original_name {reg_out[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 467: set_db {pin:picorv32/reg_out_reg[22]/Q} .original_name {reg_out[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 468: set_db {pin:picorv32/reg_out_reg[22]/QN} .original_name {reg_out[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 469: set_db {pin:picorv32/reg_out_reg[23]/Q} .original_name {reg_out[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 470: set_db {pin:picorv32/reg_out_reg[23]/QN} .original_name {reg_out[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 471: set_db {pin:picorv32/reg_out_reg[24]/Q} .original_name {reg_out[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 472: set_db {pin:picorv32/reg_out_reg[24]/QN} .original_name {reg_out[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 473: set_db {pin:picorv32/reg_out_reg[25]/Q} .original_name {reg_out[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 474: set_db {pin:picorv32/reg_out_reg[25]/QN} .original_name {reg_out[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 475: set_db {pin:picorv32/reg_out_reg[26]/Q} .original_name {reg_out[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 476: set_db {pin:picorv32/reg_out_reg[26]/QN} .original_name {reg_out[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 477: set_db {pin:picorv32/reg_out_reg[27]/Q} .original_name {reg_out[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 478: set_db {pin:picorv32/reg_out_reg[27]/QN} .original_name {reg_out[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 479: set_db {pin:picorv32/reg_out_reg[28]/Q} .original_name {reg_out[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 480: set_db {pin:picorv32/reg_out_reg[28]/QN} .original_name {reg_out[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 481: set_db {pin:picorv32/reg_out_reg[29]/Q} .original_name {reg_out[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 482: set_db {pin:picorv32/reg_out_reg[29]/QN} .original_name {reg_out[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 483: set_db {pin:picorv32/reg_out_reg[30]/Q} .original_name {reg_out[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 484: set_db {pin:picorv32/reg_out_reg[30]/QN} .original_name {reg_out[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 485: set_db {pin:picorv32/alu_out_q_reg[0]/Q} .original_name {alu_out_q[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 486: set_db {pin:picorv32/alu_out_q_reg[0]/QN} .original_name {alu_out_q[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 487: set_db {pin:picorv32/alu_out_q_reg[2]/Q} .original_name {alu_out_q[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 488: set_db {pin:picorv32/alu_out_q_reg[2]/QN} .original_name {alu_out_q[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 489: set_db {pin:picorv32/alu_out_q_reg[3]/Q} .original_name {alu_out_q[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 490: set_db {pin:picorv32/alu_out_q_reg[3]/QN} .original_name {alu_out_q[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 491: set_db {pin:picorv32/alu_out_q_reg[4]/Q} .original_name {alu_out_q[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 492: set_db {pin:picorv32/alu_out_q_reg[4]/QN} .original_name {alu_out_q[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 493: set_db {pin:picorv32/alu_out_q_reg[5]/Q} .original_name {alu_out_q[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 494: set_db {pin:picorv32/alu_out_q_reg[5]/QN} .original_name {alu_out_q[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 495: set_db {pin:picorv32/alu_out_q_reg[6]/Q} .original_name {alu_out_q[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 496: set_db {pin:picorv32/alu_out_q_reg[6]/QN} .original_name {alu_out_q[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 497: set_db {pin:picorv32/alu_out_q_reg[7]/Q} .original_name {alu_out_q[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 498: set_db {pin:picorv32/alu_out_q_reg[7]/QN} .original_name {alu_out_q[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 499: set_db {pin:picorv32/alu_out_q_reg[8]/Q} .original_name {alu_out_q[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 500: set_db {pin:picorv32/alu_out_q_reg[8]/QN} .original_name {alu_out_q[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 501: set_db {pin:picorv32/alu_out_q_reg[9]/Q} .original_name {alu_out_q[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 502: set_db {pin:picorv32/alu_out_q_reg[9]/QN} .original_name {alu_out_q[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 503: set_db {pin:picorv32/alu_out_q_reg[10]/Q} .original_name {alu_out_q[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 504: set_db {pin:picorv32/alu_out_q_reg[10]/QN} .original_name {alu_out_q[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 505: set_db {pin:picorv32/alu_out_q_reg[11]/Q} .original_name {alu_out_q[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 506: set_db {pin:picorv32/alu_out_q_reg[11]/QN} .original_name {alu_out_q[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 507: set_db {pin:picorv32/alu_out_q_reg[12]/Q} .original_name {alu_out_q[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 508: set_db {pin:picorv32/alu_out_q_reg[12]/QN} .original_name {alu_out_q[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 509: set_db {pin:picorv32/alu_out_q_reg[13]/Q} .original_name {alu_out_q[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 510: set_db {pin:picorv32/alu_out_q_reg[13]/QN} .original_name {alu_out_q[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 511: set_db {pin:picorv32/alu_out_q_reg[14]/Q} .original_name {alu_out_q[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 512: set_db {pin:picorv32/alu_out_q_reg[14]/QN} .original_name {alu_out_q[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 513: set_db {pin:picorv32/alu_out_q_reg[15]/Q} .original_name {alu_out_q[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 514: set_db {pin:picorv32/alu_out_q_reg[15]/QN} .original_name {alu_out_q[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 515: set_db {pin:picorv32/alu_out_q_reg[16]/Q} .original_name {alu_out_q[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 516: set_db {pin:picorv32/alu_out_q_reg[16]/QN} .original_name {alu_out_q[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 517: set_db {pin:picorv32/alu_out_q_reg[20]/Q} .original_name {alu_out_q[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 518: set_db {pin:picorv32/alu_out_q_reg[20]/QN} .original_name {alu_out_q[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 519: set_db {pin:picorv32/alu_out_q_reg[21]/Q} .original_name {alu_out_q[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 520: set_db {pin:picorv32/alu_out_q_reg[21]/QN} .original_name {alu_out_q[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 521: set_db {pin:picorv32/alu_out_q_reg[22]/Q} .original_name {alu_out_q[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 522: set_db {pin:picorv32/alu_out_q_reg[22]/QN} .original_name {alu_out_q[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 523: set_db {pin:picorv32/alu_out_q_reg[23]/Q} .original_name {alu_out_q[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 524: set_db {pin:picorv32/alu_out_q_reg[23]/QN} .original_name {alu_out_q[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 525: set_db {pin:picorv32/alu_out_q_reg[24]/Q} .original_name {alu_out_q[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 526: set_db {pin:picorv32/alu_out_q_reg[24]/QN} .original_name {alu_out_q[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 527: set_db {pin:picorv32/alu_out_q_reg[25]/Q} .original_name {alu_out_q[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 528: set_db {pin:picorv32/alu_out_q_reg[25]/QN} .original_name {alu_out_q[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 529: set_db {pin:picorv32/alu_out_q_reg[26]/Q} .original_name {alu_out_q[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 530: set_db {pin:picorv32/alu_out_q_reg[26]/QN} .original_name {alu_out_q[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 531: set_db {pin:picorv32/alu_out_q_reg[27]/Q} .original_name {alu_out_q[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 532: set_db {pin:picorv32/alu_out_q_reg[27]/QN} .original_name {alu_out_q[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 533: set_db {pin:picorv32/alu_out_q_reg[28]/Q} .original_name {alu_out_q[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 534: set_db {pin:picorv32/alu_out_q_reg[28]/QN} .original_name {alu_out_q[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 535: set_db {pin:picorv32/alu_out_q_reg[29]/Q} .original_name {alu_out_q[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 536: set_db {pin:picorv32/alu_out_q_reg[29]/QN} .original_name {alu_out_q[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 537: set_db {pin:picorv32/alu_out_q_reg[30]/Q} .original_name {alu_out_q[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 538: set_db {pin:picorv32/alu_out_q_reg[30]/QN} .original_name {alu_out_q[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 539: set_db {pin:picorv32/alu_out_q_reg[31]/Q} .original_name {alu_out_q[31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 540: set_db {pin:picorv32/alu_out_q_reg[31]/QN} .original_name {alu_out_q[31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 541: set_db {pin:picorv32/count_cycle_reg[0]/Q} .original_name {count_cycle[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 542: set_db {pin:picorv32/count_cycle_reg[0]/QN} .original_name {count_cycle[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 543: set_db {pin:picorv32/count_cycle_reg[1]/Q} .original_name {count_cycle[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 544: set_db {pin:picorv32/count_cycle_reg[1]/QN} .original_name {count_cycle[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 545: set_db {pin:picorv32/count_cycle_reg[2]/Q} .original_name {count_cycle[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 546: set_db {pin:picorv32/count_cycle_reg[2]/QN} .original_name {count_cycle[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 547: set_db {pin:picorv32/count_cycle_reg[3]/Q} .original_name {count_cycle[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 548: set_db {pin:picorv32/count_cycle_reg[3]/QN} .original_name {count_cycle[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 549: set_db {pin:picorv32/count_cycle_reg[4]/Q} .original_name {count_cycle[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 550: set_db {pin:picorv32/count_cycle_reg[4]/QN} .original_name {count_cycle[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 551: set_db {pin:picorv32/count_cycle_reg[5]/Q} .original_name {count_cycle[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 552: set_db {pin:picorv32/count_cycle_reg[5]/QN} .original_name {count_cycle[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 553: set_db {pin:picorv32/count_cycle_reg[6]/Q} .original_name {count_cycle[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 554: set_db {pin:picorv32/count_cycle_reg[6]/QN} .original_name {count_cycle[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 555: set_db {pin:picorv32/count_cycle_reg[7]/Q} .original_name {count_cycle[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 556: set_db {pin:picorv32/count_cycle_reg[7]/QN} .original_name {count_cycle[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 557: set_db {pin:picorv32/count_cycle_reg[8]/Q} .original_name {count_cycle[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 558: set_db {pin:picorv32/count_cycle_reg[8]/QN} .original_name {count_cycle[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 559: set_db {pin:picorv32/count_cycle_reg[9]/Q} .original_name {count_cycle[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 560: set_db {pin:picorv32/count_cycle_reg[9]/QN} .original_name {count_cycle[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 561: set_db {pin:picorv32/count_cycle_reg[10]/Q} .original_name {count_cycle[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 562: set_db {pin:picorv32/count_cycle_reg[10]/QN} .original_name {count_cycle[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 563: set_db {pin:picorv32/count_cycle_reg[11]/Q} .original_name {count_cycle[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 564: set_db {pin:picorv32/count_cycle_reg[11]/QN} .original_name {count_cycle[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 565: set_db {pin:picorv32/count_cycle_reg[12]/Q} .original_name {count_cycle[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 566: set_db {pin:picorv32/count_cycle_reg[12]/QN} .original_name {count_cycle[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 567: set_db {pin:picorv32/count_cycle_reg[13]/Q} .original_name {count_cycle[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 568: set_db {pin:picorv32/count_cycle_reg[13]/QN} .original_name {count_cycle[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 569: set_db {pin:picorv32/count_cycle_reg[14]/Q} .original_name {count_cycle[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 570: set_db {pin:picorv32/count_cycle_reg[14]/QN} .original_name {count_cycle[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 571: set_db {pin:picorv32/count_cycle_reg[15]/Q} .original_name {count_cycle[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 572: set_db {pin:picorv32/count_cycle_reg[15]/QN} .original_name {count_cycle[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 573: set_db {pin:picorv32/count_cycle_reg[16]/Q} .original_name {count_cycle[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 574: set_db {pin:picorv32/count_cycle_reg[16]/QN} .original_name {count_cycle[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 575: set_db {pin:picorv32/count_cycle_reg[17]/Q} .original_name {count_cycle[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 576: set_db {pin:picorv32/count_cycle_reg[17]/QN} .original_name {count_cycle[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 577: set_db {pin:picorv32/count_cycle_reg[18]/Q} .original_name {count_cycle[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 578: set_db {pin:picorv32/count_cycle_reg[18]/QN} .original_name {count_cycle[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 579: set_db {pin:picorv32/count_cycle_reg[19]/Q} .original_name {count_cycle[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 580: set_db {pin:picorv32/count_cycle_reg[19]/QN} .original_name {count_cycle[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 581: set_db {pin:picorv32/count_cycle_reg[20]/Q} .original_name {count_cycle[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 582: set_db {pin:picorv32/count_cycle_reg[20]/QN} .original_name {count_cycle[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 583: set_db {pin:picorv32/count_cycle_reg[21]/Q} .original_name {count_cycle[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 584: set_db {pin:picorv32/count_cycle_reg[21]/QN} .original_name {count_cycle[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 585: set_db {pin:picorv32/count_cycle_reg[22]/Q} .original_name {count_cycle[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 586: set_db {pin:picorv32/count_cycle_reg[22]/QN} .original_name {count_cycle[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 587: set_db {pin:picorv32/count_cycle_reg[23]/Q} .original_name {count_cycle[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 588: set_db {pin:picorv32/count_cycle_reg[23]/QN} .original_name {count_cycle[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 589: set_db {pin:picorv32/count_cycle_reg[24]/Q} .original_name {count_cycle[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 590: set_db {pin:picorv32/count_cycle_reg[24]/QN} .original_name {count_cycle[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 591: set_db {pin:picorv32/count_cycle_reg[25]/Q} .original_name {count_cycle[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 592: set_db {pin:picorv32/count_cycle_reg[25]/QN} .original_name {count_cycle[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 593: set_db {pin:picorv32/count_cycle_reg[26]/Q} .original_name {count_cycle[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 594: set_db {pin:picorv32/count_cycle_reg[26]/QN} .original_name {count_cycle[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 595: set_db {pin:picorv32/count_cycle_reg[27]/Q} .original_name {count_cycle[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 596: set_db {pin:picorv32/count_cycle_reg[27]/QN} .original_name {count_cycle[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 597: set_db {pin:picorv32/count_cycle_reg[28]/Q} .original_name {count_cycle[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 598: set_db {pin:picorv32/count_cycle_reg[28]/QN} .original_name {count_cycle[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 599: set_db {pin:picorv32/count_cycle_reg[29]/Q} .original_name {count_cycle[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 600: set_db {pin:picorv32/count_cycle_reg[29]/QN} .original_name {count_cycle[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 601: set_db {pin:picorv32/count_cycle_reg[30]/Q} .original_name {count_cycle[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 602: set_db {pin:picorv32/count_cycle_reg[30]/QN} .original_name {count_cycle[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 603: set_db {pin:picorv32/count_cycle_reg[31]/Q} .original_name {count_cycle[31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 604: set_db {pin:picorv32/count_cycle_reg[31]/QN} .original_name {count_cycle[31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 605: set_db {pin:picorv32/count_cycle_reg[32]/Q} .original_name {count_cycle[32]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 606: set_db {pin:picorv32/count_cycle_reg[32]/QN} .original_name {count_cycle[32]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 607: set_db {pin:picorv32/count_cycle_reg[33]/Q} .original_name {count_cycle[33]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 608: set_db {pin:picorv32/count_cycle_reg[33]/QN} .original_name {count_cycle[33]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 609: set_db {pin:picorv32/count_cycle_reg[34]/Q} .original_name {count_cycle[34]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 610: set_db {pin:picorv32/count_cycle_reg[34]/QN} .original_name {count_cycle[34]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 611: set_db {pin:picorv32/count_cycle_reg[35]/Q} .original_name {count_cycle[35]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 612: set_db {pin:picorv32/count_cycle_reg[35]/QN} .original_name {count_cycle[35]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 613: set_db {pin:picorv32/count_cycle_reg[36]/Q} .original_name {count_cycle[36]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 614: set_db {pin:picorv32/count_cycle_reg[36]/QN} .original_name {count_cycle[36]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 615: set_db {pin:picorv32/count_cycle_reg[37]/Q} .original_name {count_cycle[37]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 616: set_db {pin:picorv32/count_cycle_reg[37]/QN} .original_name {count_cycle[37]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 617: set_db {pin:picorv32/count_cycle_reg[38]/Q} .original_name {count_cycle[38]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 618: set_db {pin:picorv32/count_cycle_reg[38]/QN} .original_name {count_cycle[38]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 619: set_db {pin:picorv32/count_cycle_reg[39]/Q} .original_name {count_cycle[39]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 620: set_db {pin:picorv32/count_cycle_reg[39]/QN} .original_name {count_cycle[39]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 621: set_db {pin:picorv32/count_cycle_reg[40]/Q} .original_name {count_cycle[40]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 622: set_db {pin:picorv32/count_cycle_reg[40]/QN} .original_name {count_cycle[40]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 623: set_db {pin:picorv32/count_cycle_reg[41]/Q} .original_name {count_cycle[41]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 624: set_db {pin:picorv32/count_cycle_reg[41]/QN} .original_name {count_cycle[41]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 625: set_db {pin:picorv32/count_cycle_reg[42]/Q} .original_name {count_cycle[42]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 626: set_db {pin:picorv32/count_cycle_reg[42]/QN} .original_name {count_cycle[42]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 627: set_db {pin:picorv32/count_cycle_reg[43]/Q} .original_name {count_cycle[43]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 628: set_db {pin:picorv32/count_cycle_reg[43]/QN} .original_name {count_cycle[43]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 629: set_db {pin:picorv32/count_cycle_reg[44]/Q} .original_name {count_cycle[44]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 630: set_db {pin:picorv32/count_cycle_reg[44]/QN} .original_name {count_cycle[44]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 631: set_db {pin:picorv32/count_cycle_reg[45]/Q} .original_name {count_cycle[45]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 632: set_db {pin:picorv32/count_cycle_reg[45]/QN} .original_name {count_cycle[45]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 633: set_db {pin:picorv32/count_cycle_reg[46]/Q} .original_name {count_cycle[46]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 634: set_db {pin:picorv32/count_cycle_reg[46]/QN} .original_name {count_cycle[46]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 635: set_db {pin:picorv32/count_cycle_reg[47]/Q} .original_name {count_cycle[47]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 636: set_db {pin:picorv32/count_cycle_reg[47]/QN} .original_name {count_cycle[47]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 637: set_db {pin:picorv32/count_cycle_reg[48]/Q} .original_name {count_cycle[48]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 638: set_db {pin:picorv32/count_cycle_reg[48]/QN} .original_name {count_cycle[48]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 639: set_db {pin:picorv32/count_cycle_reg[49]/Q} .original_name {count_cycle[49]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 640: set_db {pin:picorv32/count_cycle_reg[49]/QN} .original_name {count_cycle[49]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 641: set_db {pin:picorv32/count_cycle_reg[50]/Q} .original_name {count_cycle[50]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 642: set_db {pin:picorv32/count_cycle_reg[50]/QN} .original_name {count_cycle[50]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 643: set_db {pin:picorv32/count_cycle_reg[51]/Q} .original_name {count_cycle[51]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 644: set_db {pin:picorv32/count_cycle_reg[51]/QN} .original_name {count_cycle[51]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 645: set_db {pin:picorv32/count_cycle_reg[52]/Q} .original_name {count_cycle[52]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 646: set_db {pin:picorv32/count_cycle_reg[52]/QN} .original_name {count_cycle[52]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 647: set_db {pin:picorv32/count_cycle_reg[53]/Q} .original_name {count_cycle[53]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 648: set_db {pin:picorv32/count_cycle_reg[53]/QN} .original_name {count_cycle[53]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 649: set_db {pin:picorv32/count_cycle_reg[54]/Q} .original_name {count_cycle[54]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 650: set_db {pin:picorv32/count_cycle_reg[54]/QN} .original_name {count_cycle[54]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 651: set_db {pin:picorv32/count_cycle_reg[55]/Q} .original_name {count_cycle[55]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 652: set_db {pin:picorv32/count_cycle_reg[55]/QN} .original_name {count_cycle[55]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 653: set_db {pin:picorv32/count_cycle_reg[56]/Q} .original_name {count_cycle[56]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 654: set_db {pin:picorv32/count_cycle_reg[56]/QN} .original_name {count_cycle[56]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 655: set_db {pin:picorv32/count_cycle_reg[57]/Q} .original_name {count_cycle[57]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 656: set_db {pin:picorv32/count_cycle_reg[57]/QN} .original_name {count_cycle[57]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 657: set_db {pin:picorv32/count_cycle_reg[58]/Q} .original_name {count_cycle[58]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 658: set_db {pin:picorv32/count_cycle_reg[58]/QN} .original_name {count_cycle[58]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 659: set_db {pin:picorv32/count_cycle_reg[59]/Q} .original_name {count_cycle[59]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 660: set_db {pin:picorv32/count_cycle_reg[59]/QN} .original_name {count_cycle[59]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 661: set_db {pin:picorv32/count_cycle_reg[60]/Q} .original_name {count_cycle[60]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 662: set_db {pin:picorv32/count_cycle_reg[60]/QN} .original_name {count_cycle[60]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 663: set_db {pin:picorv32/count_cycle_reg[61]/Q} .original_name {count_cycle[61]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 664: set_db {pin:picorv32/count_cycle_reg[61]/QN} .original_name {count_cycle[61]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 665: set_db {pin:picorv32/count_cycle_reg[62]/Q} .original_name {count_cycle[62]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 666: set_db {pin:picorv32/count_cycle_reg[62]/QN} .original_name {count_cycle[62]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 667: set_db {pin:picorv32/count_cycle_reg[63]/Q} .original_name {count_cycle[63]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 668: set_db {pin:picorv32/count_cycle_reg[63]/QN} .original_name {count_cycle[63]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 669: set_db {pin:picorv32/count_instr_reg[0]/Q} .original_name {count_instr[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 670: set_db {pin:picorv32/count_instr_reg[0]/QN} .original_name {count_instr[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 671: set_db {pin:picorv32/count_instr_reg[1]/Q} .original_name {count_instr[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 672: set_db {pin:picorv32/count_instr_reg[1]/QN} .original_name {count_instr[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 673: set_db {pin:picorv32/count_instr_reg[2]/Q} .original_name {count_instr[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 674: set_db {pin:picorv32/count_instr_reg[2]/QN} .original_name {count_instr[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 675: set_db {pin:picorv32/count_instr_reg[3]/Q} .original_name {count_instr[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 676: set_db {pin:picorv32/count_instr_reg[3]/QN} .original_name {count_instr[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 677: set_db {pin:picorv32/count_instr_reg[4]/Q} .original_name {count_instr[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 678: set_db {pin:picorv32/count_instr_reg[4]/QN} .original_name {count_instr[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 679: set_db {pin:picorv32/count_instr_reg[5]/Q} .original_name {count_instr[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 680: set_db {pin:picorv32/count_instr_reg[5]/QN} .original_name {count_instr[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 681: set_db {pin:picorv32/count_instr_reg[6]/Q} .original_name {count_instr[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 682: set_db {pin:picorv32/count_instr_reg[6]/QN} .original_name {count_instr[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 683: set_db {pin:picorv32/count_instr_reg[7]/Q} .original_name {count_instr[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 684: set_db {pin:picorv32/count_instr_reg[7]/QN} .original_name {count_instr[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 685: set_db {pin:picorv32/count_instr_reg[8]/Q} .original_name {count_instr[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 686: set_db {pin:picorv32/count_instr_reg[8]/QN} .original_name {count_instr[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 687: set_db {pin:picorv32/count_instr_reg[9]/Q} .original_name {count_instr[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 688: set_db {pin:picorv32/count_instr_reg[9]/QN} .original_name {count_instr[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 689: set_db {pin:picorv32/count_instr_reg[10]/Q} .original_name {count_instr[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 690: set_db {pin:picorv32/count_instr_reg[10]/QN} .original_name {count_instr[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 691: set_db {pin:picorv32/count_instr_reg[11]/Q} .original_name {count_instr[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 692: set_db {pin:picorv32/count_instr_reg[11]/QN} .original_name {count_instr[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 693: set_db {pin:picorv32/count_instr_reg[12]/Q} .original_name {count_instr[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 694: set_db {pin:picorv32/count_instr_reg[12]/QN} .original_name {count_instr[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 695: set_db {pin:picorv32/count_instr_reg[13]/Q} .original_name {count_instr[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 696: set_db {pin:picorv32/count_instr_reg[13]/QN} .original_name {count_instr[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 697: set_db {pin:picorv32/count_instr_reg[14]/Q} .original_name {count_instr[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 698: set_db {pin:picorv32/count_instr_reg[14]/QN} .original_name {count_instr[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 699: set_db {pin:picorv32/count_instr_reg[15]/Q} .original_name {count_instr[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 700: set_db {pin:picorv32/count_instr_reg[15]/QN} .original_name {count_instr[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 701: set_db {pin:picorv32/count_instr_reg[16]/Q} .original_name {count_instr[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 702: set_db {pin:picorv32/count_instr_reg[16]/QN} .original_name {count_instr[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 703: set_db {pin:picorv32/count_instr_reg[17]/Q} .original_name {count_instr[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 704: set_db {pin:picorv32/count_instr_reg[17]/QN} .original_name {count_instr[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 705: set_db {pin:picorv32/count_instr_reg[18]/Q} .original_name {count_instr[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 706: set_db {pin:picorv32/count_instr_reg[18]/QN} .original_name {count_instr[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 707: set_db {pin:picorv32/count_instr_reg[19]/Q} .original_name {count_instr[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 708: set_db {pin:picorv32/count_instr_reg[19]/QN} .original_name {count_instr[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 709: set_db {pin:picorv32/count_instr_reg[20]/Q} .original_name {count_instr[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 710: set_db {pin:picorv32/count_instr_reg[20]/QN} .original_name {count_instr[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 711: set_db {pin:picorv32/count_instr_reg[21]/Q} .original_name {count_instr[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 712: set_db {pin:picorv32/count_instr_reg[21]/QN} .original_name {count_instr[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 713: set_db {pin:picorv32/count_instr_reg[22]/Q} .original_name {count_instr[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 714: set_db {pin:picorv32/count_instr_reg[22]/QN} .original_name {count_instr[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 715: set_db {pin:picorv32/count_instr_reg[23]/Q} .original_name {count_instr[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 716: set_db {pin:picorv32/count_instr_reg[23]/QN} .original_name {count_instr[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 717: set_db {pin:picorv32/count_instr_reg[24]/Q} .original_name {count_instr[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 718: set_db {pin:picorv32/count_instr_reg[24]/QN} .original_name {count_instr[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 719: set_db {pin:picorv32/count_instr_reg[25]/Q} .original_name {count_instr[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 720: set_db {pin:picorv32/count_instr_reg[25]/QN} .original_name {count_instr[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 721: set_db {pin:picorv32/count_instr_reg[26]/Q} .original_name {count_instr[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 722: set_db {pin:picorv32/count_instr_reg[26]/QN} .original_name {count_instr[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 723: set_db {pin:picorv32/count_instr_reg[27]/Q} .original_name {count_instr[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 724: set_db {pin:picorv32/count_instr_reg[27]/QN} .original_name {count_instr[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 725: set_db {pin:picorv32/count_instr_reg[28]/Q} .original_name {count_instr[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 726: set_db {pin:picorv32/count_instr_reg[28]/QN} .original_name {count_instr[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 727: set_db {pin:picorv32/count_instr_reg[29]/Q} .original_name {count_instr[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 728: set_db {pin:picorv32/count_instr_reg[29]/QN} .original_name {count_instr[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 729: set_db {pin:picorv32/count_instr_reg[30]/Q} .original_name {count_instr[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 730: set_db {pin:picorv32/count_instr_reg[30]/QN} .original_name {count_instr[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 731: set_db {pin:picorv32/count_instr_reg[31]/Q} .original_name {count_instr[31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 732: set_db {pin:picorv32/count_instr_reg[31]/QN} .original_name {count_instr[31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 733: set_db {pin:picorv32/count_instr_reg[32]/Q} .original_name {count_instr[32]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 734: set_db {pin:picorv32/count_instr_reg[32]/QN} .original_name {count_instr[32]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 735: set_db {pin:picorv32/count_instr_reg[33]/Q} .original_name {count_instr[33]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 736: set_db {pin:picorv32/count_instr_reg[33]/QN} .original_name {count_instr[33]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 737: set_db {pin:picorv32/count_instr_reg[34]/Q} .original_name {count_instr[34]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 738: set_db {pin:picorv32/count_instr_reg[34]/QN} .original_name {count_instr[34]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 739: set_db {pin:picorv32/count_instr_reg[35]/Q} .original_name {count_instr[35]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 740: set_db {pin:picorv32/count_instr_reg[35]/QN} .original_name {count_instr[35]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 741: set_db {pin:picorv32/count_instr_reg[36]/Q} .original_name {count_instr[36]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 742: set_db {pin:picorv32/count_instr_reg[36]/QN} .original_name {count_instr[36]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 743: set_db {pin:picorv32/count_instr_reg[37]/Q} .original_name {count_instr[37]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 744: set_db {pin:picorv32/count_instr_reg[37]/QN} .original_name {count_instr[37]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 745: set_db {pin:picorv32/count_instr_reg[38]/Q} .original_name {count_instr[38]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 746: set_db {pin:picorv32/count_instr_reg[38]/QN} .original_name {count_instr[38]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 747: set_db {pin:picorv32/count_instr_reg[39]/Q} .original_name {count_instr[39]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 748: set_db {pin:picorv32/count_instr_reg[39]/QN} .original_name {count_instr[39]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 749: set_db {pin:picorv32/count_instr_reg[40]/Q} .original_name {count_instr[40]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 750: set_db {pin:picorv32/count_instr_reg[40]/QN} .original_name {count_instr[40]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 751: set_db {pin:picorv32/count_instr_reg[41]/Q} .original_name {count_instr[41]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 752: set_db {pin:picorv32/count_instr_reg[41]/QN} .original_name {count_instr[41]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 753: set_db {pin:picorv32/count_instr_reg[42]/Q} .original_name {count_instr[42]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 754: set_db {pin:picorv32/count_instr_reg[42]/QN} .original_name {count_instr[42]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 755: set_db {pin:picorv32/count_instr_reg[43]/Q} .original_name {count_instr[43]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 756: set_db {pin:picorv32/count_instr_reg[43]/QN} .original_name {count_instr[43]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 757: set_db {pin:picorv32/count_instr_reg[44]/Q} .original_name {count_instr[44]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 758: set_db {pin:picorv32/count_instr_reg[44]/QN} .original_name {count_instr[44]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 759: set_db {pin:picorv32/count_instr_reg[45]/Q} .original_name {count_instr[45]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 760: set_db {pin:picorv32/count_instr_reg[45]/QN} .original_name {count_instr[45]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 761: set_db {pin:picorv32/count_instr_reg[46]/Q} .original_name {count_instr[46]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 762: set_db {pin:picorv32/count_instr_reg[46]/QN} .original_name {count_instr[46]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 763: set_db {pin:picorv32/count_instr_reg[47]/Q} .original_name {count_instr[47]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 764: set_db {pin:picorv32/count_instr_reg[47]/QN} .original_name {count_instr[47]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 765: set_db {pin:picorv32/count_instr_reg[48]/Q} .original_name {count_instr[48]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 766: set_db {pin:picorv32/count_instr_reg[48]/QN} .original_name {count_instr[48]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 767: set_db {pin:picorv32/count_instr_reg[49]/Q} .original_name {count_instr[49]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 768: set_db {pin:picorv32/count_instr_reg[49]/QN} .original_name {count_instr[49]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 769: set_db {pin:picorv32/count_instr_reg[50]/Q} .original_name {count_instr[50]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 770: set_db {pin:picorv32/count_instr_reg[50]/QN} .original_name {count_instr[50]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 771: set_db {pin:picorv32/count_instr_reg[51]/Q} .original_name {count_instr[51]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 772: set_db {pin:picorv32/count_instr_reg[51]/QN} .original_name {count_instr[51]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 773: set_db {pin:picorv32/count_instr_reg[52]/Q} .original_name {count_instr[52]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 774: set_db {pin:picorv32/count_instr_reg[52]/QN} .original_name {count_instr[52]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 775: set_db {pin:picorv32/count_instr_reg[53]/Q} .original_name {count_instr[53]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 776: set_db {pin:picorv32/count_instr_reg[53]/QN} .original_name {count_instr[53]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 777: set_db {pin:picorv32/count_instr_reg[54]/Q} .original_name {count_instr[54]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 778: set_db {pin:picorv32/count_instr_reg[54]/QN} .original_name {count_instr[54]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 779: set_db {pin:picorv32/count_instr_reg[55]/Q} .original_name {count_instr[55]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 780: set_db {pin:picorv32/count_instr_reg[55]/QN} .original_name {count_instr[55]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 781: set_db {pin:picorv32/count_instr_reg[56]/Q} .original_name {count_instr[56]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 782: set_db {pin:picorv32/count_instr_reg[56]/QN} .original_name {count_instr[56]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 783: set_db {pin:picorv32/count_instr_reg[57]/Q} .original_name {count_instr[57]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 784: set_db {pin:picorv32/count_instr_reg[57]/QN} .original_name {count_instr[57]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 785: set_db {pin:picorv32/count_instr_reg[58]/Q} .original_name {count_instr[58]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 786: set_db {pin:picorv32/count_instr_reg[58]/QN} .original_name {count_instr[58]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 787: set_db {pin:picorv32/count_instr_reg[59]/Q} .original_name {count_instr[59]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 788: set_db {pin:picorv32/count_instr_reg[59]/QN} .original_name {count_instr[59]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 789: set_db {pin:picorv32/count_instr_reg[60]/Q} .original_name {count_instr[60]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 790: set_db {pin:picorv32/count_instr_reg[60]/QN} .original_name {count_instr[60]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 791: set_db {pin:picorv32/count_instr_reg[61]/Q} .original_name {count_instr[61]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 792: set_db {pin:picorv32/count_instr_reg[61]/QN} .original_name {count_instr[61]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 793: set_db {pin:picorv32/count_instr_reg[62]/Q} .original_name {count_instr[62]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 794: set_db {pin:picorv32/count_instr_reg[62]/QN} .original_name {count_instr[62]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 795: set_db {pin:picorv32/count_instr_reg[63]/Q} .original_name {count_instr[63]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 796: set_db {pin:picorv32/count_instr_reg[63]/QN} .original_name {count_instr[63]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 797: set_db {pin:picorv32/cpu_state_reg[0]/Q} .original_name {cpu_state[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 798: set_db {pin:picorv32/cpu_state_reg[0]/QN} .original_name {cpu_state[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 799: set_db {pin:picorv32/cpu_state_reg[1]/Q} .original_name {cpu_state[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 800: set_db {pin:picorv32/cpu_state_reg[1]/QN} .original_name {cpu_state[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 801: set_db {pin:picorv32/cpu_state_reg[2]/Q} .original_name {cpu_state[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 802: set_db {pin:picorv32/cpu_state_reg[2]/QN} .original_name {cpu_state[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 803: set_db {pin:picorv32/cpu_state_reg[3]/Q} .original_name {cpu_state[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 804: set_db {pin:picorv32/cpu_state_reg[3]/QN} .original_name {cpu_state[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 805: set_db {pin:picorv32/cpu_state_reg[5]/Q} .original_name {cpu_state[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 806: set_db {pin:picorv32/cpu_state_reg[5]/QN} .original_name {cpu_state[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 807: set_db {pin:picorv32/cpu_state_reg[6]/Q} .original_name {cpu_state[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 808: set_db {pin:picorv32/cpu_state_reg[6]/QN} .original_name {cpu_state[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 809: set_db {pin:picorv32/cpu_state_reg[7]/Q} .original_name {cpu_state[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 810: set_db {pin:picorv32/cpu_state_reg[7]/QN} .original_name {cpu_state[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 811: set_db {pin:picorv32/cpuregs_reg[1][0]/Q} .original_name {cpuregs[1][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 812: set_db {pin:picorv32/cpuregs_reg[1][0]/QN} .original_name {cpuregs[1][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 813: set_db {pin:picorv32/cpuregs_reg[1][1]/Q} .original_name {cpuregs[1][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 814: set_db {pin:picorv32/cpuregs_reg[1][1]/QN} .original_name {cpuregs[1][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 815: set_db {pin:picorv32/cpuregs_reg[1][2]/Q} .original_name {cpuregs[1][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 816: set_db {pin:picorv32/cpuregs_reg[1][2]/QN} .original_name {cpuregs[1][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 817: set_db {pin:picorv32/cpuregs_reg[1][3]/Q} .original_name {cpuregs[1][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 818: set_db {pin:picorv32/cpuregs_reg[1][3]/QN} .original_name {cpuregs[1][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 819: set_db {pin:picorv32/cpuregs_reg[1][4]/Q} .original_name {cpuregs[1][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 820: set_db {pin:picorv32/cpuregs_reg[1][4]/QN} .original_name {cpuregs[1][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 821: set_db {pin:picorv32/cpuregs_reg[1][5]/Q} .original_name {cpuregs[1][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 822: set_db {pin:picorv32/cpuregs_reg[1][5]/QN} .original_name {cpuregs[1][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 823: set_db {pin:picorv32/cpuregs_reg[1][6]/Q} .original_name {cpuregs[1][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 824: set_db {pin:picorv32/cpuregs_reg[1][6]/QN} .original_name {cpuregs[1][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 825: set_db {pin:picorv32/cpuregs_reg[1][7]/Q} .original_name {cpuregs[1][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 826: set_db {pin:picorv32/cpuregs_reg[1][7]/QN} .original_name {cpuregs[1][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 827: set_db {pin:picorv32/cpuregs_reg[1][8]/Q} .original_name {cpuregs[1][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 828: set_db {pin:picorv32/cpuregs_reg[1][8]/QN} .original_name {cpuregs[1][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 829: set_db {pin:picorv32/cpuregs_reg[1][9]/Q} .original_name {cpuregs[1][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 830: set_db {pin:picorv32/cpuregs_reg[1][9]/QN} .original_name {cpuregs[1][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 831: set_db {pin:picorv32/cpuregs_reg[1][10]/Q} .original_name {cpuregs[1][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 832: set_db {pin:picorv32/cpuregs_reg[1][10]/QN} .original_name {cpuregs[1][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 833: set_db {pin:picorv32/cpuregs_reg[1][11]/Q} .original_name {cpuregs[1][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 834: set_db {pin:picorv32/cpuregs_reg[1][11]/QN} .original_name {cpuregs[1][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 835: set_db {pin:picorv32/cpuregs_reg[1][12]/Q} .original_name {cpuregs[1][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 836: set_db {pin:picorv32/cpuregs_reg[1][12]/QN} .original_name {cpuregs[1][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 837: set_db {pin:picorv32/cpuregs_reg[1][13]/Q} .original_name {cpuregs[1][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 838: set_db {pin:picorv32/cpuregs_reg[1][13]/QN} .original_name {cpuregs[1][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 839: set_db {pin:picorv32/cpuregs_reg[1][14]/Q} .original_name {cpuregs[1][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 840: set_db {pin:picorv32/cpuregs_reg[1][14]/QN} .original_name {cpuregs[1][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 841: set_db {pin:picorv32/cpuregs_reg[1][15]/Q} .original_name {cpuregs[1][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 842: set_db {pin:picorv32/cpuregs_reg[1][15]/QN} .original_name {cpuregs[1][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 843: set_db {pin:picorv32/cpuregs_reg[1][16]/Q} .original_name {cpuregs[1][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 844: set_db {pin:picorv32/cpuregs_reg[1][16]/QN} .original_name {cpuregs[1][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 845: set_db {pin:picorv32/cpuregs_reg[1][17]/Q} .original_name {cpuregs[1][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 846: set_db {pin:picorv32/cpuregs_reg[1][17]/QN} .original_name {cpuregs[1][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 847: set_db {pin:picorv32/cpuregs_reg[1][18]/Q} .original_name {cpuregs[1][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 848: set_db {pin:picorv32/cpuregs_reg[1][18]/QN} .original_name {cpuregs[1][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 849: set_db {pin:picorv32/cpuregs_reg[1][19]/Q} .original_name {cpuregs[1][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 850: set_db {pin:picorv32/cpuregs_reg[1][19]/QN} .original_name {cpuregs[1][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 851: set_db {pin:picorv32/cpuregs_reg[1][20]/Q} .original_name {cpuregs[1][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 852: set_db {pin:picorv32/cpuregs_reg[1][20]/QN} .original_name {cpuregs[1][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 853: set_db {pin:picorv32/cpuregs_reg[1][21]/Q} .original_name {cpuregs[1][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 854: set_db {pin:picorv32/cpuregs_reg[1][21]/QN} .original_name {cpuregs[1][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 855: set_db {pin:picorv32/cpuregs_reg[1][22]/Q} .original_name {cpuregs[1][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 856: set_db {pin:picorv32/cpuregs_reg[1][22]/QN} .original_name {cpuregs[1][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 857: set_db {pin:picorv32/cpuregs_reg[1][23]/Q} .original_name {cpuregs[1][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 858: set_db {pin:picorv32/cpuregs_reg[1][23]/QN} .original_name {cpuregs[1][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 859: set_db {pin:picorv32/cpuregs_reg[1][24]/Q} .original_name {cpuregs[1][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 860: set_db {pin:picorv32/cpuregs_reg[1][24]/QN} .original_name {cpuregs[1][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 861: set_db {pin:picorv32/cpuregs_reg[1][25]/Q} .original_name {cpuregs[1][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 862: set_db {pin:picorv32/cpuregs_reg[1][25]/QN} .original_name {cpuregs[1][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 863: set_db {pin:picorv32/cpuregs_reg[1][26]/Q} .original_name {cpuregs[1][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 864: set_db {pin:picorv32/cpuregs_reg[1][26]/QN} .original_name {cpuregs[1][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 865: set_db {pin:picorv32/cpuregs_reg[1][27]/Q} .original_name {cpuregs[1][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 866: set_db {pin:picorv32/cpuregs_reg[1][27]/QN} .original_name {cpuregs[1][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 867: set_db {pin:picorv32/cpuregs_reg[1][28]/Q} .original_name {cpuregs[1][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 868: set_db {pin:picorv32/cpuregs_reg[1][28]/QN} .original_name {cpuregs[1][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 869: set_db {pin:picorv32/cpuregs_reg[1][29]/Q} .original_name {cpuregs[1][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 870: set_db {pin:picorv32/cpuregs_reg[1][29]/QN} .original_name {cpuregs[1][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 871: set_db {pin:picorv32/cpuregs_reg[1][30]/Q} .original_name {cpuregs[1][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 872: set_db {pin:picorv32/cpuregs_reg[1][30]/QN} .original_name {cpuregs[1][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 873: set_db {pin:picorv32/cpuregs_reg[1][31]/Q} .original_name {cpuregs[1][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 874: set_db {pin:picorv32/cpuregs_reg[1][31]/QN} .original_name {cpuregs[1][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 875: set_db {pin:picorv32/cpuregs_reg[2][0]/Q} .original_name {cpuregs[2][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 876: set_db {pin:picorv32/cpuregs_reg[2][0]/QN} .original_name {cpuregs[2][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 877: set_db {pin:picorv32/cpuregs_reg[2][1]/Q} .original_name {cpuregs[2][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 878: set_db {pin:picorv32/cpuregs_reg[2][1]/QN} .original_name {cpuregs[2][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 879: set_db {pin:picorv32/cpuregs_reg[2][2]/Q} .original_name {cpuregs[2][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 880: set_db {pin:picorv32/cpuregs_reg[2][2]/QN} .original_name {cpuregs[2][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 881: set_db {pin:picorv32/cpuregs_reg[2][3]/Q} .original_name {cpuregs[2][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 882: set_db {pin:picorv32/cpuregs_reg[2][3]/QN} .original_name {cpuregs[2][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 883: set_db {pin:picorv32/cpuregs_reg[2][4]/Q} .original_name {cpuregs[2][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 884: set_db {pin:picorv32/cpuregs_reg[2][4]/QN} .original_name {cpuregs[2][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 885: set_db {pin:picorv32/cpuregs_reg[2][5]/Q} .original_name {cpuregs[2][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 886: set_db {pin:picorv32/cpuregs_reg[2][5]/QN} .original_name {cpuregs[2][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 887: set_db {pin:picorv32/cpuregs_reg[2][6]/Q} .original_name {cpuregs[2][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 888: set_db {pin:picorv32/cpuregs_reg[2][6]/QN} .original_name {cpuregs[2][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 889: set_db {pin:picorv32/cpuregs_reg[2][7]/Q} .original_name {cpuregs[2][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 890: set_db {pin:picorv32/cpuregs_reg[2][7]/QN} .original_name {cpuregs[2][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 891: set_db {pin:picorv32/cpuregs_reg[2][8]/Q} .original_name {cpuregs[2][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 892: set_db {pin:picorv32/cpuregs_reg[2][8]/QN} .original_name {cpuregs[2][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 893: set_db {pin:picorv32/cpuregs_reg[2][9]/Q} .original_name {cpuregs[2][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 894: set_db {pin:picorv32/cpuregs_reg[2][9]/QN} .original_name {cpuregs[2][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 895: set_db {pin:picorv32/cpuregs_reg[2][10]/Q} .original_name {cpuregs[2][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 896: set_db {pin:picorv32/cpuregs_reg[2][10]/QN} .original_name {cpuregs[2][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 897: set_db {pin:picorv32/cpuregs_reg[2][11]/Q} .original_name {cpuregs[2][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 898: set_db {pin:picorv32/cpuregs_reg[2][11]/QN} .original_name {cpuregs[2][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 899: set_db {pin:picorv32/cpuregs_reg[2][12]/Q} .original_name {cpuregs[2][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 900: set_db {pin:picorv32/cpuregs_reg[2][12]/QN} .original_name {cpuregs[2][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 901: set_db {pin:picorv32/cpuregs_reg[2][13]/Q} .original_name {cpuregs[2][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 902: set_db {pin:picorv32/cpuregs_reg[2][13]/QN} .original_name {cpuregs[2][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 903: set_db {pin:picorv32/cpuregs_reg[2][14]/Q} .original_name {cpuregs[2][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 904: set_db {pin:picorv32/cpuregs_reg[2][14]/QN} .original_name {cpuregs[2][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 905: set_db {pin:picorv32/cpuregs_reg[2][15]/Q} .original_name {cpuregs[2][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 906: set_db {pin:picorv32/cpuregs_reg[2][15]/QN} .original_name {cpuregs[2][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 907: set_db {pin:picorv32/cpuregs_reg[2][16]/Q} .original_name {cpuregs[2][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 908: set_db {pin:picorv32/cpuregs_reg[2][16]/QN} .original_name {cpuregs[2][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 909: set_db {pin:picorv32/cpuregs_reg[2][17]/Q} .original_name {cpuregs[2][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 910: set_db {pin:picorv32/cpuregs_reg[2][17]/QN} .original_name {cpuregs[2][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 911: set_db {pin:picorv32/cpuregs_reg[2][18]/Q} .original_name {cpuregs[2][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 912: set_db {pin:picorv32/cpuregs_reg[2][18]/QN} .original_name {cpuregs[2][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 913: set_db {pin:picorv32/cpuregs_reg[2][19]/Q} .original_name {cpuregs[2][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 914: set_db {pin:picorv32/cpuregs_reg[2][19]/QN} .original_name {cpuregs[2][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 915: set_db {pin:picorv32/cpuregs_reg[2][20]/Q} .original_name {cpuregs[2][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 916: set_db {pin:picorv32/cpuregs_reg[2][20]/QN} .original_name {cpuregs[2][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 917: set_db {pin:picorv32/cpuregs_reg[2][21]/Q} .original_name {cpuregs[2][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 918: set_db {pin:picorv32/cpuregs_reg[2][21]/QN} .original_name {cpuregs[2][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 919: set_db {pin:picorv32/cpuregs_reg[2][22]/Q} .original_name {cpuregs[2][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 920: set_db {pin:picorv32/cpuregs_reg[2][22]/QN} .original_name {cpuregs[2][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 921: set_db {pin:picorv32/cpuregs_reg[2][23]/Q} .original_name {cpuregs[2][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 922: set_db {pin:picorv32/cpuregs_reg[2][23]/QN} .original_name {cpuregs[2][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 923: set_db {pin:picorv32/cpuregs_reg[2][24]/Q} .original_name {cpuregs[2][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 924: set_db {pin:picorv32/cpuregs_reg[2][24]/QN} .original_name {cpuregs[2][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 925: set_db {pin:picorv32/cpuregs_reg[2][25]/Q} .original_name {cpuregs[2][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 926: set_db {pin:picorv32/cpuregs_reg[2][25]/QN} .original_name {cpuregs[2][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 927: set_db {pin:picorv32/cpuregs_reg[2][26]/Q} .original_name {cpuregs[2][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 928: set_db {pin:picorv32/cpuregs_reg[2][26]/QN} .original_name {cpuregs[2][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 929: set_db {pin:picorv32/cpuregs_reg[2][27]/Q} .original_name {cpuregs[2][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 930: set_db {pin:picorv32/cpuregs_reg[2][27]/QN} .original_name {cpuregs[2][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 931: set_db {pin:picorv32/cpuregs_reg[2][28]/Q} .original_name {cpuregs[2][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 932: set_db {pin:picorv32/cpuregs_reg[2][28]/QN} .original_name {cpuregs[2][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 933: set_db {pin:picorv32/cpuregs_reg[2][29]/Q} .original_name {cpuregs[2][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 934: set_db {pin:picorv32/cpuregs_reg[2][29]/QN} .original_name {cpuregs[2][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 935: set_db {pin:picorv32/cpuregs_reg[2][30]/Q} .original_name {cpuregs[2][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 936: set_db {pin:picorv32/cpuregs_reg[2][30]/QN} .original_name {cpuregs[2][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 937: set_db {pin:picorv32/cpuregs_reg[2][31]/Q} .original_name {cpuregs[2][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 938: set_db {pin:picorv32/cpuregs_reg[2][31]/QN} .original_name {cpuregs[2][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 939: set_db {pin:picorv32/cpuregs_reg[3][0]/Q} .original_name {cpuregs[3][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 940: set_db {pin:picorv32/cpuregs_reg[3][0]/QN} .original_name {cpuregs[3][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 941: set_db {pin:picorv32/cpuregs_reg[3][1]/Q} .original_name {cpuregs[3][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 942: set_db {pin:picorv32/cpuregs_reg[3][1]/QN} .original_name {cpuregs[3][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 943: set_db {pin:picorv32/cpuregs_reg[3][2]/Q} .original_name {cpuregs[3][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 944: set_db {pin:picorv32/cpuregs_reg[3][2]/QN} .original_name {cpuregs[3][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 945: set_db {pin:picorv32/cpuregs_reg[3][3]/Q} .original_name {cpuregs[3][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 946: set_db {pin:picorv32/cpuregs_reg[3][3]/QN} .original_name {cpuregs[3][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 947: set_db {pin:picorv32/cpuregs_reg[3][4]/Q} .original_name {cpuregs[3][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 948: set_db {pin:picorv32/cpuregs_reg[3][4]/QN} .original_name {cpuregs[3][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 949: set_db {pin:picorv32/cpuregs_reg[3][5]/Q} .original_name {cpuregs[3][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 950: set_db {pin:picorv32/cpuregs_reg[3][5]/QN} .original_name {cpuregs[3][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 951: set_db {pin:picorv32/cpuregs_reg[3][6]/Q} .original_name {cpuregs[3][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 952: set_db {pin:picorv32/cpuregs_reg[3][6]/QN} .original_name {cpuregs[3][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 953: set_db {pin:picorv32/cpuregs_reg[3][7]/Q} .original_name {cpuregs[3][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 954: set_db {pin:picorv32/cpuregs_reg[3][7]/QN} .original_name {cpuregs[3][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 955: set_db {pin:picorv32/cpuregs_reg[3][8]/Q} .original_name {cpuregs[3][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 956: set_db {pin:picorv32/cpuregs_reg[3][8]/QN} .original_name {cpuregs[3][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 957: set_db {pin:picorv32/cpuregs_reg[3][9]/Q} .original_name {cpuregs[3][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 958: set_db {pin:picorv32/cpuregs_reg[3][9]/QN} .original_name {cpuregs[3][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 959: set_db {pin:picorv32/cpuregs_reg[3][10]/Q} .original_name {cpuregs[3][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 960: set_db {pin:picorv32/cpuregs_reg[3][10]/QN} .original_name {cpuregs[3][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 961: set_db {pin:picorv32/cpuregs_reg[3][11]/Q} .original_name {cpuregs[3][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 962: set_db {pin:picorv32/cpuregs_reg[3][11]/QN} .original_name {cpuregs[3][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 963: set_db {pin:picorv32/cpuregs_reg[3][12]/Q} .original_name {cpuregs[3][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 964: set_db {pin:picorv32/cpuregs_reg[3][12]/QN} .original_name {cpuregs[3][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 965: set_db {pin:picorv32/cpuregs_reg[3][13]/Q} .original_name {cpuregs[3][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 966: set_db {pin:picorv32/cpuregs_reg[3][13]/QN} .original_name {cpuregs[3][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 967: set_db {pin:picorv32/cpuregs_reg[3][14]/Q} .original_name {cpuregs[3][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 968: set_db {pin:picorv32/cpuregs_reg[3][14]/QN} .original_name {cpuregs[3][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 969: set_db {pin:picorv32/cpuregs_reg[3][15]/Q} .original_name {cpuregs[3][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 970: set_db {pin:picorv32/cpuregs_reg[3][15]/QN} .original_name {cpuregs[3][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 971: set_db {pin:picorv32/cpuregs_reg[3][16]/Q} .original_name {cpuregs[3][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 972: set_db {pin:picorv32/cpuregs_reg[3][16]/QN} .original_name {cpuregs[3][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 973: set_db {pin:picorv32/cpuregs_reg[3][17]/Q} .original_name {cpuregs[3][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 974: set_db {pin:picorv32/cpuregs_reg[3][17]/QN} .original_name {cpuregs[3][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 975: set_db {pin:picorv32/cpuregs_reg[3][18]/Q} .original_name {cpuregs[3][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 976: set_db {pin:picorv32/cpuregs_reg[3][18]/QN} .original_name {cpuregs[3][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 977: set_db {pin:picorv32/cpuregs_reg[3][19]/Q} .original_name {cpuregs[3][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 978: set_db {pin:picorv32/cpuregs_reg[3][19]/QN} .original_name {cpuregs[3][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 979: set_db {pin:picorv32/cpuregs_reg[3][20]/Q} .original_name {cpuregs[3][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 980: set_db {pin:picorv32/cpuregs_reg[3][20]/QN} .original_name {cpuregs[3][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 981: set_db {pin:picorv32/cpuregs_reg[3][21]/Q} .original_name {cpuregs[3][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 982: set_db {pin:picorv32/cpuregs_reg[3][21]/QN} .original_name {cpuregs[3][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 983: set_db {pin:picorv32/cpuregs_reg[3][22]/Q} .original_name {cpuregs[3][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 984: set_db {pin:picorv32/cpuregs_reg[3][22]/QN} .original_name {cpuregs[3][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 985: set_db {pin:picorv32/cpuregs_reg[3][23]/Q} .original_name {cpuregs[3][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 986: set_db {pin:picorv32/cpuregs_reg[3][23]/QN} .original_name {cpuregs[3][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 987: set_db {pin:picorv32/cpuregs_reg[3][24]/Q} .original_name {cpuregs[3][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 988: set_db {pin:picorv32/cpuregs_reg[3][24]/QN} .original_name {cpuregs[3][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 989: set_db {pin:picorv32/cpuregs_reg[3][25]/Q} .original_name {cpuregs[3][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 990: set_db {pin:picorv32/cpuregs_reg[3][25]/QN} .original_name {cpuregs[3][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 991: set_db {pin:picorv32/cpuregs_reg[3][26]/Q} .original_name {cpuregs[3][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 992: set_db {pin:picorv32/cpuregs_reg[3][26]/QN} .original_name {cpuregs[3][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 993: set_db {pin:picorv32/cpuregs_reg[3][27]/Q} .original_name {cpuregs[3][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 994: set_db {pin:picorv32/cpuregs_reg[3][27]/QN} .original_name {cpuregs[3][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 995: set_db {pin:picorv32/cpuregs_reg[3][28]/Q} .original_name {cpuregs[3][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 996: set_db {pin:picorv32/cpuregs_reg[3][28]/QN} .original_name {cpuregs[3][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 997: set_db {pin:picorv32/cpuregs_reg[3][29]/Q} .original_name {cpuregs[3][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 998: set_db {pin:picorv32/cpuregs_reg[3][29]/QN} .original_name {cpuregs[3][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 999: set_db {pin:picorv32/cpuregs_reg[3][30]/Q} .original_name {cpuregs[3][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1000: set_db {pin:picorv32/cpuregs_reg[3][30]/QN} .original_name {cpuregs[3][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1001: set_db {pin:picorv32/cpuregs_reg[3][31]/Q} .original_name {cpuregs[3][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1002: set_db {pin:picorv32/cpuregs_reg[3][31]/QN} .original_name {cpuregs[3][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1003: set_db {pin:picorv32/cpuregs_reg[4][0]/Q} .original_name {cpuregs[4][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1004: set_db {pin:picorv32/cpuregs_reg[4][0]/QN} .original_name {cpuregs[4][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1005: set_db {pin:picorv32/cpuregs_reg[4][1]/Q} .original_name {cpuregs[4][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1006: set_db {pin:picorv32/cpuregs_reg[4][1]/QN} .original_name {cpuregs[4][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1007: set_db {pin:picorv32/cpuregs_reg[4][2]/Q} .original_name {cpuregs[4][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1008: set_db {pin:picorv32/cpuregs_reg[4][2]/QN} .original_name {cpuregs[4][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1009: set_db {pin:picorv32/cpuregs_reg[4][3]/Q} .original_name {cpuregs[4][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1010: set_db {pin:picorv32/cpuregs_reg[4][3]/QN} .original_name {cpuregs[4][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1011: set_db {pin:picorv32/cpuregs_reg[4][4]/Q} .original_name {cpuregs[4][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1012: set_db {pin:picorv32/cpuregs_reg[4][4]/QN} .original_name {cpuregs[4][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1013: set_db {pin:picorv32/cpuregs_reg[4][5]/Q} .original_name {cpuregs[4][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1014: set_db {pin:picorv32/cpuregs_reg[4][5]/QN} .original_name {cpuregs[4][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1015: set_db {pin:picorv32/cpuregs_reg[4][6]/Q} .original_name {cpuregs[4][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1016: set_db {pin:picorv32/cpuregs_reg[4][6]/QN} .original_name {cpuregs[4][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1017: set_db {pin:picorv32/cpuregs_reg[4][7]/Q} .original_name {cpuregs[4][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1018: set_db {pin:picorv32/cpuregs_reg[4][7]/QN} .original_name {cpuregs[4][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1019: set_db {pin:picorv32/cpuregs_reg[4][8]/Q} .original_name {cpuregs[4][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1020: set_db {pin:picorv32/cpuregs_reg[4][8]/QN} .original_name {cpuregs[4][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1021: set_db {pin:picorv32/cpuregs_reg[4][9]/Q} .original_name {cpuregs[4][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1022: set_db {pin:picorv32/cpuregs_reg[4][9]/QN} .original_name {cpuregs[4][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1023: set_db {pin:picorv32/cpuregs_reg[4][10]/Q} .original_name {cpuregs[4][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1024: set_db {pin:picorv32/cpuregs_reg[4][10]/QN} .original_name {cpuregs[4][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1025: set_db {pin:picorv32/cpuregs_reg[4][11]/Q} .original_name {cpuregs[4][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1026: set_db {pin:picorv32/cpuregs_reg[4][11]/QN} .original_name {cpuregs[4][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1027: set_db {pin:picorv32/cpuregs_reg[4][12]/Q} .original_name {cpuregs[4][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1028: set_db {pin:picorv32/cpuregs_reg[4][12]/QN} .original_name {cpuregs[4][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1029: set_db {pin:picorv32/cpuregs_reg[4][13]/Q} .original_name {cpuregs[4][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1030: set_db {pin:picorv32/cpuregs_reg[4][13]/QN} .original_name {cpuregs[4][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1031: set_db {pin:picorv32/cpuregs_reg[4][14]/Q} .original_name {cpuregs[4][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1032: set_db {pin:picorv32/cpuregs_reg[4][14]/QN} .original_name {cpuregs[4][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1033: set_db {pin:picorv32/cpuregs_reg[4][15]/Q} .original_name {cpuregs[4][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1034: set_db {pin:picorv32/cpuregs_reg[4][15]/QN} .original_name {cpuregs[4][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1035: set_db {pin:picorv32/cpuregs_reg[4][16]/Q} .original_name {cpuregs[4][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1036: set_db {pin:picorv32/cpuregs_reg[4][16]/QN} .original_name {cpuregs[4][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1037: set_db {pin:picorv32/cpuregs_reg[4][17]/Q} .original_name {cpuregs[4][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1038: set_db {pin:picorv32/cpuregs_reg[4][17]/QN} .original_name {cpuregs[4][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1039: set_db {pin:picorv32/cpuregs_reg[4][18]/Q} .original_name {cpuregs[4][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1040: set_db {pin:picorv32/cpuregs_reg[4][18]/QN} .original_name {cpuregs[4][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1041: set_db {pin:picorv32/cpuregs_reg[4][19]/Q} .original_name {cpuregs[4][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1042: set_db {pin:picorv32/cpuregs_reg[4][19]/QN} .original_name {cpuregs[4][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1043: set_db {pin:picorv32/cpuregs_reg[4][20]/Q} .original_name {cpuregs[4][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1044: set_db {pin:picorv32/cpuregs_reg[4][20]/QN} .original_name {cpuregs[4][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1045: set_db {pin:picorv32/cpuregs_reg[4][21]/Q} .original_name {cpuregs[4][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1046: set_db {pin:picorv32/cpuregs_reg[4][21]/QN} .original_name {cpuregs[4][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1047: set_db {pin:picorv32/cpuregs_reg[4][22]/Q} .original_name {cpuregs[4][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1048: set_db {pin:picorv32/cpuregs_reg[4][22]/QN} .original_name {cpuregs[4][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1049: set_db {pin:picorv32/cpuregs_reg[4][23]/Q} .original_name {cpuregs[4][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1050: set_db {pin:picorv32/cpuregs_reg[4][23]/QN} .original_name {cpuregs[4][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1051: set_db {pin:picorv32/cpuregs_reg[4][24]/Q} .original_name {cpuregs[4][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1052: set_db {pin:picorv32/cpuregs_reg[4][24]/QN} .original_name {cpuregs[4][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1053: set_db {pin:picorv32/cpuregs_reg[4][25]/Q} .original_name {cpuregs[4][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1054: set_db {pin:picorv32/cpuregs_reg[4][25]/QN} .original_name {cpuregs[4][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1055: set_db {pin:picorv32/cpuregs_reg[4][26]/Q} .original_name {cpuregs[4][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1056: set_db {pin:picorv32/cpuregs_reg[4][26]/QN} .original_name {cpuregs[4][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1057: set_db {pin:picorv32/cpuregs_reg[4][27]/Q} .original_name {cpuregs[4][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1058: set_db {pin:picorv32/cpuregs_reg[4][27]/QN} .original_name {cpuregs[4][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1059: set_db {pin:picorv32/cpuregs_reg[4][28]/Q} .original_name {cpuregs[4][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1060: set_db {pin:picorv32/cpuregs_reg[4][28]/QN} .original_name {cpuregs[4][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1061: set_db {pin:picorv32/cpuregs_reg[4][29]/Q} .original_name {cpuregs[4][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1062: set_db {pin:picorv32/cpuregs_reg[4][29]/QN} .original_name {cpuregs[4][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1063: set_db {pin:picorv32/cpuregs_reg[4][30]/Q} .original_name {cpuregs[4][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1064: set_db {pin:picorv32/cpuregs_reg[4][30]/QN} .original_name {cpuregs[4][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1065: set_db {pin:picorv32/cpuregs_reg[4][31]/Q} .original_name {cpuregs[4][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1066: set_db {pin:picorv32/cpuregs_reg[4][31]/QN} .original_name {cpuregs[4][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1067: set_db {pin:picorv32/cpuregs_reg[5][0]/Q} .original_name {cpuregs[5][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1068: set_db {pin:picorv32/cpuregs_reg[5][0]/QN} .original_name {cpuregs[5][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1069: set_db {pin:picorv32/cpuregs_reg[5][1]/Q} .original_name {cpuregs[5][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1070: set_db {pin:picorv32/cpuregs_reg[5][1]/QN} .original_name {cpuregs[5][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1071: set_db {pin:picorv32/cpuregs_reg[5][2]/Q} .original_name {cpuregs[5][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1072: set_db {pin:picorv32/cpuregs_reg[5][2]/QN} .original_name {cpuregs[5][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1073: set_db {pin:picorv32/cpuregs_reg[5][3]/Q} .original_name {cpuregs[5][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1074: set_db {pin:picorv32/cpuregs_reg[5][3]/QN} .original_name {cpuregs[5][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1075: set_db {pin:picorv32/cpuregs_reg[5][4]/Q} .original_name {cpuregs[5][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1076: set_db {pin:picorv32/cpuregs_reg[5][4]/QN} .original_name {cpuregs[5][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1077: set_db {pin:picorv32/cpuregs_reg[5][5]/Q} .original_name {cpuregs[5][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1078: set_db {pin:picorv32/cpuregs_reg[5][5]/QN} .original_name {cpuregs[5][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1079: set_db {pin:picorv32/cpuregs_reg[5][6]/Q} .original_name {cpuregs[5][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1080: set_db {pin:picorv32/cpuregs_reg[5][6]/QN} .original_name {cpuregs[5][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1081: set_db {pin:picorv32/cpuregs_reg[5][7]/Q} .original_name {cpuregs[5][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1082: set_db {pin:picorv32/cpuregs_reg[5][7]/QN} .original_name {cpuregs[5][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1083: set_db {pin:picorv32/cpuregs_reg[5][8]/Q} .original_name {cpuregs[5][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1084: set_db {pin:picorv32/cpuregs_reg[5][8]/QN} .original_name {cpuregs[5][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1085: set_db {pin:picorv32/cpuregs_reg[5][9]/Q} .original_name {cpuregs[5][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1086: set_db {pin:picorv32/cpuregs_reg[5][9]/QN} .original_name {cpuregs[5][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1087: set_db {pin:picorv32/cpuregs_reg[5][10]/Q} .original_name {cpuregs[5][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1088: set_db {pin:picorv32/cpuregs_reg[5][10]/QN} .original_name {cpuregs[5][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1089: set_db {pin:picorv32/cpuregs_reg[5][11]/Q} .original_name {cpuregs[5][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1090: set_db {pin:picorv32/cpuregs_reg[5][11]/QN} .original_name {cpuregs[5][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1091: set_db {pin:picorv32/cpuregs_reg[5][12]/Q} .original_name {cpuregs[5][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1092: set_db {pin:picorv32/cpuregs_reg[5][12]/QN} .original_name {cpuregs[5][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1093: set_db {pin:picorv32/cpuregs_reg[5][13]/Q} .original_name {cpuregs[5][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1094: set_db {pin:picorv32/cpuregs_reg[5][13]/QN} .original_name {cpuregs[5][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1095: set_db {pin:picorv32/cpuregs_reg[5][14]/Q} .original_name {cpuregs[5][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1096: set_db {pin:picorv32/cpuregs_reg[5][14]/QN} .original_name {cpuregs[5][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1097: set_db {pin:picorv32/cpuregs_reg[5][15]/Q} .original_name {cpuregs[5][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1098: set_db {pin:picorv32/cpuregs_reg[5][15]/QN} .original_name {cpuregs[5][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1099: set_db {pin:picorv32/cpuregs_reg[5][16]/Q} .original_name {cpuregs[5][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1100: set_db {pin:picorv32/cpuregs_reg[5][16]/QN} .original_name {cpuregs[5][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1101: set_db {pin:picorv32/cpuregs_reg[5][17]/Q} .original_name {cpuregs[5][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1102: set_db {pin:picorv32/cpuregs_reg[5][17]/QN} .original_name {cpuregs[5][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1103: set_db {pin:picorv32/cpuregs_reg[5][18]/Q} .original_name {cpuregs[5][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1104: set_db {pin:picorv32/cpuregs_reg[5][18]/QN} .original_name {cpuregs[5][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1105: set_db {pin:picorv32/cpuregs_reg[5][19]/Q} .original_name {cpuregs[5][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1106: set_db {pin:picorv32/cpuregs_reg[5][19]/QN} .original_name {cpuregs[5][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1107: set_db {pin:picorv32/cpuregs_reg[5][20]/Q} .original_name {cpuregs[5][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1108: set_db {pin:picorv32/cpuregs_reg[5][20]/QN} .original_name {cpuregs[5][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1109: set_db {pin:picorv32/cpuregs_reg[5][21]/Q} .original_name {cpuregs[5][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1110: set_db {pin:picorv32/cpuregs_reg[5][21]/QN} .original_name {cpuregs[5][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1111: set_db {pin:picorv32/cpuregs_reg[5][22]/Q} .original_name {cpuregs[5][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1112: set_db {pin:picorv32/cpuregs_reg[5][22]/QN} .original_name {cpuregs[5][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1113: set_db {pin:picorv32/cpuregs_reg[5][23]/Q} .original_name {cpuregs[5][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1114: set_db {pin:picorv32/cpuregs_reg[5][23]/QN} .original_name {cpuregs[5][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1115: set_db {pin:picorv32/cpuregs_reg[5][24]/Q} .original_name {cpuregs[5][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1116: set_db {pin:picorv32/cpuregs_reg[5][24]/QN} .original_name {cpuregs[5][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1117: set_db {pin:picorv32/cpuregs_reg[5][25]/Q} .original_name {cpuregs[5][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1118: set_db {pin:picorv32/cpuregs_reg[5][25]/QN} .original_name {cpuregs[5][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1119: set_db {pin:picorv32/cpuregs_reg[5][26]/Q} .original_name {cpuregs[5][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1120: set_db {pin:picorv32/cpuregs_reg[5][26]/QN} .original_name {cpuregs[5][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1121: set_db {pin:picorv32/cpuregs_reg[5][27]/Q} .original_name {cpuregs[5][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1122: set_db {pin:picorv32/cpuregs_reg[5][27]/QN} .original_name {cpuregs[5][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1123: set_db {pin:picorv32/cpuregs_reg[5][28]/Q} .original_name {cpuregs[5][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1124: set_db {pin:picorv32/cpuregs_reg[5][28]/QN} .original_name {cpuregs[5][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1125: set_db {pin:picorv32/cpuregs_reg[5][29]/Q} .original_name {cpuregs[5][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1126: set_db {pin:picorv32/cpuregs_reg[5][29]/QN} .original_name {cpuregs[5][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1127: set_db {pin:picorv32/cpuregs_reg[5][30]/Q} .original_name {cpuregs[5][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1128: set_db {pin:picorv32/cpuregs_reg[5][30]/QN} .original_name {cpuregs[5][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1129: set_db {pin:picorv32/cpuregs_reg[5][31]/Q} .original_name {cpuregs[5][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1130: set_db {pin:picorv32/cpuregs_reg[5][31]/QN} .original_name {cpuregs[5][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1131: set_db {pin:picorv32/cpuregs_reg[6][0]/Q} .original_name {cpuregs[6][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1132: set_db {pin:picorv32/cpuregs_reg[6][0]/QN} .original_name {cpuregs[6][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1133: set_db {pin:picorv32/cpuregs_reg[6][1]/Q} .original_name {cpuregs[6][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1134: set_db {pin:picorv32/cpuregs_reg[6][1]/QN} .original_name {cpuregs[6][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1135: set_db {pin:picorv32/cpuregs_reg[6][2]/Q} .original_name {cpuregs[6][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1136: set_db {pin:picorv32/cpuregs_reg[6][2]/QN} .original_name {cpuregs[6][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1137: set_db {pin:picorv32/cpuregs_reg[6][3]/Q} .original_name {cpuregs[6][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1138: set_db {pin:picorv32/cpuregs_reg[6][3]/QN} .original_name {cpuregs[6][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1139: set_db {pin:picorv32/cpuregs_reg[6][4]/Q} .original_name {cpuregs[6][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1140: set_db {pin:picorv32/cpuregs_reg[6][4]/QN} .original_name {cpuregs[6][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1141: set_db {pin:picorv32/cpuregs_reg[6][5]/Q} .original_name {cpuregs[6][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1142: set_db {pin:picorv32/cpuregs_reg[6][5]/QN} .original_name {cpuregs[6][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1143: set_db {pin:picorv32/cpuregs_reg[6][6]/Q} .original_name {cpuregs[6][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1144: set_db {pin:picorv32/cpuregs_reg[6][6]/QN} .original_name {cpuregs[6][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1145: set_db {pin:picorv32/cpuregs_reg[6][7]/Q} .original_name {cpuregs[6][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1146: set_db {pin:picorv32/cpuregs_reg[6][7]/QN} .original_name {cpuregs[6][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1147: set_db {pin:picorv32/cpuregs_reg[6][8]/Q} .original_name {cpuregs[6][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1148: set_db {pin:picorv32/cpuregs_reg[6][8]/QN} .original_name {cpuregs[6][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1149: set_db {pin:picorv32/cpuregs_reg[6][9]/Q} .original_name {cpuregs[6][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1150: set_db {pin:picorv32/cpuregs_reg[6][9]/QN} .original_name {cpuregs[6][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1151: set_db {pin:picorv32/cpuregs_reg[6][10]/Q} .original_name {cpuregs[6][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1152: set_db {pin:picorv32/cpuregs_reg[6][10]/QN} .original_name {cpuregs[6][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1153: set_db {pin:picorv32/cpuregs_reg[6][11]/Q} .original_name {cpuregs[6][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1154: set_db {pin:picorv32/cpuregs_reg[6][11]/QN} .original_name {cpuregs[6][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1155: set_db {pin:picorv32/cpuregs_reg[6][12]/Q} .original_name {cpuregs[6][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1156: set_db {pin:picorv32/cpuregs_reg[6][12]/QN} .original_name {cpuregs[6][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1157: set_db {pin:picorv32/cpuregs_reg[6][13]/Q} .original_name {cpuregs[6][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1158: set_db {pin:picorv32/cpuregs_reg[6][13]/QN} .original_name {cpuregs[6][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1159: set_db {pin:picorv32/cpuregs_reg[6][14]/Q} .original_name {cpuregs[6][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1160: set_db {pin:picorv32/cpuregs_reg[6][14]/QN} .original_name {cpuregs[6][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1161: set_db {pin:picorv32/cpuregs_reg[6][15]/Q} .original_name {cpuregs[6][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1162: set_db {pin:picorv32/cpuregs_reg[6][15]/QN} .original_name {cpuregs[6][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1163: set_db {pin:picorv32/cpuregs_reg[6][16]/Q} .original_name {cpuregs[6][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1164: set_db {pin:picorv32/cpuregs_reg[6][16]/QN} .original_name {cpuregs[6][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1165: set_db {pin:picorv32/cpuregs_reg[6][17]/Q} .original_name {cpuregs[6][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1166: set_db {pin:picorv32/cpuregs_reg[6][17]/QN} .original_name {cpuregs[6][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1167: set_db {pin:picorv32/cpuregs_reg[6][18]/Q} .original_name {cpuregs[6][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1168: set_db {pin:picorv32/cpuregs_reg[6][18]/QN} .original_name {cpuregs[6][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1169: set_db {pin:picorv32/cpuregs_reg[6][19]/Q} .original_name {cpuregs[6][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1170: set_db {pin:picorv32/cpuregs_reg[6][19]/QN} .original_name {cpuregs[6][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1171: set_db {pin:picorv32/cpuregs_reg[6][20]/Q} .original_name {cpuregs[6][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1172: set_db {pin:picorv32/cpuregs_reg[6][20]/QN} .original_name {cpuregs[6][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1173: set_db {pin:picorv32/cpuregs_reg[6][21]/Q} .original_name {cpuregs[6][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1174: set_db {pin:picorv32/cpuregs_reg[6][21]/QN} .original_name {cpuregs[6][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1175: set_db {pin:picorv32/cpuregs_reg[6][22]/Q} .original_name {cpuregs[6][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1176: set_db {pin:picorv32/cpuregs_reg[6][22]/QN} .original_name {cpuregs[6][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1177: set_db {pin:picorv32/cpuregs_reg[6][23]/Q} .original_name {cpuregs[6][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1178: set_db {pin:picorv32/cpuregs_reg[6][23]/QN} .original_name {cpuregs[6][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1179: set_db {pin:picorv32/cpuregs_reg[6][24]/Q} .original_name {cpuregs[6][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1180: set_db {pin:picorv32/cpuregs_reg[6][24]/QN} .original_name {cpuregs[6][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1181: set_db {pin:picorv32/cpuregs_reg[6][25]/Q} .original_name {cpuregs[6][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1182: set_db {pin:picorv32/cpuregs_reg[6][25]/QN} .original_name {cpuregs[6][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1183: set_db {pin:picorv32/cpuregs_reg[6][26]/Q} .original_name {cpuregs[6][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1184: set_db {pin:picorv32/cpuregs_reg[6][26]/QN} .original_name {cpuregs[6][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1185: set_db {pin:picorv32/cpuregs_reg[6][27]/Q} .original_name {cpuregs[6][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1186: set_db {pin:picorv32/cpuregs_reg[6][27]/QN} .original_name {cpuregs[6][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1187: set_db {pin:picorv32/cpuregs_reg[6][28]/Q} .original_name {cpuregs[6][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1188: set_db {pin:picorv32/cpuregs_reg[6][28]/QN} .original_name {cpuregs[6][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1189: set_db {pin:picorv32/cpuregs_reg[6][29]/Q} .original_name {cpuregs[6][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1190: set_db {pin:picorv32/cpuregs_reg[6][29]/QN} .original_name {cpuregs[6][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1191: set_db {pin:picorv32/cpuregs_reg[6][30]/Q} .original_name {cpuregs[6][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1192: set_db {pin:picorv32/cpuregs_reg[6][30]/QN} .original_name {cpuregs[6][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1193: set_db {pin:picorv32/cpuregs_reg[6][31]/Q} .original_name {cpuregs[6][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1194: set_db {pin:picorv32/cpuregs_reg[6][31]/QN} .original_name {cpuregs[6][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1195: set_db {pin:picorv32/cpuregs_reg[7][0]/Q} .original_name {cpuregs[7][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1196: set_db {pin:picorv32/cpuregs_reg[7][0]/QN} .original_name {cpuregs[7][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1197: set_db {pin:picorv32/cpuregs_reg[7][1]/Q} .original_name {cpuregs[7][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1198: set_db {pin:picorv32/cpuregs_reg[7][1]/QN} .original_name {cpuregs[7][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1199: set_db {pin:picorv32/cpuregs_reg[7][2]/Q} .original_name {cpuregs[7][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1200: set_db {pin:picorv32/cpuregs_reg[7][2]/QN} .original_name {cpuregs[7][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1201: set_db {pin:picorv32/cpuregs_reg[7][3]/Q} .original_name {cpuregs[7][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1202: set_db {pin:picorv32/cpuregs_reg[7][3]/QN} .original_name {cpuregs[7][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1203: set_db {pin:picorv32/cpuregs_reg[7][4]/Q} .original_name {cpuregs[7][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1204: set_db {pin:picorv32/cpuregs_reg[7][4]/QN} .original_name {cpuregs[7][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1205: set_db {pin:picorv32/cpuregs_reg[7][5]/Q} .original_name {cpuregs[7][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1206: set_db {pin:picorv32/cpuregs_reg[7][5]/QN} .original_name {cpuregs[7][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1207: set_db {pin:picorv32/cpuregs_reg[7][6]/Q} .original_name {cpuregs[7][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1208: set_db {pin:picorv32/cpuregs_reg[7][6]/QN} .original_name {cpuregs[7][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1209: set_db {pin:picorv32/cpuregs_reg[7][7]/Q} .original_name {cpuregs[7][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1210: set_db {pin:picorv32/cpuregs_reg[7][7]/QN} .original_name {cpuregs[7][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1211: set_db {pin:picorv32/cpuregs_reg[7][8]/Q} .original_name {cpuregs[7][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1212: set_db {pin:picorv32/cpuregs_reg[7][8]/QN} .original_name {cpuregs[7][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1213: set_db {pin:picorv32/cpuregs_reg[7][9]/Q} .original_name {cpuregs[7][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1214: set_db {pin:picorv32/cpuregs_reg[7][9]/QN} .original_name {cpuregs[7][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1215: set_db {pin:picorv32/cpuregs_reg[7][10]/Q} .original_name {cpuregs[7][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1216: set_db {pin:picorv32/cpuregs_reg[7][10]/QN} .original_name {cpuregs[7][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1217: set_db {pin:picorv32/cpuregs_reg[7][11]/Q} .original_name {cpuregs[7][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1218: set_db {pin:picorv32/cpuregs_reg[7][11]/QN} .original_name {cpuregs[7][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1219: set_db {pin:picorv32/cpuregs_reg[7][12]/Q} .original_name {cpuregs[7][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1220: set_db {pin:picorv32/cpuregs_reg[7][12]/QN} .original_name {cpuregs[7][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1221: set_db {pin:picorv32/cpuregs_reg[7][13]/Q} .original_name {cpuregs[7][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1222: set_db {pin:picorv32/cpuregs_reg[7][13]/QN} .original_name {cpuregs[7][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1223: set_db {pin:picorv32/cpuregs_reg[7][14]/Q} .original_name {cpuregs[7][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1224: set_db {pin:picorv32/cpuregs_reg[7][14]/QN} .original_name {cpuregs[7][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1225: set_db {pin:picorv32/cpuregs_reg[7][15]/Q} .original_name {cpuregs[7][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1226: set_db {pin:picorv32/cpuregs_reg[7][15]/QN} .original_name {cpuregs[7][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1227: set_db {pin:picorv32/cpuregs_reg[7][16]/Q} .original_name {cpuregs[7][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1228: set_db {pin:picorv32/cpuregs_reg[7][16]/QN} .original_name {cpuregs[7][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1229: set_db {pin:picorv32/cpuregs_reg[7][17]/Q} .original_name {cpuregs[7][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1230: set_db {pin:picorv32/cpuregs_reg[7][17]/QN} .original_name {cpuregs[7][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1231: set_db {pin:picorv32/cpuregs_reg[7][18]/Q} .original_name {cpuregs[7][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1232: set_db {pin:picorv32/cpuregs_reg[7][18]/QN} .original_name {cpuregs[7][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1233: set_db {pin:picorv32/cpuregs_reg[7][19]/Q} .original_name {cpuregs[7][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1234: set_db {pin:picorv32/cpuregs_reg[7][19]/QN} .original_name {cpuregs[7][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1235: set_db {pin:picorv32/cpuregs_reg[7][20]/Q} .original_name {cpuregs[7][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1236: set_db {pin:picorv32/cpuregs_reg[7][20]/QN} .original_name {cpuregs[7][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1237: set_db {pin:picorv32/cpuregs_reg[7][21]/Q} .original_name {cpuregs[7][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1238: set_db {pin:picorv32/cpuregs_reg[7][21]/QN} .original_name {cpuregs[7][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1239: set_db {pin:picorv32/cpuregs_reg[7][22]/Q} .original_name {cpuregs[7][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1240: set_db {pin:picorv32/cpuregs_reg[7][22]/QN} .original_name {cpuregs[7][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1241: set_db {pin:picorv32/cpuregs_reg[7][23]/Q} .original_name {cpuregs[7][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1242: set_db {pin:picorv32/cpuregs_reg[7][23]/QN} .original_name {cpuregs[7][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1243: set_db {pin:picorv32/cpuregs_reg[7][24]/Q} .original_name {cpuregs[7][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1244: set_db {pin:picorv32/cpuregs_reg[7][24]/QN} .original_name {cpuregs[7][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1245: set_db {pin:picorv32/cpuregs_reg[7][25]/Q} .original_name {cpuregs[7][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1246: set_db {pin:picorv32/cpuregs_reg[7][25]/QN} .original_name {cpuregs[7][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1247: set_db {pin:picorv32/cpuregs_reg[7][26]/Q} .original_name {cpuregs[7][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1248: set_db {pin:picorv32/cpuregs_reg[7][26]/QN} .original_name {cpuregs[7][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1249: set_db {pin:picorv32/cpuregs_reg[7][27]/Q} .original_name {cpuregs[7][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1250: set_db {pin:picorv32/cpuregs_reg[7][27]/QN} .original_name {cpuregs[7][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1251: set_db {pin:picorv32/cpuregs_reg[7][28]/Q} .original_name {cpuregs[7][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1252: set_db {pin:picorv32/cpuregs_reg[7][28]/QN} .original_name {cpuregs[7][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1253: set_db {pin:picorv32/cpuregs_reg[7][29]/Q} .original_name {cpuregs[7][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1254: set_db {pin:picorv32/cpuregs_reg[7][29]/QN} .original_name {cpuregs[7][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1255: set_db {pin:picorv32/cpuregs_reg[7][30]/Q} .original_name {cpuregs[7][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1256: set_db {pin:picorv32/cpuregs_reg[7][30]/QN} .original_name {cpuregs[7][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1257: set_db {pin:picorv32/cpuregs_reg[7][31]/Q} .original_name {cpuregs[7][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1258: set_db {pin:picorv32/cpuregs_reg[7][31]/QN} .original_name {cpuregs[7][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1259: set_db {pin:picorv32/cpuregs_reg[8][0]/Q} .original_name {cpuregs[8][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1260: set_db {pin:picorv32/cpuregs_reg[8][0]/QN} .original_name {cpuregs[8][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1261: set_db {pin:picorv32/cpuregs_reg[8][1]/Q} .original_name {cpuregs[8][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1262: set_db {pin:picorv32/cpuregs_reg[8][1]/QN} .original_name {cpuregs[8][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1263: set_db {pin:picorv32/cpuregs_reg[8][2]/Q} .original_name {cpuregs[8][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1264: set_db {pin:picorv32/cpuregs_reg[8][2]/QN} .original_name {cpuregs[8][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1265: set_db {pin:picorv32/cpuregs_reg[8][3]/Q} .original_name {cpuregs[8][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1266: set_db {pin:picorv32/cpuregs_reg[8][3]/QN} .original_name {cpuregs[8][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1267: set_db {pin:picorv32/cpuregs_reg[8][4]/Q} .original_name {cpuregs[8][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1268: set_db {pin:picorv32/cpuregs_reg[8][4]/QN} .original_name {cpuregs[8][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1269: set_db {pin:picorv32/cpuregs_reg[8][5]/Q} .original_name {cpuregs[8][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1270: set_db {pin:picorv32/cpuregs_reg[8][5]/QN} .original_name {cpuregs[8][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1271: set_db {pin:picorv32/cpuregs_reg[8][6]/Q} .original_name {cpuregs[8][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1272: set_db {pin:picorv32/cpuregs_reg[8][6]/QN} .original_name {cpuregs[8][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1273: set_db {pin:picorv32/cpuregs_reg[8][7]/Q} .original_name {cpuregs[8][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1274: set_db {pin:picorv32/cpuregs_reg[8][7]/QN} .original_name {cpuregs[8][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1275: set_db {pin:picorv32/cpuregs_reg[8][8]/Q} .original_name {cpuregs[8][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1276: set_db {pin:picorv32/cpuregs_reg[8][8]/QN} .original_name {cpuregs[8][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1277: set_db {pin:picorv32/cpuregs_reg[8][9]/Q} .original_name {cpuregs[8][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1278: set_db {pin:picorv32/cpuregs_reg[8][9]/QN} .original_name {cpuregs[8][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1279: set_db {pin:picorv32/cpuregs_reg[8][10]/Q} .original_name {cpuregs[8][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1280: set_db {pin:picorv32/cpuregs_reg[8][10]/QN} .original_name {cpuregs[8][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1281: set_db {pin:picorv32/cpuregs_reg[8][11]/Q} .original_name {cpuregs[8][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1282: set_db {pin:picorv32/cpuregs_reg[8][11]/QN} .original_name {cpuregs[8][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1283: set_db {pin:picorv32/cpuregs_reg[8][12]/Q} .original_name {cpuregs[8][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1284: set_db {pin:picorv32/cpuregs_reg[8][12]/QN} .original_name {cpuregs[8][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1285: set_db {pin:picorv32/cpuregs_reg[8][13]/Q} .original_name {cpuregs[8][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1286: set_db {pin:picorv32/cpuregs_reg[8][13]/QN} .original_name {cpuregs[8][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1287: set_db {pin:picorv32/cpuregs_reg[8][14]/Q} .original_name {cpuregs[8][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1288: set_db {pin:picorv32/cpuregs_reg[8][14]/QN} .original_name {cpuregs[8][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1289: set_db {pin:picorv32/cpuregs_reg[8][15]/Q} .original_name {cpuregs[8][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1290: set_db {pin:picorv32/cpuregs_reg[8][15]/QN} .original_name {cpuregs[8][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1291: set_db {pin:picorv32/cpuregs_reg[8][16]/Q} .original_name {cpuregs[8][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1292: set_db {pin:picorv32/cpuregs_reg[8][16]/QN} .original_name {cpuregs[8][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1293: set_db {pin:picorv32/cpuregs_reg[8][17]/Q} .original_name {cpuregs[8][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1294: set_db {pin:picorv32/cpuregs_reg[8][17]/QN} .original_name {cpuregs[8][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1295: set_db {pin:picorv32/cpuregs_reg[8][18]/Q} .original_name {cpuregs[8][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1296: set_db {pin:picorv32/cpuregs_reg[8][18]/QN} .original_name {cpuregs[8][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1297: set_db {pin:picorv32/cpuregs_reg[8][19]/Q} .original_name {cpuregs[8][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1298: set_db {pin:picorv32/cpuregs_reg[8][19]/QN} .original_name {cpuregs[8][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1299: set_db {pin:picorv32/cpuregs_reg[8][20]/Q} .original_name {cpuregs[8][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1300: set_db {pin:picorv32/cpuregs_reg[8][20]/QN} .original_name {cpuregs[8][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1301: set_db {pin:picorv32/cpuregs_reg[8][21]/Q} .original_name {cpuregs[8][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1302: set_db {pin:picorv32/cpuregs_reg[8][21]/QN} .original_name {cpuregs[8][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1303: set_db {pin:picorv32/cpuregs_reg[8][22]/Q} .original_name {cpuregs[8][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1304: set_db {pin:picorv32/cpuregs_reg[8][22]/QN} .original_name {cpuregs[8][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1305: set_db {pin:picorv32/cpuregs_reg[8][23]/Q} .original_name {cpuregs[8][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1306: set_db {pin:picorv32/cpuregs_reg[8][23]/QN} .original_name {cpuregs[8][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1307: set_db {pin:picorv32/cpuregs_reg[8][24]/Q} .original_name {cpuregs[8][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1308: set_db {pin:picorv32/cpuregs_reg[8][24]/QN} .original_name {cpuregs[8][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1309: set_db {pin:picorv32/cpuregs_reg[8][25]/Q} .original_name {cpuregs[8][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1310: set_db {pin:picorv32/cpuregs_reg[8][25]/QN} .original_name {cpuregs[8][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1311: set_db {pin:picorv32/cpuregs_reg[8][26]/Q} .original_name {cpuregs[8][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1312: set_db {pin:picorv32/cpuregs_reg[8][26]/QN} .original_name {cpuregs[8][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1313: set_db {pin:picorv32/cpuregs_reg[8][27]/Q} .original_name {cpuregs[8][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1314: set_db {pin:picorv32/cpuregs_reg[8][27]/QN} .original_name {cpuregs[8][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1315: set_db {pin:picorv32/cpuregs_reg[8][28]/Q} .original_name {cpuregs[8][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1316: set_db {pin:picorv32/cpuregs_reg[8][28]/QN} .original_name {cpuregs[8][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1317: set_db {pin:picorv32/cpuregs_reg[8][29]/Q} .original_name {cpuregs[8][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1318: set_db {pin:picorv32/cpuregs_reg[8][29]/QN} .original_name {cpuregs[8][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1319: set_db {pin:picorv32/cpuregs_reg[8][30]/Q} .original_name {cpuregs[8][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1320: set_db {pin:picorv32/cpuregs_reg[8][30]/QN} .original_name {cpuregs[8][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1321: set_db {pin:picorv32/cpuregs_reg[8][31]/Q} .original_name {cpuregs[8][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1322: set_db {pin:picorv32/cpuregs_reg[8][31]/QN} .original_name {cpuregs[8][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1323: set_db {pin:picorv32/cpuregs_reg[9][0]/Q} .original_name {cpuregs[9][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1324: set_db {pin:picorv32/cpuregs_reg[9][0]/QN} .original_name {cpuregs[9][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1325: set_db {pin:picorv32/cpuregs_reg[9][1]/Q} .original_name {cpuregs[9][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1326: set_db {pin:picorv32/cpuregs_reg[9][1]/QN} .original_name {cpuregs[9][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1327: set_db {pin:picorv32/cpuregs_reg[9][2]/Q} .original_name {cpuregs[9][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1328: set_db {pin:picorv32/cpuregs_reg[9][2]/QN} .original_name {cpuregs[9][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1329: set_db {pin:picorv32/cpuregs_reg[9][3]/Q} .original_name {cpuregs[9][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1330: set_db {pin:picorv32/cpuregs_reg[9][3]/QN} .original_name {cpuregs[9][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1331: set_db {pin:picorv32/cpuregs_reg[9][4]/Q} .original_name {cpuregs[9][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1332: set_db {pin:picorv32/cpuregs_reg[9][4]/QN} .original_name {cpuregs[9][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1333: set_db {pin:picorv32/cpuregs_reg[9][5]/Q} .original_name {cpuregs[9][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1334: set_db {pin:picorv32/cpuregs_reg[9][5]/QN} .original_name {cpuregs[9][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1335: set_db {pin:picorv32/cpuregs_reg[9][6]/Q} .original_name {cpuregs[9][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1336: set_db {pin:picorv32/cpuregs_reg[9][6]/QN} .original_name {cpuregs[9][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1337: set_db {pin:picorv32/cpuregs_reg[9][7]/Q} .original_name {cpuregs[9][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1338: set_db {pin:picorv32/cpuregs_reg[9][7]/QN} .original_name {cpuregs[9][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1339: set_db {pin:picorv32/cpuregs_reg[9][8]/Q} .original_name {cpuregs[9][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1340: set_db {pin:picorv32/cpuregs_reg[9][8]/QN} .original_name {cpuregs[9][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1341: set_db {pin:picorv32/cpuregs_reg[9][9]/Q} .original_name {cpuregs[9][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1342: set_db {pin:picorv32/cpuregs_reg[9][9]/QN} .original_name {cpuregs[9][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1343: set_db {pin:picorv32/cpuregs_reg[9][10]/Q} .original_name {cpuregs[9][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1344: set_db {pin:picorv32/cpuregs_reg[9][10]/QN} .original_name {cpuregs[9][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1345: set_db {pin:picorv32/cpuregs_reg[9][11]/Q} .original_name {cpuregs[9][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1346: set_db {pin:picorv32/cpuregs_reg[9][11]/QN} .original_name {cpuregs[9][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1347: set_db {pin:picorv32/cpuregs_reg[9][12]/Q} .original_name {cpuregs[9][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1348: set_db {pin:picorv32/cpuregs_reg[9][12]/QN} .original_name {cpuregs[9][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1349: set_db {pin:picorv32/cpuregs_reg[9][13]/Q} .original_name {cpuregs[9][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1350: set_db {pin:picorv32/cpuregs_reg[9][13]/QN} .original_name {cpuregs[9][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1351: set_db {pin:picorv32/cpuregs_reg[9][14]/Q} .original_name {cpuregs[9][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1352: set_db {pin:picorv32/cpuregs_reg[9][14]/QN} .original_name {cpuregs[9][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1353: set_db {pin:picorv32/cpuregs_reg[9][15]/Q} .original_name {cpuregs[9][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1354: set_db {pin:picorv32/cpuregs_reg[9][15]/QN} .original_name {cpuregs[9][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1355: set_db {pin:picorv32/cpuregs_reg[9][16]/Q} .original_name {cpuregs[9][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1356: set_db {pin:picorv32/cpuregs_reg[9][16]/QN} .original_name {cpuregs[9][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1357: set_db {pin:picorv32/cpuregs_reg[9][17]/Q} .original_name {cpuregs[9][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1358: set_db {pin:picorv32/cpuregs_reg[9][17]/QN} .original_name {cpuregs[9][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1359: set_db {pin:picorv32/cpuregs_reg[9][18]/Q} .original_name {cpuregs[9][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1360: set_db {pin:picorv32/cpuregs_reg[9][18]/QN} .original_name {cpuregs[9][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1361: set_db {pin:picorv32/cpuregs_reg[9][19]/Q} .original_name {cpuregs[9][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1362: set_db {pin:picorv32/cpuregs_reg[9][19]/QN} .original_name {cpuregs[9][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1363: set_db {pin:picorv32/cpuregs_reg[9][20]/Q} .original_name {cpuregs[9][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1364: set_db {pin:picorv32/cpuregs_reg[9][20]/QN} .original_name {cpuregs[9][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1365: set_db {pin:picorv32/cpuregs_reg[9][21]/Q} .original_name {cpuregs[9][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1366: set_db {pin:picorv32/cpuregs_reg[9][21]/QN} .original_name {cpuregs[9][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1367: set_db {pin:picorv32/cpuregs_reg[9][22]/Q} .original_name {cpuregs[9][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1368: set_db {pin:picorv32/cpuregs_reg[9][22]/QN} .original_name {cpuregs[9][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1369: set_db {pin:picorv32/cpuregs_reg[9][23]/Q} .original_name {cpuregs[9][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1370: set_db {pin:picorv32/cpuregs_reg[9][23]/QN} .original_name {cpuregs[9][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1371: set_db {pin:picorv32/cpuregs_reg[9][24]/Q} .original_name {cpuregs[9][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1372: set_db {pin:picorv32/cpuregs_reg[9][24]/QN} .original_name {cpuregs[9][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1373: set_db {pin:picorv32/cpuregs_reg[9][25]/Q} .original_name {cpuregs[9][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1374: set_db {pin:picorv32/cpuregs_reg[9][25]/QN} .original_name {cpuregs[9][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1375: set_db {pin:picorv32/cpuregs_reg[9][26]/Q} .original_name {cpuregs[9][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1376: set_db {pin:picorv32/cpuregs_reg[9][26]/QN} .original_name {cpuregs[9][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1377: set_db {pin:picorv32/cpuregs_reg[9][27]/Q} .original_name {cpuregs[9][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1378: set_db {pin:picorv32/cpuregs_reg[9][27]/QN} .original_name {cpuregs[9][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1379: set_db {pin:picorv32/cpuregs_reg[9][28]/Q} .original_name {cpuregs[9][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1380: set_db {pin:picorv32/cpuregs_reg[9][28]/QN} .original_name {cpuregs[9][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1381: set_db {pin:picorv32/cpuregs_reg[9][29]/Q} .original_name {cpuregs[9][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1382: set_db {pin:picorv32/cpuregs_reg[9][29]/QN} .original_name {cpuregs[9][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1383: set_db {pin:picorv32/cpuregs_reg[9][30]/Q} .original_name {cpuregs[9][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1384: set_db {pin:picorv32/cpuregs_reg[9][30]/QN} .original_name {cpuregs[9][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1385: set_db {pin:picorv32/cpuregs_reg[9][31]/Q} .original_name {cpuregs[9][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1386: set_db {pin:picorv32/cpuregs_reg[9][31]/QN} .original_name {cpuregs[9][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1387: set_db {pin:picorv32/cpuregs_reg[10][0]/Q} .original_name {cpuregs[10][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1388: set_db {pin:picorv32/cpuregs_reg[10][0]/QN} .original_name {cpuregs[10][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1389: set_db {pin:picorv32/cpuregs_reg[10][1]/Q} .original_name {cpuregs[10][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1390: set_db {pin:picorv32/cpuregs_reg[10][1]/QN} .original_name {cpuregs[10][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1391: set_db {pin:picorv32/cpuregs_reg[10][2]/Q} .original_name {cpuregs[10][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1392: set_db {pin:picorv32/cpuregs_reg[10][2]/QN} .original_name {cpuregs[10][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1393: set_db {pin:picorv32/cpuregs_reg[10][3]/Q} .original_name {cpuregs[10][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1394: set_db {pin:picorv32/cpuregs_reg[10][3]/QN} .original_name {cpuregs[10][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1395: set_db {pin:picorv32/cpuregs_reg[10][4]/Q} .original_name {cpuregs[10][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1396: set_db {pin:picorv32/cpuregs_reg[10][4]/QN} .original_name {cpuregs[10][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1397: set_db {pin:picorv32/cpuregs_reg[10][5]/Q} .original_name {cpuregs[10][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1398: set_db {pin:picorv32/cpuregs_reg[10][5]/QN} .original_name {cpuregs[10][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1399: set_db {pin:picorv32/cpuregs_reg[10][6]/Q} .original_name {cpuregs[10][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1400: set_db {pin:picorv32/cpuregs_reg[10][6]/QN} .original_name {cpuregs[10][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1401: set_db {pin:picorv32/cpuregs_reg[10][7]/Q} .original_name {cpuregs[10][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1402: set_db {pin:picorv32/cpuregs_reg[10][7]/QN} .original_name {cpuregs[10][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1403: set_db {pin:picorv32/cpuregs_reg[10][8]/Q} .original_name {cpuregs[10][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1404: set_db {pin:picorv32/cpuregs_reg[10][8]/QN} .original_name {cpuregs[10][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1405: set_db {pin:picorv32/cpuregs_reg[10][9]/Q} .original_name {cpuregs[10][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1406: set_db {pin:picorv32/cpuregs_reg[10][9]/QN} .original_name {cpuregs[10][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1407: set_db {pin:picorv32/cpuregs_reg[10][10]/Q} .original_name {cpuregs[10][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1408: set_db {pin:picorv32/cpuregs_reg[10][10]/QN} .original_name {cpuregs[10][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1409: set_db {pin:picorv32/cpuregs_reg[10][11]/Q} .original_name {cpuregs[10][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1410: set_db {pin:picorv32/cpuregs_reg[10][11]/QN} .original_name {cpuregs[10][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1411: set_db {pin:picorv32/cpuregs_reg[10][12]/Q} .original_name {cpuregs[10][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1412: set_db {pin:picorv32/cpuregs_reg[10][12]/QN} .original_name {cpuregs[10][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1413: set_db {pin:picorv32/cpuregs_reg[10][13]/Q} .original_name {cpuregs[10][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1414: set_db {pin:picorv32/cpuregs_reg[10][13]/QN} .original_name {cpuregs[10][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1415: set_db {pin:picorv32/cpuregs_reg[10][14]/Q} .original_name {cpuregs[10][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1416: set_db {pin:picorv32/cpuregs_reg[10][14]/QN} .original_name {cpuregs[10][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1417: set_db {pin:picorv32/cpuregs_reg[10][15]/Q} .original_name {cpuregs[10][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1418: set_db {pin:picorv32/cpuregs_reg[10][15]/QN} .original_name {cpuregs[10][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1419: set_db {pin:picorv32/cpuregs_reg[10][16]/Q} .original_name {cpuregs[10][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1420: set_db {pin:picorv32/cpuregs_reg[10][16]/QN} .original_name {cpuregs[10][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1421: set_db {pin:picorv32/cpuregs_reg[10][17]/Q} .original_name {cpuregs[10][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1422: set_db {pin:picorv32/cpuregs_reg[10][17]/QN} .original_name {cpuregs[10][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1423: set_db {pin:picorv32/cpuregs_reg[10][18]/Q} .original_name {cpuregs[10][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1424: set_db {pin:picorv32/cpuregs_reg[10][18]/QN} .original_name {cpuregs[10][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1425: set_db {pin:picorv32/cpuregs_reg[10][19]/Q} .original_name {cpuregs[10][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1426: set_db {pin:picorv32/cpuregs_reg[10][19]/QN} .original_name {cpuregs[10][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1427: set_db {pin:picorv32/cpuregs_reg[10][20]/Q} .original_name {cpuregs[10][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1428: set_db {pin:picorv32/cpuregs_reg[10][20]/QN} .original_name {cpuregs[10][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1429: set_db {pin:picorv32/cpuregs_reg[10][21]/Q} .original_name {cpuregs[10][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1430: set_db {pin:picorv32/cpuregs_reg[10][21]/QN} .original_name {cpuregs[10][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1431: set_db {pin:picorv32/cpuregs_reg[10][22]/Q} .original_name {cpuregs[10][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1432: set_db {pin:picorv32/cpuregs_reg[10][22]/QN} .original_name {cpuregs[10][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1433: set_db {pin:picorv32/cpuregs_reg[10][23]/Q} .original_name {cpuregs[10][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1434: set_db {pin:picorv32/cpuregs_reg[10][23]/QN} .original_name {cpuregs[10][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1435: set_db {pin:picorv32/cpuregs_reg[10][24]/Q} .original_name {cpuregs[10][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1436: set_db {pin:picorv32/cpuregs_reg[10][24]/QN} .original_name {cpuregs[10][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1437: set_db {pin:picorv32/cpuregs_reg[10][25]/Q} .original_name {cpuregs[10][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1438: set_db {pin:picorv32/cpuregs_reg[10][25]/QN} .original_name {cpuregs[10][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1439: set_db {pin:picorv32/cpuregs_reg[10][26]/Q} .original_name {cpuregs[10][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1440: set_db {pin:picorv32/cpuregs_reg[10][26]/QN} .original_name {cpuregs[10][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1441: set_db {pin:picorv32/cpuregs_reg[10][27]/Q} .original_name {cpuregs[10][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1442: set_db {pin:picorv32/cpuregs_reg[10][27]/QN} .original_name {cpuregs[10][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1443: set_db {pin:picorv32/cpuregs_reg[10][28]/Q} .original_name {cpuregs[10][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1444: set_db {pin:picorv32/cpuregs_reg[10][28]/QN} .original_name {cpuregs[10][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1445: set_db {pin:picorv32/cpuregs_reg[10][29]/Q} .original_name {cpuregs[10][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1446: set_db {pin:picorv32/cpuregs_reg[10][29]/QN} .original_name {cpuregs[10][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1447: set_db {pin:picorv32/cpuregs_reg[10][30]/Q} .original_name {cpuregs[10][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1448: set_db {pin:picorv32/cpuregs_reg[10][30]/QN} .original_name {cpuregs[10][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1449: set_db {pin:picorv32/cpuregs_reg[10][31]/Q} .original_name {cpuregs[10][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1450: set_db {pin:picorv32/cpuregs_reg[10][31]/QN} .original_name {cpuregs[10][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1451: set_db {pin:picorv32/cpuregs_reg[11][0]/Q} .original_name {cpuregs[11][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1452: set_db {pin:picorv32/cpuregs_reg[11][0]/QN} .original_name {cpuregs[11][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1453: set_db {pin:picorv32/cpuregs_reg[11][1]/Q} .original_name {cpuregs[11][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1454: set_db {pin:picorv32/cpuregs_reg[11][1]/QN} .original_name {cpuregs[11][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1455: set_db {pin:picorv32/cpuregs_reg[11][2]/Q} .original_name {cpuregs[11][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1456: set_db {pin:picorv32/cpuregs_reg[11][2]/QN} .original_name {cpuregs[11][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1457: set_db {pin:picorv32/cpuregs_reg[11][3]/Q} .original_name {cpuregs[11][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1458: set_db {pin:picorv32/cpuregs_reg[11][3]/QN} .original_name {cpuregs[11][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1459: set_db {pin:picorv32/cpuregs_reg[11][4]/Q} .original_name {cpuregs[11][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1460: set_db {pin:picorv32/cpuregs_reg[11][4]/QN} .original_name {cpuregs[11][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1461: set_db {pin:picorv32/cpuregs_reg[11][5]/Q} .original_name {cpuregs[11][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1462: set_db {pin:picorv32/cpuregs_reg[11][5]/QN} .original_name {cpuregs[11][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1463: set_db {pin:picorv32/cpuregs_reg[11][6]/Q} .original_name {cpuregs[11][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1464: set_db {pin:picorv32/cpuregs_reg[11][6]/QN} .original_name {cpuregs[11][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1465: set_db {pin:picorv32/cpuregs_reg[11][7]/Q} .original_name {cpuregs[11][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1466: set_db {pin:picorv32/cpuregs_reg[11][7]/QN} .original_name {cpuregs[11][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1467: set_db {pin:picorv32/cpuregs_reg[11][8]/Q} .original_name {cpuregs[11][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1468: set_db {pin:picorv32/cpuregs_reg[11][8]/QN} .original_name {cpuregs[11][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1469: set_db {pin:picorv32/cpuregs_reg[11][9]/Q} .original_name {cpuregs[11][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1470: set_db {pin:picorv32/cpuregs_reg[11][9]/QN} .original_name {cpuregs[11][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1471: set_db {pin:picorv32/cpuregs_reg[11][10]/Q} .original_name {cpuregs[11][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1472: set_db {pin:picorv32/cpuregs_reg[11][10]/QN} .original_name {cpuregs[11][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1473: set_db {pin:picorv32/cpuregs_reg[11][11]/Q} .original_name {cpuregs[11][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1474: set_db {pin:picorv32/cpuregs_reg[11][11]/QN} .original_name {cpuregs[11][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1475: set_db {pin:picorv32/cpuregs_reg[11][12]/Q} .original_name {cpuregs[11][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1476: set_db {pin:picorv32/cpuregs_reg[11][12]/QN} .original_name {cpuregs[11][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1477: set_db {pin:picorv32/cpuregs_reg[11][13]/Q} .original_name {cpuregs[11][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1478: set_db {pin:picorv32/cpuregs_reg[11][13]/QN} .original_name {cpuregs[11][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1479: set_db {pin:picorv32/cpuregs_reg[11][14]/Q} .original_name {cpuregs[11][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1480: set_db {pin:picorv32/cpuregs_reg[11][14]/QN} .original_name {cpuregs[11][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1481: set_db {pin:picorv32/cpuregs_reg[11][15]/Q} .original_name {cpuregs[11][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1482: set_db {pin:picorv32/cpuregs_reg[11][15]/QN} .original_name {cpuregs[11][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1483: set_db {pin:picorv32/cpuregs_reg[11][16]/Q} .original_name {cpuregs[11][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1484: set_db {pin:picorv32/cpuregs_reg[11][16]/QN} .original_name {cpuregs[11][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1485: set_db {pin:picorv32/cpuregs_reg[11][17]/Q} .original_name {cpuregs[11][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1486: set_db {pin:picorv32/cpuregs_reg[11][17]/QN} .original_name {cpuregs[11][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1487: set_db {pin:picorv32/cpuregs_reg[11][18]/Q} .original_name {cpuregs[11][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1488: set_db {pin:picorv32/cpuregs_reg[11][18]/QN} .original_name {cpuregs[11][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1489: set_db {pin:picorv32/cpuregs_reg[11][19]/Q} .original_name {cpuregs[11][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1490: set_db {pin:picorv32/cpuregs_reg[11][19]/QN} .original_name {cpuregs[11][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1491: set_db {pin:picorv32/cpuregs_reg[11][20]/Q} .original_name {cpuregs[11][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1492: set_db {pin:picorv32/cpuregs_reg[11][20]/QN} .original_name {cpuregs[11][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1493: set_db {pin:picorv32/cpuregs_reg[11][21]/Q} .original_name {cpuregs[11][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1494: set_db {pin:picorv32/cpuregs_reg[11][21]/QN} .original_name {cpuregs[11][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1495: set_db {pin:picorv32/cpuregs_reg[11][22]/Q} .original_name {cpuregs[11][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1496: set_db {pin:picorv32/cpuregs_reg[11][22]/QN} .original_name {cpuregs[11][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1497: set_db {pin:picorv32/cpuregs_reg[11][23]/Q} .original_name {cpuregs[11][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1498: set_db {pin:picorv32/cpuregs_reg[11][23]/QN} .original_name {cpuregs[11][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1499: set_db {pin:picorv32/cpuregs_reg[11][24]/Q} .original_name {cpuregs[11][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1500: set_db {pin:picorv32/cpuregs_reg[11][24]/QN} .original_name {cpuregs[11][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1501: set_db {pin:picorv32/cpuregs_reg[11][25]/Q} .original_name {cpuregs[11][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1502: set_db {pin:picorv32/cpuregs_reg[11][25]/QN} .original_name {cpuregs[11][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1503: set_db {pin:picorv32/cpuregs_reg[11][26]/Q} .original_name {cpuregs[11][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1504: set_db {pin:picorv32/cpuregs_reg[11][26]/QN} .original_name {cpuregs[11][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1505: set_db {pin:picorv32/cpuregs_reg[11][27]/Q} .original_name {cpuregs[11][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1506: set_db {pin:picorv32/cpuregs_reg[11][27]/QN} .original_name {cpuregs[11][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1507: set_db {pin:picorv32/cpuregs_reg[11][28]/Q} .original_name {cpuregs[11][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1508: set_db {pin:picorv32/cpuregs_reg[11][28]/QN} .original_name {cpuregs[11][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1509: set_db {pin:picorv32/cpuregs_reg[11][29]/Q} .original_name {cpuregs[11][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1510: set_db {pin:picorv32/cpuregs_reg[11][29]/QN} .original_name {cpuregs[11][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1511: set_db {pin:picorv32/cpuregs_reg[11][30]/Q} .original_name {cpuregs[11][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1512: set_db {pin:picorv32/cpuregs_reg[11][30]/QN} .original_name {cpuregs[11][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1513: set_db {pin:picorv32/cpuregs_reg[11][31]/Q} .original_name {cpuregs[11][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1514: set_db {pin:picorv32/cpuregs_reg[11][31]/QN} .original_name {cpuregs[11][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1515: set_db {pin:picorv32/cpuregs_reg[12][0]/Q} .original_name {cpuregs[12][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1516: set_db {pin:picorv32/cpuregs_reg[12][0]/QN} .original_name {cpuregs[12][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1517: set_db {pin:picorv32/cpuregs_reg[12][1]/Q} .original_name {cpuregs[12][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1518: set_db {pin:picorv32/cpuregs_reg[12][1]/QN} .original_name {cpuregs[12][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1519: set_db {pin:picorv32/cpuregs_reg[12][2]/Q} .original_name {cpuregs[12][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1520: set_db {pin:picorv32/cpuregs_reg[12][2]/QN} .original_name {cpuregs[12][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1521: set_db {pin:picorv32/cpuregs_reg[12][3]/Q} .original_name {cpuregs[12][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1522: set_db {pin:picorv32/cpuregs_reg[12][3]/QN} .original_name {cpuregs[12][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1523: set_db {pin:picorv32/cpuregs_reg[12][4]/Q} .original_name {cpuregs[12][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1524: set_db {pin:picorv32/cpuregs_reg[12][4]/QN} .original_name {cpuregs[12][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1525: set_db {pin:picorv32/cpuregs_reg[12][5]/Q} .original_name {cpuregs[12][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1526: set_db {pin:picorv32/cpuregs_reg[12][5]/QN} .original_name {cpuregs[12][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1527: set_db {pin:picorv32/cpuregs_reg[12][6]/Q} .original_name {cpuregs[12][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1528: set_db {pin:picorv32/cpuregs_reg[12][6]/QN} .original_name {cpuregs[12][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1529: set_db {pin:picorv32/cpuregs_reg[12][7]/Q} .original_name {cpuregs[12][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1530: set_db {pin:picorv32/cpuregs_reg[12][7]/QN} .original_name {cpuregs[12][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1531: set_db {pin:picorv32/cpuregs_reg[12][8]/Q} .original_name {cpuregs[12][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1532: set_db {pin:picorv32/cpuregs_reg[12][8]/QN} .original_name {cpuregs[12][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1533: set_db {pin:picorv32/cpuregs_reg[12][9]/Q} .original_name {cpuregs[12][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1534: set_db {pin:picorv32/cpuregs_reg[12][9]/QN} .original_name {cpuregs[12][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1535: set_db {pin:picorv32/cpuregs_reg[12][10]/Q} .original_name {cpuregs[12][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1536: set_db {pin:picorv32/cpuregs_reg[12][10]/QN} .original_name {cpuregs[12][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1537: set_db {pin:picorv32/cpuregs_reg[12][11]/Q} .original_name {cpuregs[12][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1538: set_db {pin:picorv32/cpuregs_reg[12][11]/QN} .original_name {cpuregs[12][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1539: set_db {pin:picorv32/cpuregs_reg[12][12]/Q} .original_name {cpuregs[12][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1540: set_db {pin:picorv32/cpuregs_reg[12][12]/QN} .original_name {cpuregs[12][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1541: set_db {pin:picorv32/cpuregs_reg[12][13]/Q} .original_name {cpuregs[12][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1542: set_db {pin:picorv32/cpuregs_reg[12][13]/QN} .original_name {cpuregs[12][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1543: set_db {pin:picorv32/cpuregs_reg[12][14]/Q} .original_name {cpuregs[12][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1544: set_db {pin:picorv32/cpuregs_reg[12][14]/QN} .original_name {cpuregs[12][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1545: set_db {pin:picorv32/cpuregs_reg[12][15]/Q} .original_name {cpuregs[12][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1546: set_db {pin:picorv32/cpuregs_reg[12][15]/QN} .original_name {cpuregs[12][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1547: set_db {pin:picorv32/cpuregs_reg[12][16]/Q} .original_name {cpuregs[12][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1548: set_db {pin:picorv32/cpuregs_reg[12][16]/QN} .original_name {cpuregs[12][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1549: set_db {pin:picorv32/cpuregs_reg[12][17]/Q} .original_name {cpuregs[12][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1550: set_db {pin:picorv32/cpuregs_reg[12][17]/QN} .original_name {cpuregs[12][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1551: set_db {pin:picorv32/cpuregs_reg[12][18]/Q} .original_name {cpuregs[12][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1552: set_db {pin:picorv32/cpuregs_reg[12][18]/QN} .original_name {cpuregs[12][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1553: set_db {pin:picorv32/cpuregs_reg[12][19]/Q} .original_name {cpuregs[12][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1554: set_db {pin:picorv32/cpuregs_reg[12][19]/QN} .original_name {cpuregs[12][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1555: set_db {pin:picorv32/cpuregs_reg[12][20]/Q} .original_name {cpuregs[12][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1556: set_db {pin:picorv32/cpuregs_reg[12][20]/QN} .original_name {cpuregs[12][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1557: set_db {pin:picorv32/cpuregs_reg[12][21]/Q} .original_name {cpuregs[12][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1558: set_db {pin:picorv32/cpuregs_reg[12][21]/QN} .original_name {cpuregs[12][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1559: set_db {pin:picorv32/cpuregs_reg[12][22]/Q} .original_name {cpuregs[12][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1560: set_db {pin:picorv32/cpuregs_reg[12][22]/QN} .original_name {cpuregs[12][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1561: set_db {pin:picorv32/cpuregs_reg[12][23]/Q} .original_name {cpuregs[12][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1562: set_db {pin:picorv32/cpuregs_reg[12][23]/QN} .original_name {cpuregs[12][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1563: set_db {pin:picorv32/cpuregs_reg[12][24]/Q} .original_name {cpuregs[12][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1564: set_db {pin:picorv32/cpuregs_reg[12][24]/QN} .original_name {cpuregs[12][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1565: set_db {pin:picorv32/cpuregs_reg[12][25]/Q} .original_name {cpuregs[12][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1566: set_db {pin:picorv32/cpuregs_reg[12][25]/QN} .original_name {cpuregs[12][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1567: set_db {pin:picorv32/cpuregs_reg[12][26]/Q} .original_name {cpuregs[12][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1568: set_db {pin:picorv32/cpuregs_reg[12][26]/QN} .original_name {cpuregs[12][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1569: set_db {pin:picorv32/cpuregs_reg[12][27]/Q} .original_name {cpuregs[12][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1570: set_db {pin:picorv32/cpuregs_reg[12][27]/QN} .original_name {cpuregs[12][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1571: set_db {pin:picorv32/cpuregs_reg[12][28]/Q} .original_name {cpuregs[12][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1572: set_db {pin:picorv32/cpuregs_reg[12][28]/QN} .original_name {cpuregs[12][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1573: set_db {pin:picorv32/cpuregs_reg[12][29]/Q} .original_name {cpuregs[12][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1574: set_db {pin:picorv32/cpuregs_reg[12][29]/QN} .original_name {cpuregs[12][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1575: set_db {pin:picorv32/cpuregs_reg[12][30]/Q} .original_name {cpuregs[12][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1576: set_db {pin:picorv32/cpuregs_reg[12][30]/QN} .original_name {cpuregs[12][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1577: set_db {pin:picorv32/cpuregs_reg[12][31]/Q} .original_name {cpuregs[12][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1578: set_db {pin:picorv32/cpuregs_reg[12][31]/QN} .original_name {cpuregs[12][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1579: set_db {pin:picorv32/cpuregs_reg[13][0]/Q} .original_name {cpuregs[13][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1580: set_db {pin:picorv32/cpuregs_reg[13][0]/QN} .original_name {cpuregs[13][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1581: set_db {pin:picorv32/cpuregs_reg[13][1]/Q} .original_name {cpuregs[13][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1582: set_db {pin:picorv32/cpuregs_reg[13][1]/QN} .original_name {cpuregs[13][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1583: set_db {pin:picorv32/cpuregs_reg[13][2]/Q} .original_name {cpuregs[13][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1584: set_db {pin:picorv32/cpuregs_reg[13][2]/QN} .original_name {cpuregs[13][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1585: set_db {pin:picorv32/cpuregs_reg[13][3]/Q} .original_name {cpuregs[13][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1586: set_db {pin:picorv32/cpuregs_reg[13][3]/QN} .original_name {cpuregs[13][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1587: set_db {pin:picorv32/cpuregs_reg[13][4]/Q} .original_name {cpuregs[13][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1588: set_db {pin:picorv32/cpuregs_reg[13][4]/QN} .original_name {cpuregs[13][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1589: set_db {pin:picorv32/cpuregs_reg[13][5]/Q} .original_name {cpuregs[13][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1590: set_db {pin:picorv32/cpuregs_reg[13][5]/QN} .original_name {cpuregs[13][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1591: set_db {pin:picorv32/cpuregs_reg[13][6]/Q} .original_name {cpuregs[13][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1592: set_db {pin:picorv32/cpuregs_reg[13][6]/QN} .original_name {cpuregs[13][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1593: set_db {pin:picorv32/cpuregs_reg[13][7]/Q} .original_name {cpuregs[13][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1594: set_db {pin:picorv32/cpuregs_reg[13][7]/QN} .original_name {cpuregs[13][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1595: set_db {pin:picorv32/cpuregs_reg[13][8]/Q} .original_name {cpuregs[13][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1596: set_db {pin:picorv32/cpuregs_reg[13][8]/QN} .original_name {cpuregs[13][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1597: set_db {pin:picorv32/cpuregs_reg[13][9]/Q} .original_name {cpuregs[13][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1598: set_db {pin:picorv32/cpuregs_reg[13][9]/QN} .original_name {cpuregs[13][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1599: set_db {pin:picorv32/cpuregs_reg[13][10]/Q} .original_name {cpuregs[13][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1600: set_db {pin:picorv32/cpuregs_reg[13][10]/QN} .original_name {cpuregs[13][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1601: set_db {pin:picorv32/cpuregs_reg[13][11]/Q} .original_name {cpuregs[13][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1602: set_db {pin:picorv32/cpuregs_reg[13][11]/QN} .original_name {cpuregs[13][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1603: set_db {pin:picorv32/cpuregs_reg[13][12]/Q} .original_name {cpuregs[13][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1604: set_db {pin:picorv32/cpuregs_reg[13][12]/QN} .original_name {cpuregs[13][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1605: set_db {pin:picorv32/cpuregs_reg[13][13]/Q} .original_name {cpuregs[13][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1606: set_db {pin:picorv32/cpuregs_reg[13][13]/QN} .original_name {cpuregs[13][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1607: set_db {pin:picorv32/cpuregs_reg[13][14]/Q} .original_name {cpuregs[13][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1608: set_db {pin:picorv32/cpuregs_reg[13][14]/QN} .original_name {cpuregs[13][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1609: set_db {pin:picorv32/cpuregs_reg[13][15]/Q} .original_name {cpuregs[13][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1610: set_db {pin:picorv32/cpuregs_reg[13][15]/QN} .original_name {cpuregs[13][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1611: set_db {pin:picorv32/cpuregs_reg[13][16]/Q} .original_name {cpuregs[13][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1612: set_db {pin:picorv32/cpuregs_reg[13][16]/QN} .original_name {cpuregs[13][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1613: set_db {pin:picorv32/cpuregs_reg[13][17]/Q} .original_name {cpuregs[13][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1614: set_db {pin:picorv32/cpuregs_reg[13][17]/QN} .original_name {cpuregs[13][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1615: set_db {pin:picorv32/cpuregs_reg[13][18]/Q} .original_name {cpuregs[13][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1616: set_db {pin:picorv32/cpuregs_reg[13][18]/QN} .original_name {cpuregs[13][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1617: set_db {pin:picorv32/cpuregs_reg[13][19]/Q} .original_name {cpuregs[13][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1618: set_db {pin:picorv32/cpuregs_reg[13][19]/QN} .original_name {cpuregs[13][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1619: set_db {pin:picorv32/cpuregs_reg[13][20]/Q} .original_name {cpuregs[13][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1620: set_db {pin:picorv32/cpuregs_reg[13][20]/QN} .original_name {cpuregs[13][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1621: set_db {pin:picorv32/cpuregs_reg[13][21]/Q} .original_name {cpuregs[13][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1622: set_db {pin:picorv32/cpuregs_reg[13][21]/QN} .original_name {cpuregs[13][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1623: set_db {pin:picorv32/cpuregs_reg[13][22]/Q} .original_name {cpuregs[13][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1624: set_db {pin:picorv32/cpuregs_reg[13][22]/QN} .original_name {cpuregs[13][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1625: set_db {pin:picorv32/cpuregs_reg[13][23]/Q} .original_name {cpuregs[13][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1626: set_db {pin:picorv32/cpuregs_reg[13][23]/QN} .original_name {cpuregs[13][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1627: set_db {pin:picorv32/cpuregs_reg[13][24]/Q} .original_name {cpuregs[13][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1628: set_db {pin:picorv32/cpuregs_reg[13][24]/QN} .original_name {cpuregs[13][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1629: set_db {pin:picorv32/cpuregs_reg[13][25]/Q} .original_name {cpuregs[13][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1630: set_db {pin:picorv32/cpuregs_reg[13][25]/QN} .original_name {cpuregs[13][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1631: set_db {pin:picorv32/cpuregs_reg[13][26]/Q} .original_name {cpuregs[13][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1632: set_db {pin:picorv32/cpuregs_reg[13][26]/QN} .original_name {cpuregs[13][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1633: set_db {pin:picorv32/cpuregs_reg[13][27]/Q} .original_name {cpuregs[13][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1634: set_db {pin:picorv32/cpuregs_reg[13][27]/QN} .original_name {cpuregs[13][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1635: set_db {pin:picorv32/cpuregs_reg[13][28]/Q} .original_name {cpuregs[13][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1636: set_db {pin:picorv32/cpuregs_reg[13][28]/QN} .original_name {cpuregs[13][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1637: set_db {pin:picorv32/cpuregs_reg[13][29]/Q} .original_name {cpuregs[13][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1638: set_db {pin:picorv32/cpuregs_reg[13][29]/QN} .original_name {cpuregs[13][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1639: set_db {pin:picorv32/cpuregs_reg[13][30]/Q} .original_name {cpuregs[13][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1640: set_db {pin:picorv32/cpuregs_reg[13][30]/QN} .original_name {cpuregs[13][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1641: set_db {pin:picorv32/cpuregs_reg[13][31]/Q} .original_name {cpuregs[13][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1642: set_db {pin:picorv32/cpuregs_reg[13][31]/QN} .original_name {cpuregs[13][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1643: set_db {pin:picorv32/cpuregs_reg[14][0]/Q} .original_name {cpuregs[14][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1644: set_db {pin:picorv32/cpuregs_reg[14][0]/QN} .original_name {cpuregs[14][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1645: set_db {pin:picorv32/cpuregs_reg[14][1]/Q} .original_name {cpuregs[14][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1646: set_db {pin:picorv32/cpuregs_reg[14][1]/QN} .original_name {cpuregs[14][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1647: set_db {pin:picorv32/cpuregs_reg[14][2]/Q} .original_name {cpuregs[14][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1648: set_db {pin:picorv32/cpuregs_reg[14][2]/QN} .original_name {cpuregs[14][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1649: set_db {pin:picorv32/cpuregs_reg[14][3]/Q} .original_name {cpuregs[14][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1650: set_db {pin:picorv32/cpuregs_reg[14][3]/QN} .original_name {cpuregs[14][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1651: set_db {pin:picorv32/cpuregs_reg[14][4]/Q} .original_name {cpuregs[14][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1652: set_db {pin:picorv32/cpuregs_reg[14][4]/QN} .original_name {cpuregs[14][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1653: set_db {pin:picorv32/cpuregs_reg[14][5]/Q} .original_name {cpuregs[14][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1654: set_db {pin:picorv32/cpuregs_reg[14][5]/QN} .original_name {cpuregs[14][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1655: set_db {pin:picorv32/cpuregs_reg[14][6]/Q} .original_name {cpuregs[14][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1656: set_db {pin:picorv32/cpuregs_reg[14][6]/QN} .original_name {cpuregs[14][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1657: set_db {pin:picorv32/cpuregs_reg[14][7]/Q} .original_name {cpuregs[14][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1658: set_db {pin:picorv32/cpuregs_reg[14][7]/QN} .original_name {cpuregs[14][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1659: set_db {pin:picorv32/cpuregs_reg[14][8]/Q} .original_name {cpuregs[14][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1660: set_db {pin:picorv32/cpuregs_reg[14][8]/QN} .original_name {cpuregs[14][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1661: set_db {pin:picorv32/cpuregs_reg[14][9]/Q} .original_name {cpuregs[14][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1662: set_db {pin:picorv32/cpuregs_reg[14][9]/QN} .original_name {cpuregs[14][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1663: set_db {pin:picorv32/cpuregs_reg[14][10]/Q} .original_name {cpuregs[14][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1664: set_db {pin:picorv32/cpuregs_reg[14][10]/QN} .original_name {cpuregs[14][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1665: set_db {pin:picorv32/cpuregs_reg[14][11]/Q} .original_name {cpuregs[14][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1666: set_db {pin:picorv32/cpuregs_reg[14][11]/QN} .original_name {cpuregs[14][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1667: set_db {pin:picorv32/cpuregs_reg[14][12]/Q} .original_name {cpuregs[14][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1668: set_db {pin:picorv32/cpuregs_reg[14][12]/QN} .original_name {cpuregs[14][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1669: set_db {pin:picorv32/cpuregs_reg[14][13]/Q} .original_name {cpuregs[14][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1670: set_db {pin:picorv32/cpuregs_reg[14][13]/QN} .original_name {cpuregs[14][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1671: set_db {pin:picorv32/cpuregs_reg[14][14]/Q} .original_name {cpuregs[14][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1672: set_db {pin:picorv32/cpuregs_reg[14][14]/QN} .original_name {cpuregs[14][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1673: set_db {pin:picorv32/cpuregs_reg[14][15]/Q} .original_name {cpuregs[14][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1674: set_db {pin:picorv32/cpuregs_reg[14][15]/QN} .original_name {cpuregs[14][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1675: set_db {pin:picorv32/cpuregs_reg[14][16]/Q} .original_name {cpuregs[14][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1676: set_db {pin:picorv32/cpuregs_reg[14][16]/QN} .original_name {cpuregs[14][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1677: set_db {pin:picorv32/cpuregs_reg[14][17]/Q} .original_name {cpuregs[14][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1678: set_db {pin:picorv32/cpuregs_reg[14][17]/QN} .original_name {cpuregs[14][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1679: set_db {pin:picorv32/cpuregs_reg[14][18]/Q} .original_name {cpuregs[14][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1680: set_db {pin:picorv32/cpuregs_reg[14][18]/QN} .original_name {cpuregs[14][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1681: set_db {pin:picorv32/cpuregs_reg[14][19]/Q} .original_name {cpuregs[14][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1682: set_db {pin:picorv32/cpuregs_reg[14][19]/QN} .original_name {cpuregs[14][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1683: set_db {pin:picorv32/cpuregs_reg[14][20]/Q} .original_name {cpuregs[14][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1684: set_db {pin:picorv32/cpuregs_reg[14][20]/QN} .original_name {cpuregs[14][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1685: set_db {pin:picorv32/cpuregs_reg[14][21]/Q} .original_name {cpuregs[14][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1686: set_db {pin:picorv32/cpuregs_reg[14][21]/QN} .original_name {cpuregs[14][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1687: set_db {pin:picorv32/cpuregs_reg[14][22]/Q} .original_name {cpuregs[14][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1688: set_db {pin:picorv32/cpuregs_reg[14][22]/QN} .original_name {cpuregs[14][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1689: set_db {pin:picorv32/cpuregs_reg[14][23]/Q} .original_name {cpuregs[14][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1690: set_db {pin:picorv32/cpuregs_reg[14][23]/QN} .original_name {cpuregs[14][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1691: set_db {pin:picorv32/cpuregs_reg[14][24]/Q} .original_name {cpuregs[14][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1692: set_db {pin:picorv32/cpuregs_reg[14][24]/QN} .original_name {cpuregs[14][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1693: set_db {pin:picorv32/cpuregs_reg[14][25]/Q} .original_name {cpuregs[14][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1694: set_db {pin:picorv32/cpuregs_reg[14][25]/QN} .original_name {cpuregs[14][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1695: set_db {pin:picorv32/cpuregs_reg[14][26]/Q} .original_name {cpuregs[14][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1696: set_db {pin:picorv32/cpuregs_reg[14][26]/QN} .original_name {cpuregs[14][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1697: set_db {pin:picorv32/cpuregs_reg[14][27]/Q} .original_name {cpuregs[14][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1698: set_db {pin:picorv32/cpuregs_reg[14][27]/QN} .original_name {cpuregs[14][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1699: set_db {pin:picorv32/cpuregs_reg[14][28]/Q} .original_name {cpuregs[14][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1700: set_db {pin:picorv32/cpuregs_reg[14][28]/QN} .original_name {cpuregs[14][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1701: set_db {pin:picorv32/cpuregs_reg[14][29]/Q} .original_name {cpuregs[14][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1702: set_db {pin:picorv32/cpuregs_reg[14][29]/QN} .original_name {cpuregs[14][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1703: set_db {pin:picorv32/cpuregs_reg[14][30]/Q} .original_name {cpuregs[14][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1704: set_db {pin:picorv32/cpuregs_reg[14][30]/QN} .original_name {cpuregs[14][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1705: set_db {pin:picorv32/cpuregs_reg[14][31]/Q} .original_name {cpuregs[14][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1706: set_db {pin:picorv32/cpuregs_reg[14][31]/QN} .original_name {cpuregs[14][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1707: set_db {pin:picorv32/cpuregs_reg[15][0]/Q} .original_name {cpuregs[15][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1708: set_db {pin:picorv32/cpuregs_reg[15][0]/QN} .original_name {cpuregs[15][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1709: set_db {pin:picorv32/cpuregs_reg[15][1]/Q} .original_name {cpuregs[15][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1710: set_db {pin:picorv32/cpuregs_reg[15][1]/QN} .original_name {cpuregs[15][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1711: set_db {pin:picorv32/cpuregs_reg[15][2]/Q} .original_name {cpuregs[15][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1712: set_db {pin:picorv32/cpuregs_reg[15][2]/QN} .original_name {cpuregs[15][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1713: set_db {pin:picorv32/cpuregs_reg[15][3]/Q} .original_name {cpuregs[15][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1714: set_db {pin:picorv32/cpuregs_reg[15][3]/QN} .original_name {cpuregs[15][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1715: set_db {pin:picorv32/cpuregs_reg[15][4]/Q} .original_name {cpuregs[15][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1716: set_db {pin:picorv32/cpuregs_reg[15][4]/QN} .original_name {cpuregs[15][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1717: set_db {pin:picorv32/cpuregs_reg[15][5]/Q} .original_name {cpuregs[15][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1718: set_db {pin:picorv32/cpuregs_reg[15][5]/QN} .original_name {cpuregs[15][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1719: set_db {pin:picorv32/cpuregs_reg[15][6]/Q} .original_name {cpuregs[15][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1720: set_db {pin:picorv32/cpuregs_reg[15][6]/QN} .original_name {cpuregs[15][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1721: set_db {pin:picorv32/cpuregs_reg[15][7]/Q} .original_name {cpuregs[15][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1722: set_db {pin:picorv32/cpuregs_reg[15][7]/QN} .original_name {cpuregs[15][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1723: set_db {pin:picorv32/cpuregs_reg[15][8]/Q} .original_name {cpuregs[15][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1724: set_db {pin:picorv32/cpuregs_reg[15][8]/QN} .original_name {cpuregs[15][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1725: set_db {pin:picorv32/cpuregs_reg[15][9]/Q} .original_name {cpuregs[15][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1726: set_db {pin:picorv32/cpuregs_reg[15][9]/QN} .original_name {cpuregs[15][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1727: set_db {pin:picorv32/cpuregs_reg[15][10]/Q} .original_name {cpuregs[15][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1728: set_db {pin:picorv32/cpuregs_reg[15][10]/QN} .original_name {cpuregs[15][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1729: set_db {pin:picorv32/cpuregs_reg[15][11]/Q} .original_name {cpuregs[15][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1730: set_db {pin:picorv32/cpuregs_reg[15][11]/QN} .original_name {cpuregs[15][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1731: set_db {pin:picorv32/cpuregs_reg[15][12]/Q} .original_name {cpuregs[15][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1732: set_db {pin:picorv32/cpuregs_reg[15][12]/QN} .original_name {cpuregs[15][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1733: set_db {pin:picorv32/cpuregs_reg[15][13]/Q} .original_name {cpuregs[15][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1734: set_db {pin:picorv32/cpuregs_reg[15][13]/QN} .original_name {cpuregs[15][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1735: set_db {pin:picorv32/cpuregs_reg[15][14]/Q} .original_name {cpuregs[15][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1736: set_db {pin:picorv32/cpuregs_reg[15][14]/QN} .original_name {cpuregs[15][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1737: set_db {pin:picorv32/cpuregs_reg[15][15]/Q} .original_name {cpuregs[15][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1738: set_db {pin:picorv32/cpuregs_reg[15][15]/QN} .original_name {cpuregs[15][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1739: set_db {pin:picorv32/cpuregs_reg[15][16]/Q} .original_name {cpuregs[15][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1740: set_db {pin:picorv32/cpuregs_reg[15][16]/QN} .original_name {cpuregs[15][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1741: set_db {pin:picorv32/cpuregs_reg[15][17]/Q} .original_name {cpuregs[15][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1742: set_db {pin:picorv32/cpuregs_reg[15][17]/QN} .original_name {cpuregs[15][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1743: set_db {pin:picorv32/cpuregs_reg[15][18]/Q} .original_name {cpuregs[15][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1744: set_db {pin:picorv32/cpuregs_reg[15][18]/QN} .original_name {cpuregs[15][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1745: set_db {pin:picorv32/cpuregs_reg[15][19]/Q} .original_name {cpuregs[15][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1746: set_db {pin:picorv32/cpuregs_reg[15][19]/QN} .original_name {cpuregs[15][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1747: set_db {pin:picorv32/cpuregs_reg[15][20]/Q} .original_name {cpuregs[15][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1748: set_db {pin:picorv32/cpuregs_reg[15][20]/QN} .original_name {cpuregs[15][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1749: set_db {pin:picorv32/cpuregs_reg[15][21]/Q} .original_name {cpuregs[15][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1750: set_db {pin:picorv32/cpuregs_reg[15][21]/QN} .original_name {cpuregs[15][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1751: set_db {pin:picorv32/cpuregs_reg[15][22]/Q} .original_name {cpuregs[15][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1752: set_db {pin:picorv32/cpuregs_reg[15][22]/QN} .original_name {cpuregs[15][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1753: set_db {pin:picorv32/cpuregs_reg[15][23]/Q} .original_name {cpuregs[15][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1754: set_db {pin:picorv32/cpuregs_reg[15][23]/QN} .original_name {cpuregs[15][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1755: set_db {pin:picorv32/cpuregs_reg[15][24]/Q} .original_name {cpuregs[15][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1756: set_db {pin:picorv32/cpuregs_reg[15][24]/QN} .original_name {cpuregs[15][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1757: set_db {pin:picorv32/cpuregs_reg[15][25]/Q} .original_name {cpuregs[15][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1758: set_db {pin:picorv32/cpuregs_reg[15][25]/QN} .original_name {cpuregs[15][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1759: set_db {pin:picorv32/cpuregs_reg[15][26]/Q} .original_name {cpuregs[15][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1760: set_db {pin:picorv32/cpuregs_reg[15][26]/QN} .original_name {cpuregs[15][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1761: set_db {pin:picorv32/cpuregs_reg[15][27]/Q} .original_name {cpuregs[15][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1762: set_db {pin:picorv32/cpuregs_reg[15][27]/QN} .original_name {cpuregs[15][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1763: set_db {pin:picorv32/cpuregs_reg[15][28]/Q} .original_name {cpuregs[15][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1764: set_db {pin:picorv32/cpuregs_reg[15][28]/QN} .original_name {cpuregs[15][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1765: set_db {pin:picorv32/cpuregs_reg[15][29]/Q} .original_name {cpuregs[15][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1766: set_db {pin:picorv32/cpuregs_reg[15][29]/QN} .original_name {cpuregs[15][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1767: set_db {pin:picorv32/cpuregs_reg[15][30]/Q} .original_name {cpuregs[15][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1768: set_db {pin:picorv32/cpuregs_reg[15][30]/QN} .original_name {cpuregs[15][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1769: set_db {pin:picorv32/cpuregs_reg[15][31]/Q} .original_name {cpuregs[15][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1770: set_db {pin:picorv32/cpuregs_reg[15][31]/QN} .original_name {cpuregs[15][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1771: set_db {pin:picorv32/cpuregs_reg[16][0]/Q} .original_name {cpuregs[16][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1772: set_db {pin:picorv32/cpuregs_reg[16][0]/QN} .original_name {cpuregs[16][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1773: set_db {pin:picorv32/cpuregs_reg[16][1]/Q} .original_name {cpuregs[16][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1774: set_db {pin:picorv32/cpuregs_reg[16][1]/QN} .original_name {cpuregs[16][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1775: set_db {pin:picorv32/cpuregs_reg[16][2]/Q} .original_name {cpuregs[16][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1776: set_db {pin:picorv32/cpuregs_reg[16][2]/QN} .original_name {cpuregs[16][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1777: set_db {pin:picorv32/cpuregs_reg[16][3]/Q} .original_name {cpuregs[16][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1778: set_db {pin:picorv32/cpuregs_reg[16][3]/QN} .original_name {cpuregs[16][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1779: set_db {pin:picorv32/cpuregs_reg[16][4]/Q} .original_name {cpuregs[16][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1780: set_db {pin:picorv32/cpuregs_reg[16][4]/QN} .original_name {cpuregs[16][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1781: set_db {pin:picorv32/cpuregs_reg[16][5]/Q} .original_name {cpuregs[16][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1782: set_db {pin:picorv32/cpuregs_reg[16][5]/QN} .original_name {cpuregs[16][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1783: set_db {pin:picorv32/cpuregs_reg[16][6]/Q} .original_name {cpuregs[16][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1784: set_db {pin:picorv32/cpuregs_reg[16][6]/QN} .original_name {cpuregs[16][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1785: set_db {pin:picorv32/cpuregs_reg[16][7]/Q} .original_name {cpuregs[16][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1786: set_db {pin:picorv32/cpuregs_reg[16][7]/QN} .original_name {cpuregs[16][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1787: set_db {pin:picorv32/cpuregs_reg[16][8]/Q} .original_name {cpuregs[16][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1788: set_db {pin:picorv32/cpuregs_reg[16][8]/QN} .original_name {cpuregs[16][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1789: set_db {pin:picorv32/cpuregs_reg[16][9]/Q} .original_name {cpuregs[16][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1790: set_db {pin:picorv32/cpuregs_reg[16][9]/QN} .original_name {cpuregs[16][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1791: set_db {pin:picorv32/cpuregs_reg[16][10]/Q} .original_name {cpuregs[16][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1792: set_db {pin:picorv32/cpuregs_reg[16][10]/QN} .original_name {cpuregs[16][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1793: set_db {pin:picorv32/cpuregs_reg[16][11]/Q} .original_name {cpuregs[16][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1794: set_db {pin:picorv32/cpuregs_reg[16][11]/QN} .original_name {cpuregs[16][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1795: set_db {pin:picorv32/cpuregs_reg[16][12]/Q} .original_name {cpuregs[16][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1796: set_db {pin:picorv32/cpuregs_reg[16][12]/QN} .original_name {cpuregs[16][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1797: set_db {pin:picorv32/cpuregs_reg[16][13]/Q} .original_name {cpuregs[16][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1798: set_db {pin:picorv32/cpuregs_reg[16][13]/QN} .original_name {cpuregs[16][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1799: set_db {pin:picorv32/cpuregs_reg[16][14]/Q} .original_name {cpuregs[16][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1800: set_db {pin:picorv32/cpuregs_reg[16][14]/QN} .original_name {cpuregs[16][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1801: set_db {pin:picorv32/cpuregs_reg[16][15]/Q} .original_name {cpuregs[16][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1802: set_db {pin:picorv32/cpuregs_reg[16][15]/QN} .original_name {cpuregs[16][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1803: set_db {pin:picorv32/cpuregs_reg[16][16]/Q} .original_name {cpuregs[16][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1804: set_db {pin:picorv32/cpuregs_reg[16][16]/QN} .original_name {cpuregs[16][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1805: set_db {pin:picorv32/cpuregs_reg[16][17]/Q} .original_name {cpuregs[16][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1806: set_db {pin:picorv32/cpuregs_reg[16][17]/QN} .original_name {cpuregs[16][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1807: set_db {pin:picorv32/cpuregs_reg[16][18]/Q} .original_name {cpuregs[16][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1808: set_db {pin:picorv32/cpuregs_reg[16][18]/QN} .original_name {cpuregs[16][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1809: set_db {pin:picorv32/cpuregs_reg[16][19]/Q} .original_name {cpuregs[16][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1810: set_db {pin:picorv32/cpuregs_reg[16][19]/QN} .original_name {cpuregs[16][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1811: set_db {pin:picorv32/cpuregs_reg[16][20]/Q} .original_name {cpuregs[16][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1812: set_db {pin:picorv32/cpuregs_reg[16][20]/QN} .original_name {cpuregs[16][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1813: set_db {pin:picorv32/cpuregs_reg[16][21]/Q} .original_name {cpuregs[16][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1814: set_db {pin:picorv32/cpuregs_reg[16][21]/QN} .original_name {cpuregs[16][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1815: set_db {pin:picorv32/cpuregs_reg[16][22]/Q} .original_name {cpuregs[16][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1816: set_db {pin:picorv32/cpuregs_reg[16][22]/QN} .original_name {cpuregs[16][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1817: set_db {pin:picorv32/cpuregs_reg[16][23]/Q} .original_name {cpuregs[16][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1818: set_db {pin:picorv32/cpuregs_reg[16][23]/QN} .original_name {cpuregs[16][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1819: set_db {pin:picorv32/cpuregs_reg[16][24]/Q} .original_name {cpuregs[16][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1820: set_db {pin:picorv32/cpuregs_reg[16][24]/QN} .original_name {cpuregs[16][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1821: set_db {pin:picorv32/cpuregs_reg[16][25]/Q} .original_name {cpuregs[16][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1822: set_db {pin:picorv32/cpuregs_reg[16][25]/QN} .original_name {cpuregs[16][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1823: set_db {pin:picorv32/cpuregs_reg[16][26]/Q} .original_name {cpuregs[16][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1824: set_db {pin:picorv32/cpuregs_reg[16][26]/QN} .original_name {cpuregs[16][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1825: set_db {pin:picorv32/cpuregs_reg[16][27]/Q} .original_name {cpuregs[16][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1826: set_db {pin:picorv32/cpuregs_reg[16][27]/QN} .original_name {cpuregs[16][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1827: set_db {pin:picorv32/cpuregs_reg[16][28]/Q} .original_name {cpuregs[16][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1828: set_db {pin:picorv32/cpuregs_reg[16][28]/QN} .original_name {cpuregs[16][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1829: set_db {pin:picorv32/cpuregs_reg[16][29]/Q} .original_name {cpuregs[16][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1830: set_db {pin:picorv32/cpuregs_reg[16][29]/QN} .original_name {cpuregs[16][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1831: set_db {pin:picorv32/cpuregs_reg[16][30]/Q} .original_name {cpuregs[16][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1832: set_db {pin:picorv32/cpuregs_reg[16][30]/QN} .original_name {cpuregs[16][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1833: set_db {pin:picorv32/cpuregs_reg[16][31]/Q} .original_name {cpuregs[16][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1834: set_db {pin:picorv32/cpuregs_reg[16][31]/QN} .original_name {cpuregs[16][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1835: set_db {pin:picorv32/cpuregs_reg[17][0]/Q} .original_name {cpuregs[17][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1836: set_db {pin:picorv32/cpuregs_reg[17][0]/QN} .original_name {cpuregs[17][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1837: set_db {pin:picorv32/cpuregs_reg[17][1]/Q} .original_name {cpuregs[17][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1838: set_db {pin:picorv32/cpuregs_reg[17][1]/QN} .original_name {cpuregs[17][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1839: set_db {pin:picorv32/cpuregs_reg[17][2]/Q} .original_name {cpuregs[17][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1840: set_db {pin:picorv32/cpuregs_reg[17][2]/QN} .original_name {cpuregs[17][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1841: set_db {pin:picorv32/cpuregs_reg[17][3]/Q} .original_name {cpuregs[17][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1842: set_db {pin:picorv32/cpuregs_reg[17][3]/QN} .original_name {cpuregs[17][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1843: set_db {pin:picorv32/cpuregs_reg[17][4]/Q} .original_name {cpuregs[17][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1844: set_db {pin:picorv32/cpuregs_reg[17][4]/QN} .original_name {cpuregs[17][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1845: set_db {pin:picorv32/cpuregs_reg[17][5]/Q} .original_name {cpuregs[17][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1846: set_db {pin:picorv32/cpuregs_reg[17][5]/QN} .original_name {cpuregs[17][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1847: set_db {pin:picorv32/cpuregs_reg[17][6]/Q} .original_name {cpuregs[17][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1848: set_db {pin:picorv32/cpuregs_reg[17][6]/QN} .original_name {cpuregs[17][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1849: set_db {pin:picorv32/cpuregs_reg[17][7]/Q} .original_name {cpuregs[17][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1850: set_db {pin:picorv32/cpuregs_reg[17][7]/QN} .original_name {cpuregs[17][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1851: set_db {pin:picorv32/cpuregs_reg[17][8]/Q} .original_name {cpuregs[17][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1852: set_db {pin:picorv32/cpuregs_reg[17][8]/QN} .original_name {cpuregs[17][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1853: set_db {pin:picorv32/cpuregs_reg[17][9]/Q} .original_name {cpuregs[17][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1854: set_db {pin:picorv32/cpuregs_reg[17][9]/QN} .original_name {cpuregs[17][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1855: set_db {pin:picorv32/cpuregs_reg[17][10]/Q} .original_name {cpuregs[17][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1856: set_db {pin:picorv32/cpuregs_reg[17][10]/QN} .original_name {cpuregs[17][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1857: set_db {pin:picorv32/cpuregs_reg[17][11]/Q} .original_name {cpuregs[17][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1858: set_db {pin:picorv32/cpuregs_reg[17][11]/QN} .original_name {cpuregs[17][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1859: set_db {pin:picorv32/cpuregs_reg[17][12]/Q} .original_name {cpuregs[17][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1860: set_db {pin:picorv32/cpuregs_reg[17][12]/QN} .original_name {cpuregs[17][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1861: set_db {pin:picorv32/cpuregs_reg[17][13]/Q} .original_name {cpuregs[17][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1862: set_db {pin:picorv32/cpuregs_reg[17][13]/QN} .original_name {cpuregs[17][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1863: set_db {pin:picorv32/cpuregs_reg[17][14]/Q} .original_name {cpuregs[17][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1864: set_db {pin:picorv32/cpuregs_reg[17][14]/QN} .original_name {cpuregs[17][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1865: set_db {pin:picorv32/cpuregs_reg[17][15]/Q} .original_name {cpuregs[17][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1866: set_db {pin:picorv32/cpuregs_reg[17][15]/QN} .original_name {cpuregs[17][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1867: set_db {pin:picorv32/cpuregs_reg[17][16]/Q} .original_name {cpuregs[17][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1868: set_db {pin:picorv32/cpuregs_reg[17][16]/QN} .original_name {cpuregs[17][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1869: set_db {pin:picorv32/cpuregs_reg[17][17]/Q} .original_name {cpuregs[17][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1870: set_db {pin:picorv32/cpuregs_reg[17][17]/QN} .original_name {cpuregs[17][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1871: set_db {pin:picorv32/cpuregs_reg[17][18]/Q} .original_name {cpuregs[17][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1872: set_db {pin:picorv32/cpuregs_reg[17][18]/QN} .original_name {cpuregs[17][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1873: set_db {pin:picorv32/cpuregs_reg[17][19]/Q} .original_name {cpuregs[17][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1874: set_db {pin:picorv32/cpuregs_reg[17][19]/QN} .original_name {cpuregs[17][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1875: set_db {pin:picorv32/cpuregs_reg[17][20]/Q} .original_name {cpuregs[17][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1876: set_db {pin:picorv32/cpuregs_reg[17][20]/QN} .original_name {cpuregs[17][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1877: set_db {pin:picorv32/cpuregs_reg[17][21]/Q} .original_name {cpuregs[17][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1878: set_db {pin:picorv32/cpuregs_reg[17][21]/QN} .original_name {cpuregs[17][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1879: set_db {pin:picorv32/cpuregs_reg[17][22]/Q} .original_name {cpuregs[17][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1880: set_db {pin:picorv32/cpuregs_reg[17][22]/QN} .original_name {cpuregs[17][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1881: set_db {pin:picorv32/cpuregs_reg[17][23]/Q} .original_name {cpuregs[17][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1882: set_db {pin:picorv32/cpuregs_reg[17][23]/QN} .original_name {cpuregs[17][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1883: set_db {pin:picorv32/cpuregs_reg[17][24]/Q} .original_name {cpuregs[17][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1884: set_db {pin:picorv32/cpuregs_reg[17][24]/QN} .original_name {cpuregs[17][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1885: set_db {pin:picorv32/cpuregs_reg[17][25]/Q} .original_name {cpuregs[17][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1886: set_db {pin:picorv32/cpuregs_reg[17][25]/QN} .original_name {cpuregs[17][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1887: set_db {pin:picorv32/cpuregs_reg[17][26]/Q} .original_name {cpuregs[17][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1888: set_db {pin:picorv32/cpuregs_reg[17][26]/QN} .original_name {cpuregs[17][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1889: set_db {pin:picorv32/cpuregs_reg[17][27]/Q} .original_name {cpuregs[17][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1890: set_db {pin:picorv32/cpuregs_reg[17][27]/QN} .original_name {cpuregs[17][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1891: set_db {pin:picorv32/cpuregs_reg[17][28]/Q} .original_name {cpuregs[17][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1892: set_db {pin:picorv32/cpuregs_reg[17][28]/QN} .original_name {cpuregs[17][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1893: set_db {pin:picorv32/cpuregs_reg[17][29]/Q} .original_name {cpuregs[17][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1894: set_db {pin:picorv32/cpuregs_reg[17][29]/QN} .original_name {cpuregs[17][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1895: set_db {pin:picorv32/cpuregs_reg[17][30]/Q} .original_name {cpuregs[17][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1896: set_db {pin:picorv32/cpuregs_reg[17][30]/QN} .original_name {cpuregs[17][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1897: set_db {pin:picorv32/cpuregs_reg[17][31]/Q} .original_name {cpuregs[17][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1898: set_db {pin:picorv32/cpuregs_reg[17][31]/QN} .original_name {cpuregs[17][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1899: set_db {pin:picorv32/cpuregs_reg[18][0]/Q} .original_name {cpuregs[18][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1900: set_db {pin:picorv32/cpuregs_reg[18][0]/QN} .original_name {cpuregs[18][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1901: set_db {pin:picorv32/cpuregs_reg[18][1]/Q} .original_name {cpuregs[18][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1902: set_db {pin:picorv32/cpuregs_reg[18][1]/QN} .original_name {cpuregs[18][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1903: set_db {pin:picorv32/cpuregs_reg[18][2]/Q} .original_name {cpuregs[18][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1904: set_db {pin:picorv32/cpuregs_reg[18][2]/QN} .original_name {cpuregs[18][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1905: set_db {pin:picorv32/cpuregs_reg[18][3]/Q} .original_name {cpuregs[18][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1906: set_db {pin:picorv32/cpuregs_reg[18][3]/QN} .original_name {cpuregs[18][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1907: set_db {pin:picorv32/cpuregs_reg[18][4]/Q} .original_name {cpuregs[18][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1908: set_db {pin:picorv32/cpuregs_reg[18][4]/QN} .original_name {cpuregs[18][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1909: set_db {pin:picorv32/cpuregs_reg[18][5]/Q} .original_name {cpuregs[18][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1910: set_db {pin:picorv32/cpuregs_reg[18][5]/QN} .original_name {cpuregs[18][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1911: set_db {pin:picorv32/cpuregs_reg[18][6]/Q} .original_name {cpuregs[18][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1912: set_db {pin:picorv32/cpuregs_reg[18][6]/QN} .original_name {cpuregs[18][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1913: set_db {pin:picorv32/cpuregs_reg[18][7]/Q} .original_name {cpuregs[18][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1914: set_db {pin:picorv32/cpuregs_reg[18][7]/QN} .original_name {cpuregs[18][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1915: set_db {pin:picorv32/cpuregs_reg[18][8]/Q} .original_name {cpuregs[18][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1916: set_db {pin:picorv32/cpuregs_reg[18][8]/QN} .original_name {cpuregs[18][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1917: set_db {pin:picorv32/cpuregs_reg[18][9]/Q} .original_name {cpuregs[18][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1918: set_db {pin:picorv32/cpuregs_reg[18][9]/QN} .original_name {cpuregs[18][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1919: set_db {pin:picorv32/cpuregs_reg[18][10]/Q} .original_name {cpuregs[18][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1920: set_db {pin:picorv32/cpuregs_reg[18][10]/QN} .original_name {cpuregs[18][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1921: set_db {pin:picorv32/cpuregs_reg[18][11]/Q} .original_name {cpuregs[18][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1922: set_db {pin:picorv32/cpuregs_reg[18][11]/QN} .original_name {cpuregs[18][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1923: set_db {pin:picorv32/cpuregs_reg[18][12]/Q} .original_name {cpuregs[18][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1924: set_db {pin:picorv32/cpuregs_reg[18][12]/QN} .original_name {cpuregs[18][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1925: set_db {pin:picorv32/cpuregs_reg[18][13]/Q} .original_name {cpuregs[18][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1926: set_db {pin:picorv32/cpuregs_reg[18][13]/QN} .original_name {cpuregs[18][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1927: set_db {pin:picorv32/cpuregs_reg[18][14]/Q} .original_name {cpuregs[18][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1928: set_db {pin:picorv32/cpuregs_reg[18][14]/QN} .original_name {cpuregs[18][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1929: set_db {pin:picorv32/cpuregs_reg[18][15]/Q} .original_name {cpuregs[18][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1930: set_db {pin:picorv32/cpuregs_reg[18][15]/QN} .original_name {cpuregs[18][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1931: set_db {pin:picorv32/cpuregs_reg[18][16]/Q} .original_name {cpuregs[18][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1932: set_db {pin:picorv32/cpuregs_reg[18][16]/QN} .original_name {cpuregs[18][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1933: set_db {pin:picorv32/cpuregs_reg[18][17]/Q} .original_name {cpuregs[18][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1934: set_db {pin:picorv32/cpuregs_reg[18][17]/QN} .original_name {cpuregs[18][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1935: set_db {pin:picorv32/cpuregs_reg[18][18]/Q} .original_name {cpuregs[18][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1936: set_db {pin:picorv32/cpuregs_reg[18][18]/QN} .original_name {cpuregs[18][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1937: set_db {pin:picorv32/cpuregs_reg[18][19]/Q} .original_name {cpuregs[18][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1938: set_db {pin:picorv32/cpuregs_reg[18][19]/QN} .original_name {cpuregs[18][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1939: set_db {pin:picorv32/cpuregs_reg[18][20]/Q} .original_name {cpuregs[18][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1940: set_db {pin:picorv32/cpuregs_reg[18][20]/QN} .original_name {cpuregs[18][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1941: set_db {pin:picorv32/cpuregs_reg[18][21]/Q} .original_name {cpuregs[18][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1942: set_db {pin:picorv32/cpuregs_reg[18][21]/QN} .original_name {cpuregs[18][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1943: set_db {pin:picorv32/cpuregs_reg[18][22]/Q} .original_name {cpuregs[18][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1944: set_db {pin:picorv32/cpuregs_reg[18][22]/QN} .original_name {cpuregs[18][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1945: set_db {pin:picorv32/cpuregs_reg[18][23]/Q} .original_name {cpuregs[18][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1946: set_db {pin:picorv32/cpuregs_reg[18][23]/QN} .original_name {cpuregs[18][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1947: set_db {pin:picorv32/cpuregs_reg[18][24]/Q} .original_name {cpuregs[18][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1948: set_db {pin:picorv32/cpuregs_reg[18][24]/QN} .original_name {cpuregs[18][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1949: set_db {pin:picorv32/cpuregs_reg[18][25]/Q} .original_name {cpuregs[18][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1950: set_db {pin:picorv32/cpuregs_reg[18][25]/QN} .original_name {cpuregs[18][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1951: set_db {pin:picorv32/cpuregs_reg[18][26]/Q} .original_name {cpuregs[18][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1952: set_db {pin:picorv32/cpuregs_reg[18][26]/QN} .original_name {cpuregs[18][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1953: set_db {pin:picorv32/cpuregs_reg[18][27]/Q} .original_name {cpuregs[18][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1954: set_db {pin:picorv32/cpuregs_reg[18][27]/QN} .original_name {cpuregs[18][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1955: set_db {pin:picorv32/cpuregs_reg[18][28]/Q} .original_name {cpuregs[18][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1956: set_db {pin:picorv32/cpuregs_reg[18][28]/QN} .original_name {cpuregs[18][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1957: set_db {pin:picorv32/cpuregs_reg[18][29]/Q} .original_name {cpuregs[18][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1958: set_db {pin:picorv32/cpuregs_reg[18][29]/QN} .original_name {cpuregs[18][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1959: set_db {pin:picorv32/cpuregs_reg[18][30]/Q} .original_name {cpuregs[18][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1960: set_db {pin:picorv32/cpuregs_reg[18][30]/QN} .original_name {cpuregs[18][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1961: set_db {pin:picorv32/cpuregs_reg[18][31]/Q} .original_name {cpuregs[18][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1962: set_db {pin:picorv32/cpuregs_reg[18][31]/QN} .original_name {cpuregs[18][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1963: set_db {pin:picorv32/cpuregs_reg[19][0]/Q} .original_name {cpuregs[19][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1964: set_db {pin:picorv32/cpuregs_reg[19][0]/QN} .original_name {cpuregs[19][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1965: set_db {pin:picorv32/cpuregs_reg[19][1]/Q} .original_name {cpuregs[19][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1966: set_db {pin:picorv32/cpuregs_reg[19][1]/QN} .original_name {cpuregs[19][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1967: set_db {pin:picorv32/cpuregs_reg[19][2]/Q} .original_name {cpuregs[19][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1968: set_db {pin:picorv32/cpuregs_reg[19][2]/QN} .original_name {cpuregs[19][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1969: set_db {pin:picorv32/cpuregs_reg[19][3]/Q} .original_name {cpuregs[19][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1970: set_db {pin:picorv32/cpuregs_reg[19][3]/QN} .original_name {cpuregs[19][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1971: set_db {pin:picorv32/cpuregs_reg[19][4]/Q} .original_name {cpuregs[19][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1972: set_db {pin:picorv32/cpuregs_reg[19][4]/QN} .original_name {cpuregs[19][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1973: set_db {pin:picorv32/cpuregs_reg[19][5]/Q} .original_name {cpuregs[19][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1974: set_db {pin:picorv32/cpuregs_reg[19][5]/QN} .original_name {cpuregs[19][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1975: set_db {pin:picorv32/cpuregs_reg[19][6]/Q} .original_name {cpuregs[19][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1976: set_db {pin:picorv32/cpuregs_reg[19][6]/QN} .original_name {cpuregs[19][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1977: set_db {pin:picorv32/cpuregs_reg[19][7]/Q} .original_name {cpuregs[19][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1978: set_db {pin:picorv32/cpuregs_reg[19][7]/QN} .original_name {cpuregs[19][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1979: set_db {pin:picorv32/cpuregs_reg[19][8]/Q} .original_name {cpuregs[19][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1980: set_db {pin:picorv32/cpuregs_reg[19][8]/QN} .original_name {cpuregs[19][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1981: set_db {pin:picorv32/cpuregs_reg[19][9]/Q} .original_name {cpuregs[19][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1982: set_db {pin:picorv32/cpuregs_reg[19][9]/QN} .original_name {cpuregs[19][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1983: set_db {pin:picorv32/cpuregs_reg[19][10]/Q} .original_name {cpuregs[19][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1984: set_db {pin:picorv32/cpuregs_reg[19][10]/QN} .original_name {cpuregs[19][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1985: set_db {pin:picorv32/cpuregs_reg[19][11]/Q} .original_name {cpuregs[19][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1986: set_db {pin:picorv32/cpuregs_reg[19][11]/QN} .original_name {cpuregs[19][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1987: set_db {pin:picorv32/cpuregs_reg[19][12]/Q} .original_name {cpuregs[19][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1988: set_db {pin:picorv32/cpuregs_reg[19][12]/QN} .original_name {cpuregs[19][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1989: set_db {pin:picorv32/cpuregs_reg[19][13]/Q} .original_name {cpuregs[19][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1990: set_db {pin:picorv32/cpuregs_reg[19][13]/QN} .original_name {cpuregs[19][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1991: set_db {pin:picorv32/cpuregs_reg[19][14]/Q} .original_name {cpuregs[19][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1992: set_db {pin:picorv32/cpuregs_reg[19][14]/QN} .original_name {cpuregs[19][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1993: set_db {pin:picorv32/cpuregs_reg[19][15]/Q} .original_name {cpuregs[19][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1994: set_db {pin:picorv32/cpuregs_reg[19][15]/QN} .original_name {cpuregs[19][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1995: set_db {pin:picorv32/cpuregs_reg[19][16]/Q} .original_name {cpuregs[19][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1996: set_db {pin:picorv32/cpuregs_reg[19][16]/QN} .original_name {cpuregs[19][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1997: set_db {pin:picorv32/cpuregs_reg[19][17]/Q} .original_name {cpuregs[19][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1998: set_db {pin:picorv32/cpuregs_reg[19][17]/QN} .original_name {cpuregs[19][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 1999: set_db {pin:picorv32/cpuregs_reg[19][18]/Q} .original_name {cpuregs[19][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2000: set_db {pin:picorv32/cpuregs_reg[19][18]/QN} .original_name {cpuregs[19][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2001: set_db {pin:picorv32/cpuregs_reg[19][19]/Q} .original_name {cpuregs[19][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2002: set_db {pin:picorv32/cpuregs_reg[19][19]/QN} .original_name {cpuregs[19][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2003: set_db {pin:picorv32/cpuregs_reg[19][20]/Q} .original_name {cpuregs[19][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2004: set_db {pin:picorv32/cpuregs_reg[19][20]/QN} .original_name {cpuregs[19][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2005: set_db {pin:picorv32/cpuregs_reg[19][21]/Q} .original_name {cpuregs[19][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2006: set_db {pin:picorv32/cpuregs_reg[19][21]/QN} .original_name {cpuregs[19][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2007: set_db {pin:picorv32/cpuregs_reg[19][22]/Q} .original_name {cpuregs[19][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2008: set_db {pin:picorv32/cpuregs_reg[19][22]/QN} .original_name {cpuregs[19][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2009: set_db {pin:picorv32/cpuregs_reg[19][23]/Q} .original_name {cpuregs[19][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2010: set_db {pin:picorv32/cpuregs_reg[19][23]/QN} .original_name {cpuregs[19][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2011: set_db {pin:picorv32/cpuregs_reg[19][24]/Q} .original_name {cpuregs[19][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2012: set_db {pin:picorv32/cpuregs_reg[19][24]/QN} .original_name {cpuregs[19][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2013: set_db {pin:picorv32/cpuregs_reg[19][25]/Q} .original_name {cpuregs[19][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2014: set_db {pin:picorv32/cpuregs_reg[19][25]/QN} .original_name {cpuregs[19][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2015: set_db {pin:picorv32/cpuregs_reg[19][26]/Q} .original_name {cpuregs[19][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2016: set_db {pin:picorv32/cpuregs_reg[19][26]/QN} .original_name {cpuregs[19][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2017: set_db {pin:picorv32/cpuregs_reg[19][27]/Q} .original_name {cpuregs[19][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2018: set_db {pin:picorv32/cpuregs_reg[19][27]/QN} .original_name {cpuregs[19][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2019: set_db {pin:picorv32/cpuregs_reg[19][28]/Q} .original_name {cpuregs[19][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2020: set_db {pin:picorv32/cpuregs_reg[19][28]/QN} .original_name {cpuregs[19][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2021: set_db {pin:picorv32/cpuregs_reg[19][29]/Q} .original_name {cpuregs[19][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2022: set_db {pin:picorv32/cpuregs_reg[19][29]/QN} .original_name {cpuregs[19][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2023: set_db {pin:picorv32/cpuregs_reg[19][30]/Q} .original_name {cpuregs[19][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2024: set_db {pin:picorv32/cpuregs_reg[19][30]/QN} .original_name {cpuregs[19][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2025: set_db {pin:picorv32/cpuregs_reg[19][31]/Q} .original_name {cpuregs[19][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2026: set_db {pin:picorv32/cpuregs_reg[19][31]/QN} .original_name {cpuregs[19][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2027: set_db {pin:picorv32/cpuregs_reg[20][0]/Q} .original_name {cpuregs[20][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2028: set_db {pin:picorv32/cpuregs_reg[20][0]/QN} .original_name {cpuregs[20][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2029: set_db {pin:picorv32/cpuregs_reg[20][1]/Q} .original_name {cpuregs[20][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2030: set_db {pin:picorv32/cpuregs_reg[20][1]/QN} .original_name {cpuregs[20][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2031: set_db {pin:picorv32/cpuregs_reg[20][2]/Q} .original_name {cpuregs[20][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2032: set_db {pin:picorv32/cpuregs_reg[20][2]/QN} .original_name {cpuregs[20][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2033: set_db {pin:picorv32/cpuregs_reg[20][3]/Q} .original_name {cpuregs[20][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2034: set_db {pin:picorv32/cpuregs_reg[20][3]/QN} .original_name {cpuregs[20][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2035: set_db {pin:picorv32/cpuregs_reg[20][4]/Q} .original_name {cpuregs[20][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2036: set_db {pin:picorv32/cpuregs_reg[20][4]/QN} .original_name {cpuregs[20][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2037: set_db {pin:picorv32/cpuregs_reg[20][5]/Q} .original_name {cpuregs[20][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2038: set_db {pin:picorv32/cpuregs_reg[20][5]/QN} .original_name {cpuregs[20][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2039: set_db {pin:picorv32/cpuregs_reg[20][6]/Q} .original_name {cpuregs[20][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2040: set_db {pin:picorv32/cpuregs_reg[20][6]/QN} .original_name {cpuregs[20][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2041: set_db {pin:picorv32/cpuregs_reg[20][7]/Q} .original_name {cpuregs[20][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2042: set_db {pin:picorv32/cpuregs_reg[20][7]/QN} .original_name {cpuregs[20][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2043: set_db {pin:picorv32/cpuregs_reg[20][8]/Q} .original_name {cpuregs[20][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2044: set_db {pin:picorv32/cpuregs_reg[20][8]/QN} .original_name {cpuregs[20][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2045: set_db {pin:picorv32/cpuregs_reg[20][9]/Q} .original_name {cpuregs[20][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2046: set_db {pin:picorv32/cpuregs_reg[20][9]/QN} .original_name {cpuregs[20][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2047: set_db {pin:picorv32/cpuregs_reg[20][10]/Q} .original_name {cpuregs[20][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2048: set_db {pin:picorv32/cpuregs_reg[20][10]/QN} .original_name {cpuregs[20][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2049: set_db {pin:picorv32/cpuregs_reg[20][11]/Q} .original_name {cpuregs[20][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2050: set_db {pin:picorv32/cpuregs_reg[20][11]/QN} .original_name {cpuregs[20][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2051: set_db {pin:picorv32/cpuregs_reg[20][12]/Q} .original_name {cpuregs[20][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2052: set_db {pin:picorv32/cpuregs_reg[20][12]/QN} .original_name {cpuregs[20][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2053: set_db {pin:picorv32/cpuregs_reg[20][13]/Q} .original_name {cpuregs[20][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2054: set_db {pin:picorv32/cpuregs_reg[20][13]/QN} .original_name {cpuregs[20][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2055: set_db {pin:picorv32/cpuregs_reg[20][14]/Q} .original_name {cpuregs[20][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2056: set_db {pin:picorv32/cpuregs_reg[20][14]/QN} .original_name {cpuregs[20][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2057: set_db {pin:picorv32/cpuregs_reg[20][15]/Q} .original_name {cpuregs[20][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2058: set_db {pin:picorv32/cpuregs_reg[20][15]/QN} .original_name {cpuregs[20][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2059: set_db {pin:picorv32/cpuregs_reg[20][16]/Q} .original_name {cpuregs[20][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2060: set_db {pin:picorv32/cpuregs_reg[20][16]/QN} .original_name {cpuregs[20][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2061: set_db {pin:picorv32/cpuregs_reg[20][17]/Q} .original_name {cpuregs[20][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2062: set_db {pin:picorv32/cpuregs_reg[20][17]/QN} .original_name {cpuregs[20][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2063: set_db {pin:picorv32/cpuregs_reg[20][18]/Q} .original_name {cpuregs[20][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2064: set_db {pin:picorv32/cpuregs_reg[20][18]/QN} .original_name {cpuregs[20][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2065: set_db {pin:picorv32/cpuregs_reg[20][19]/Q} .original_name {cpuregs[20][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2066: set_db {pin:picorv32/cpuregs_reg[20][19]/QN} .original_name {cpuregs[20][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2067: set_db {pin:picorv32/cpuregs_reg[20][20]/Q} .original_name {cpuregs[20][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2068: set_db {pin:picorv32/cpuregs_reg[20][20]/QN} .original_name {cpuregs[20][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2069: set_db {pin:picorv32/cpuregs_reg[20][21]/Q} .original_name {cpuregs[20][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2070: set_db {pin:picorv32/cpuregs_reg[20][21]/QN} .original_name {cpuregs[20][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2071: set_db {pin:picorv32/cpuregs_reg[20][22]/Q} .original_name {cpuregs[20][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2072: set_db {pin:picorv32/cpuregs_reg[20][22]/QN} .original_name {cpuregs[20][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2073: set_db {pin:picorv32/cpuregs_reg[20][23]/Q} .original_name {cpuregs[20][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2074: set_db {pin:picorv32/cpuregs_reg[20][23]/QN} .original_name {cpuregs[20][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2075: set_db {pin:picorv32/cpuregs_reg[20][24]/Q} .original_name {cpuregs[20][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2076: set_db {pin:picorv32/cpuregs_reg[20][24]/QN} .original_name {cpuregs[20][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2077: set_db {pin:picorv32/cpuregs_reg[20][25]/Q} .original_name {cpuregs[20][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2078: set_db {pin:picorv32/cpuregs_reg[20][25]/QN} .original_name {cpuregs[20][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2079: set_db {pin:picorv32/cpuregs_reg[20][26]/Q} .original_name {cpuregs[20][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2080: set_db {pin:picorv32/cpuregs_reg[20][26]/QN} .original_name {cpuregs[20][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2081: set_db {pin:picorv32/cpuregs_reg[20][27]/Q} .original_name {cpuregs[20][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2082: set_db {pin:picorv32/cpuregs_reg[20][27]/QN} .original_name {cpuregs[20][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2083: set_db {pin:picorv32/cpuregs_reg[20][28]/Q} .original_name {cpuregs[20][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2084: set_db {pin:picorv32/cpuregs_reg[20][28]/QN} .original_name {cpuregs[20][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2085: set_db {pin:picorv32/cpuregs_reg[20][29]/Q} .original_name {cpuregs[20][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2086: set_db {pin:picorv32/cpuregs_reg[20][29]/QN} .original_name {cpuregs[20][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2087: set_db {pin:picorv32/cpuregs_reg[20][30]/Q} .original_name {cpuregs[20][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2088: set_db {pin:picorv32/cpuregs_reg[20][30]/QN} .original_name {cpuregs[20][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2089: set_db {pin:picorv32/cpuregs_reg[20][31]/Q} .original_name {cpuregs[20][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2090: set_db {pin:picorv32/cpuregs_reg[20][31]/QN} .original_name {cpuregs[20][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2091: set_db {pin:picorv32/cpuregs_reg[21][0]/Q} .original_name {cpuregs[21][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2092: set_db {pin:picorv32/cpuregs_reg[21][0]/QN} .original_name {cpuregs[21][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2093: set_db {pin:picorv32/cpuregs_reg[21][1]/Q} .original_name {cpuregs[21][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2094: set_db {pin:picorv32/cpuregs_reg[21][1]/QN} .original_name {cpuregs[21][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2095: set_db {pin:picorv32/cpuregs_reg[21][2]/Q} .original_name {cpuregs[21][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2096: set_db {pin:picorv32/cpuregs_reg[21][2]/QN} .original_name {cpuregs[21][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2097: set_db {pin:picorv32/cpuregs_reg[21][3]/Q} .original_name {cpuregs[21][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2098: set_db {pin:picorv32/cpuregs_reg[21][3]/QN} .original_name {cpuregs[21][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2099: set_db {pin:picorv32/cpuregs_reg[21][4]/Q} .original_name {cpuregs[21][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2100: set_db {pin:picorv32/cpuregs_reg[21][4]/QN} .original_name {cpuregs[21][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2101: set_db {pin:picorv32/cpuregs_reg[21][5]/Q} .original_name {cpuregs[21][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2102: set_db {pin:picorv32/cpuregs_reg[21][5]/QN} .original_name {cpuregs[21][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2103: set_db {pin:picorv32/cpuregs_reg[21][6]/Q} .original_name {cpuregs[21][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2104: set_db {pin:picorv32/cpuregs_reg[21][6]/QN} .original_name {cpuregs[21][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2105: set_db {pin:picorv32/cpuregs_reg[21][7]/Q} .original_name {cpuregs[21][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2106: set_db {pin:picorv32/cpuregs_reg[21][7]/QN} .original_name {cpuregs[21][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2107: set_db {pin:picorv32/cpuregs_reg[21][8]/Q} .original_name {cpuregs[21][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2108: set_db {pin:picorv32/cpuregs_reg[21][8]/QN} .original_name {cpuregs[21][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2109: set_db {pin:picorv32/cpuregs_reg[21][9]/Q} .original_name {cpuregs[21][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2110: set_db {pin:picorv32/cpuregs_reg[21][9]/QN} .original_name {cpuregs[21][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2111: set_db {pin:picorv32/cpuregs_reg[21][10]/Q} .original_name {cpuregs[21][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2112: set_db {pin:picorv32/cpuregs_reg[21][10]/QN} .original_name {cpuregs[21][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2113: set_db {pin:picorv32/cpuregs_reg[21][11]/Q} .original_name {cpuregs[21][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2114: set_db {pin:picorv32/cpuregs_reg[21][11]/QN} .original_name {cpuregs[21][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2115: set_db {pin:picorv32/cpuregs_reg[21][12]/Q} .original_name {cpuregs[21][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2116: set_db {pin:picorv32/cpuregs_reg[21][12]/QN} .original_name {cpuregs[21][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2117: set_db {pin:picorv32/cpuregs_reg[21][13]/Q} .original_name {cpuregs[21][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2118: set_db {pin:picorv32/cpuregs_reg[21][13]/QN} .original_name {cpuregs[21][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2119: set_db {pin:picorv32/cpuregs_reg[21][14]/Q} .original_name {cpuregs[21][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2120: set_db {pin:picorv32/cpuregs_reg[21][14]/QN} .original_name {cpuregs[21][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2121: set_db {pin:picorv32/cpuregs_reg[21][15]/Q} .original_name {cpuregs[21][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2122: set_db {pin:picorv32/cpuregs_reg[21][15]/QN} .original_name {cpuregs[21][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2123: set_db {pin:picorv32/cpuregs_reg[21][16]/Q} .original_name {cpuregs[21][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2124: set_db {pin:picorv32/cpuregs_reg[21][16]/QN} .original_name {cpuregs[21][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2125: set_db {pin:picorv32/cpuregs_reg[21][17]/Q} .original_name {cpuregs[21][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2126: set_db {pin:picorv32/cpuregs_reg[21][17]/QN} .original_name {cpuregs[21][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2127: set_db {pin:picorv32/cpuregs_reg[21][18]/Q} .original_name {cpuregs[21][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2128: set_db {pin:picorv32/cpuregs_reg[21][18]/QN} .original_name {cpuregs[21][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2129: set_db {pin:picorv32/cpuregs_reg[21][19]/Q} .original_name {cpuregs[21][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2130: set_db {pin:picorv32/cpuregs_reg[21][19]/QN} .original_name {cpuregs[21][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2131: set_db {pin:picorv32/cpuregs_reg[21][20]/Q} .original_name {cpuregs[21][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2132: set_db {pin:picorv32/cpuregs_reg[21][20]/QN} .original_name {cpuregs[21][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2133: set_db {pin:picorv32/cpuregs_reg[21][21]/Q} .original_name {cpuregs[21][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2134: set_db {pin:picorv32/cpuregs_reg[21][21]/QN} .original_name {cpuregs[21][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2135: set_db {pin:picorv32/cpuregs_reg[21][22]/Q} .original_name {cpuregs[21][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2136: set_db {pin:picorv32/cpuregs_reg[21][22]/QN} .original_name {cpuregs[21][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2137: set_db {pin:picorv32/cpuregs_reg[21][23]/Q} .original_name {cpuregs[21][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2138: set_db {pin:picorv32/cpuregs_reg[21][23]/QN} .original_name {cpuregs[21][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2139: set_db {pin:picorv32/cpuregs_reg[21][24]/Q} .original_name {cpuregs[21][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2140: set_db {pin:picorv32/cpuregs_reg[21][24]/QN} .original_name {cpuregs[21][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2141: set_db {pin:picorv32/cpuregs_reg[21][25]/Q} .original_name {cpuregs[21][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2142: set_db {pin:picorv32/cpuregs_reg[21][25]/QN} .original_name {cpuregs[21][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2143: set_db {pin:picorv32/cpuregs_reg[21][26]/Q} .original_name {cpuregs[21][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2144: set_db {pin:picorv32/cpuregs_reg[21][26]/QN} .original_name {cpuregs[21][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2145: set_db {pin:picorv32/cpuregs_reg[21][27]/Q} .original_name {cpuregs[21][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2146: set_db {pin:picorv32/cpuregs_reg[21][27]/QN} .original_name {cpuregs[21][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2147: set_db {pin:picorv32/cpuregs_reg[21][28]/Q} .original_name {cpuregs[21][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2148: set_db {pin:picorv32/cpuregs_reg[21][28]/QN} .original_name {cpuregs[21][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2149: set_db {pin:picorv32/cpuregs_reg[21][29]/Q} .original_name {cpuregs[21][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2150: set_db {pin:picorv32/cpuregs_reg[21][29]/QN} .original_name {cpuregs[21][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2151: set_db {pin:picorv32/cpuregs_reg[21][30]/Q} .original_name {cpuregs[21][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2152: set_db {pin:picorv32/cpuregs_reg[21][30]/QN} .original_name {cpuregs[21][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2153: set_db {pin:picorv32/cpuregs_reg[21][31]/Q} .original_name {cpuregs[21][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2154: set_db {pin:picorv32/cpuregs_reg[21][31]/QN} .original_name {cpuregs[21][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2155: set_db {pin:picorv32/cpuregs_reg[22][0]/Q} .original_name {cpuregs[22][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2156: set_db {pin:picorv32/cpuregs_reg[22][0]/QN} .original_name {cpuregs[22][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2157: set_db {pin:picorv32/cpuregs_reg[22][1]/Q} .original_name {cpuregs[22][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2158: set_db {pin:picorv32/cpuregs_reg[22][1]/QN} .original_name {cpuregs[22][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2159: set_db {pin:picorv32/cpuregs_reg[22][2]/Q} .original_name {cpuregs[22][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2160: set_db {pin:picorv32/cpuregs_reg[22][2]/QN} .original_name {cpuregs[22][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2161: set_db {pin:picorv32/cpuregs_reg[22][3]/Q} .original_name {cpuregs[22][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2162: set_db {pin:picorv32/cpuregs_reg[22][3]/QN} .original_name {cpuregs[22][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2163: set_db {pin:picorv32/cpuregs_reg[22][4]/Q} .original_name {cpuregs[22][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2164: set_db {pin:picorv32/cpuregs_reg[22][4]/QN} .original_name {cpuregs[22][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2165: set_db {pin:picorv32/cpuregs_reg[22][5]/Q} .original_name {cpuregs[22][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2166: set_db {pin:picorv32/cpuregs_reg[22][5]/QN} .original_name {cpuregs[22][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2167: set_db {pin:picorv32/cpuregs_reg[22][6]/Q} .original_name {cpuregs[22][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2168: set_db {pin:picorv32/cpuregs_reg[22][6]/QN} .original_name {cpuregs[22][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2169: set_db {pin:picorv32/cpuregs_reg[22][7]/Q} .original_name {cpuregs[22][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2170: set_db {pin:picorv32/cpuregs_reg[22][7]/QN} .original_name {cpuregs[22][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2171: set_db {pin:picorv32/cpuregs_reg[22][8]/Q} .original_name {cpuregs[22][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2172: set_db {pin:picorv32/cpuregs_reg[22][8]/QN} .original_name {cpuregs[22][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2173: set_db {pin:picorv32/cpuregs_reg[22][9]/Q} .original_name {cpuregs[22][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2174: set_db {pin:picorv32/cpuregs_reg[22][9]/QN} .original_name {cpuregs[22][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2175: set_db {pin:picorv32/cpuregs_reg[22][10]/Q} .original_name {cpuregs[22][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2176: set_db {pin:picorv32/cpuregs_reg[22][10]/QN} .original_name {cpuregs[22][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2177: set_db {pin:picorv32/cpuregs_reg[22][11]/Q} .original_name {cpuregs[22][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2178: set_db {pin:picorv32/cpuregs_reg[22][11]/QN} .original_name {cpuregs[22][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2179: set_db {pin:picorv32/cpuregs_reg[22][12]/Q} .original_name {cpuregs[22][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2180: set_db {pin:picorv32/cpuregs_reg[22][12]/QN} .original_name {cpuregs[22][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2181: set_db {pin:picorv32/cpuregs_reg[22][13]/Q} .original_name {cpuregs[22][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2182: set_db {pin:picorv32/cpuregs_reg[22][13]/QN} .original_name {cpuregs[22][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2183: set_db {pin:picorv32/cpuregs_reg[22][14]/Q} .original_name {cpuregs[22][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2184: set_db {pin:picorv32/cpuregs_reg[22][14]/QN} .original_name {cpuregs[22][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2185: set_db {pin:picorv32/cpuregs_reg[22][15]/Q} .original_name {cpuregs[22][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2186: set_db {pin:picorv32/cpuregs_reg[22][15]/QN} .original_name {cpuregs[22][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2187: set_db {pin:picorv32/cpuregs_reg[22][16]/Q} .original_name {cpuregs[22][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2188: set_db {pin:picorv32/cpuregs_reg[22][16]/QN} .original_name {cpuregs[22][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2189: set_db {pin:picorv32/cpuregs_reg[22][17]/Q} .original_name {cpuregs[22][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2190: set_db {pin:picorv32/cpuregs_reg[22][17]/QN} .original_name {cpuregs[22][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2191: set_db {pin:picorv32/cpuregs_reg[22][18]/Q} .original_name {cpuregs[22][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2192: set_db {pin:picorv32/cpuregs_reg[22][18]/QN} .original_name {cpuregs[22][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2193: set_db {pin:picorv32/cpuregs_reg[22][19]/Q} .original_name {cpuregs[22][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2194: set_db {pin:picorv32/cpuregs_reg[22][19]/QN} .original_name {cpuregs[22][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2195: set_db {pin:picorv32/cpuregs_reg[22][20]/Q} .original_name {cpuregs[22][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2196: set_db {pin:picorv32/cpuregs_reg[22][20]/QN} .original_name {cpuregs[22][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2197: set_db {pin:picorv32/cpuregs_reg[22][21]/Q} .original_name {cpuregs[22][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2198: set_db {pin:picorv32/cpuregs_reg[22][21]/QN} .original_name {cpuregs[22][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2199: set_db {pin:picorv32/cpuregs_reg[22][22]/Q} .original_name {cpuregs[22][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2200: set_db {pin:picorv32/cpuregs_reg[22][22]/QN} .original_name {cpuregs[22][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2201: set_db {pin:picorv32/cpuregs_reg[22][23]/Q} .original_name {cpuregs[22][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2202: set_db {pin:picorv32/cpuregs_reg[22][23]/QN} .original_name {cpuregs[22][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2203: set_db {pin:picorv32/cpuregs_reg[22][24]/Q} .original_name {cpuregs[22][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2204: set_db {pin:picorv32/cpuregs_reg[22][24]/QN} .original_name {cpuregs[22][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2205: set_db {pin:picorv32/cpuregs_reg[22][25]/Q} .original_name {cpuregs[22][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2206: set_db {pin:picorv32/cpuregs_reg[22][25]/QN} .original_name {cpuregs[22][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2207: set_db {pin:picorv32/cpuregs_reg[22][26]/Q} .original_name {cpuregs[22][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2208: set_db {pin:picorv32/cpuregs_reg[22][26]/QN} .original_name {cpuregs[22][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2209: set_db {pin:picorv32/cpuregs_reg[22][27]/Q} .original_name {cpuregs[22][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2210: set_db {pin:picorv32/cpuregs_reg[22][27]/QN} .original_name {cpuregs[22][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2211: set_db {pin:picorv32/cpuregs_reg[22][28]/Q} .original_name {cpuregs[22][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2212: set_db {pin:picorv32/cpuregs_reg[22][28]/QN} .original_name {cpuregs[22][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2213: set_db {pin:picorv32/cpuregs_reg[22][29]/Q} .original_name {cpuregs[22][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2214: set_db {pin:picorv32/cpuregs_reg[22][29]/QN} .original_name {cpuregs[22][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2215: set_db {pin:picorv32/cpuregs_reg[22][30]/Q} .original_name {cpuregs[22][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2216: set_db {pin:picorv32/cpuregs_reg[22][30]/QN} .original_name {cpuregs[22][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2217: set_db {pin:picorv32/cpuregs_reg[22][31]/Q} .original_name {cpuregs[22][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2218: set_db {pin:picorv32/cpuregs_reg[22][31]/QN} .original_name {cpuregs[22][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2219: set_db {pin:picorv32/cpuregs_reg[23][0]/Q} .original_name {cpuregs[23][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2220: set_db {pin:picorv32/cpuregs_reg[23][0]/QN} .original_name {cpuregs[23][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2221: set_db {pin:picorv32/cpuregs_reg[23][1]/Q} .original_name {cpuregs[23][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2222: set_db {pin:picorv32/cpuregs_reg[23][1]/QN} .original_name {cpuregs[23][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2223: set_db {pin:picorv32/cpuregs_reg[23][2]/Q} .original_name {cpuregs[23][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2224: set_db {pin:picorv32/cpuregs_reg[23][2]/QN} .original_name {cpuregs[23][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2225: set_db {pin:picorv32/cpuregs_reg[23][3]/Q} .original_name {cpuregs[23][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2226: set_db {pin:picorv32/cpuregs_reg[23][3]/QN} .original_name {cpuregs[23][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2227: set_db {pin:picorv32/cpuregs_reg[23][4]/Q} .original_name {cpuregs[23][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2228: set_db {pin:picorv32/cpuregs_reg[23][4]/QN} .original_name {cpuregs[23][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2229: set_db {pin:picorv32/cpuregs_reg[23][5]/Q} .original_name {cpuregs[23][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2230: set_db {pin:picorv32/cpuregs_reg[23][5]/QN} .original_name {cpuregs[23][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2231: set_db {pin:picorv32/cpuregs_reg[23][6]/Q} .original_name {cpuregs[23][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2232: set_db {pin:picorv32/cpuregs_reg[23][6]/QN} .original_name {cpuregs[23][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2233: set_db {pin:picorv32/cpuregs_reg[23][7]/Q} .original_name {cpuregs[23][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2234: set_db {pin:picorv32/cpuregs_reg[23][7]/QN} .original_name {cpuregs[23][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2235: set_db {pin:picorv32/cpuregs_reg[23][8]/Q} .original_name {cpuregs[23][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2236: set_db {pin:picorv32/cpuregs_reg[23][8]/QN} .original_name {cpuregs[23][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2237: set_db {pin:picorv32/cpuregs_reg[23][9]/Q} .original_name {cpuregs[23][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2238: set_db {pin:picorv32/cpuregs_reg[23][9]/QN} .original_name {cpuregs[23][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2239: set_db {pin:picorv32/cpuregs_reg[23][10]/Q} .original_name {cpuregs[23][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2240: set_db {pin:picorv32/cpuregs_reg[23][10]/QN} .original_name {cpuregs[23][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2241: set_db {pin:picorv32/cpuregs_reg[23][11]/Q} .original_name {cpuregs[23][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2242: set_db {pin:picorv32/cpuregs_reg[23][11]/QN} .original_name {cpuregs[23][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2243: set_db {pin:picorv32/cpuregs_reg[23][12]/Q} .original_name {cpuregs[23][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2244: set_db {pin:picorv32/cpuregs_reg[23][12]/QN} .original_name {cpuregs[23][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2245: set_db {pin:picorv32/cpuregs_reg[23][13]/Q} .original_name {cpuregs[23][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2246: set_db {pin:picorv32/cpuregs_reg[23][13]/QN} .original_name {cpuregs[23][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2247: set_db {pin:picorv32/cpuregs_reg[23][14]/Q} .original_name {cpuregs[23][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2248: set_db {pin:picorv32/cpuregs_reg[23][14]/QN} .original_name {cpuregs[23][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2249: set_db {pin:picorv32/cpuregs_reg[23][15]/Q} .original_name {cpuregs[23][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2250: set_db {pin:picorv32/cpuregs_reg[23][15]/QN} .original_name {cpuregs[23][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2251: set_db {pin:picorv32/cpuregs_reg[23][16]/Q} .original_name {cpuregs[23][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2252: set_db {pin:picorv32/cpuregs_reg[23][16]/QN} .original_name {cpuregs[23][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2253: set_db {pin:picorv32/cpuregs_reg[23][17]/Q} .original_name {cpuregs[23][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2254: set_db {pin:picorv32/cpuregs_reg[23][17]/QN} .original_name {cpuregs[23][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2255: set_db {pin:picorv32/cpuregs_reg[23][18]/Q} .original_name {cpuregs[23][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2256: set_db {pin:picorv32/cpuregs_reg[23][18]/QN} .original_name {cpuregs[23][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2257: set_db {pin:picorv32/cpuregs_reg[23][19]/Q} .original_name {cpuregs[23][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2258: set_db {pin:picorv32/cpuregs_reg[23][19]/QN} .original_name {cpuregs[23][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2259: set_db {pin:picorv32/cpuregs_reg[23][20]/Q} .original_name {cpuregs[23][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2260: set_db {pin:picorv32/cpuregs_reg[23][20]/QN} .original_name {cpuregs[23][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2261: set_db {pin:picorv32/cpuregs_reg[23][21]/Q} .original_name {cpuregs[23][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2262: set_db {pin:picorv32/cpuregs_reg[23][21]/QN} .original_name {cpuregs[23][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2263: set_db {pin:picorv32/cpuregs_reg[23][22]/Q} .original_name {cpuregs[23][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2264: set_db {pin:picorv32/cpuregs_reg[23][22]/QN} .original_name {cpuregs[23][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2265: set_db {pin:picorv32/cpuregs_reg[23][23]/Q} .original_name {cpuregs[23][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2266: set_db {pin:picorv32/cpuregs_reg[23][23]/QN} .original_name {cpuregs[23][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2267: set_db {pin:picorv32/cpuregs_reg[23][24]/Q} .original_name {cpuregs[23][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2268: set_db {pin:picorv32/cpuregs_reg[23][24]/QN} .original_name {cpuregs[23][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2269: set_db {pin:picorv32/cpuregs_reg[23][25]/Q} .original_name {cpuregs[23][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2270: set_db {pin:picorv32/cpuregs_reg[23][25]/QN} .original_name {cpuregs[23][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2271: set_db {pin:picorv32/cpuregs_reg[23][26]/Q} .original_name {cpuregs[23][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2272: set_db {pin:picorv32/cpuregs_reg[23][26]/QN} .original_name {cpuregs[23][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2273: set_db {pin:picorv32/cpuregs_reg[23][27]/Q} .original_name {cpuregs[23][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2274: set_db {pin:picorv32/cpuregs_reg[23][27]/QN} .original_name {cpuregs[23][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2275: set_db {pin:picorv32/cpuregs_reg[23][28]/Q} .original_name {cpuregs[23][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2276: set_db {pin:picorv32/cpuregs_reg[23][28]/QN} .original_name {cpuregs[23][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2277: set_db {pin:picorv32/cpuregs_reg[23][29]/Q} .original_name {cpuregs[23][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2278: set_db {pin:picorv32/cpuregs_reg[23][29]/QN} .original_name {cpuregs[23][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2279: set_db {pin:picorv32/cpuregs_reg[23][30]/Q} .original_name {cpuregs[23][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2280: set_db {pin:picorv32/cpuregs_reg[23][30]/QN} .original_name {cpuregs[23][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2281: set_db {pin:picorv32/cpuregs_reg[23][31]/Q} .original_name {cpuregs[23][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2282: set_db {pin:picorv32/cpuregs_reg[23][31]/QN} .original_name {cpuregs[23][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2283: set_db {pin:picorv32/cpuregs_reg[24][0]/Q} .original_name {cpuregs[24][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2284: set_db {pin:picorv32/cpuregs_reg[24][0]/QN} .original_name {cpuregs[24][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2285: set_db {pin:picorv32/cpuregs_reg[24][1]/Q} .original_name {cpuregs[24][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2286: set_db {pin:picorv32/cpuregs_reg[24][1]/QN} .original_name {cpuregs[24][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2287: set_db {pin:picorv32/cpuregs_reg[24][2]/Q} .original_name {cpuregs[24][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2288: set_db {pin:picorv32/cpuregs_reg[24][2]/QN} .original_name {cpuregs[24][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2289: set_db {pin:picorv32/cpuregs_reg[24][3]/Q} .original_name {cpuregs[24][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2290: set_db {pin:picorv32/cpuregs_reg[24][3]/QN} .original_name {cpuregs[24][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2291: set_db {pin:picorv32/cpuregs_reg[24][4]/Q} .original_name {cpuregs[24][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2292: set_db {pin:picorv32/cpuregs_reg[24][4]/QN} .original_name {cpuregs[24][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2293: set_db {pin:picorv32/cpuregs_reg[24][5]/Q} .original_name {cpuregs[24][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2294: set_db {pin:picorv32/cpuregs_reg[24][5]/QN} .original_name {cpuregs[24][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2295: set_db {pin:picorv32/cpuregs_reg[24][6]/Q} .original_name {cpuregs[24][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2296: set_db {pin:picorv32/cpuregs_reg[24][6]/QN} .original_name {cpuregs[24][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2297: set_db {pin:picorv32/cpuregs_reg[24][7]/Q} .original_name {cpuregs[24][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2298: set_db {pin:picorv32/cpuregs_reg[24][7]/QN} .original_name {cpuregs[24][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2299: set_db {pin:picorv32/cpuregs_reg[24][8]/Q} .original_name {cpuregs[24][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2300: set_db {pin:picorv32/cpuregs_reg[24][8]/QN} .original_name {cpuregs[24][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2301: set_db {pin:picorv32/cpuregs_reg[24][9]/Q} .original_name {cpuregs[24][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2302: set_db {pin:picorv32/cpuregs_reg[24][9]/QN} .original_name {cpuregs[24][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2303: set_db {pin:picorv32/cpuregs_reg[24][10]/Q} .original_name {cpuregs[24][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2304: set_db {pin:picorv32/cpuregs_reg[24][10]/QN} .original_name {cpuregs[24][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2305: set_db {pin:picorv32/cpuregs_reg[24][11]/Q} .original_name {cpuregs[24][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2306: set_db {pin:picorv32/cpuregs_reg[24][11]/QN} .original_name {cpuregs[24][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2307: set_db {pin:picorv32/cpuregs_reg[24][12]/Q} .original_name {cpuregs[24][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2308: set_db {pin:picorv32/cpuregs_reg[24][12]/QN} .original_name {cpuregs[24][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2309: set_db {pin:picorv32/cpuregs_reg[24][13]/Q} .original_name {cpuregs[24][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2310: set_db {pin:picorv32/cpuregs_reg[24][13]/QN} .original_name {cpuregs[24][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2311: set_db {pin:picorv32/cpuregs_reg[24][14]/Q} .original_name {cpuregs[24][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2312: set_db {pin:picorv32/cpuregs_reg[24][14]/QN} .original_name {cpuregs[24][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2313: set_db {pin:picorv32/cpuregs_reg[24][15]/Q} .original_name {cpuregs[24][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2314: set_db {pin:picorv32/cpuregs_reg[24][15]/QN} .original_name {cpuregs[24][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2315: set_db {pin:picorv32/cpuregs_reg[24][16]/Q} .original_name {cpuregs[24][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2316: set_db {pin:picorv32/cpuregs_reg[24][16]/QN} .original_name {cpuregs[24][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2317: set_db {pin:picorv32/cpuregs_reg[24][17]/Q} .original_name {cpuregs[24][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2318: set_db {pin:picorv32/cpuregs_reg[24][17]/QN} .original_name {cpuregs[24][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2319: set_db {pin:picorv32/cpuregs_reg[24][18]/Q} .original_name {cpuregs[24][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2320: set_db {pin:picorv32/cpuregs_reg[24][18]/QN} .original_name {cpuregs[24][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2321: set_db {pin:picorv32/cpuregs_reg[24][19]/Q} .original_name {cpuregs[24][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2322: set_db {pin:picorv32/cpuregs_reg[24][19]/QN} .original_name {cpuregs[24][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2323: set_db {pin:picorv32/cpuregs_reg[24][20]/Q} .original_name {cpuregs[24][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2324: set_db {pin:picorv32/cpuregs_reg[24][20]/QN} .original_name {cpuregs[24][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2325: set_db {pin:picorv32/cpuregs_reg[24][21]/Q} .original_name {cpuregs[24][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2326: set_db {pin:picorv32/cpuregs_reg[24][21]/QN} .original_name {cpuregs[24][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2327: set_db {pin:picorv32/cpuregs_reg[24][22]/Q} .original_name {cpuregs[24][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2328: set_db {pin:picorv32/cpuregs_reg[24][22]/QN} .original_name {cpuregs[24][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2329: set_db {pin:picorv32/cpuregs_reg[24][23]/Q} .original_name {cpuregs[24][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2330: set_db {pin:picorv32/cpuregs_reg[24][23]/QN} .original_name {cpuregs[24][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2331: set_db {pin:picorv32/cpuregs_reg[24][24]/Q} .original_name {cpuregs[24][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2332: set_db {pin:picorv32/cpuregs_reg[24][24]/QN} .original_name {cpuregs[24][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2333: set_db {pin:picorv32/cpuregs_reg[24][25]/Q} .original_name {cpuregs[24][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2334: set_db {pin:picorv32/cpuregs_reg[24][25]/QN} .original_name {cpuregs[24][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2335: set_db {pin:picorv32/cpuregs_reg[24][26]/Q} .original_name {cpuregs[24][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2336: set_db {pin:picorv32/cpuregs_reg[24][26]/QN} .original_name {cpuregs[24][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2337: set_db {pin:picorv32/cpuregs_reg[24][27]/Q} .original_name {cpuregs[24][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2338: set_db {pin:picorv32/cpuregs_reg[24][27]/QN} .original_name {cpuregs[24][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2339: set_db {pin:picorv32/cpuregs_reg[24][28]/Q} .original_name {cpuregs[24][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2340: set_db {pin:picorv32/cpuregs_reg[24][28]/QN} .original_name {cpuregs[24][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2341: set_db {pin:picorv32/cpuregs_reg[24][29]/Q} .original_name {cpuregs[24][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2342: set_db {pin:picorv32/cpuregs_reg[24][29]/QN} .original_name {cpuregs[24][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2343: set_db {pin:picorv32/cpuregs_reg[24][30]/Q} .original_name {cpuregs[24][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2344: set_db {pin:picorv32/cpuregs_reg[24][30]/QN} .original_name {cpuregs[24][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2345: set_db {pin:picorv32/cpuregs_reg[24][31]/Q} .original_name {cpuregs[24][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2346: set_db {pin:picorv32/cpuregs_reg[24][31]/QN} .original_name {cpuregs[24][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2347: set_db {pin:picorv32/cpuregs_reg[25][0]/Q} .original_name {cpuregs[25][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2348: set_db {pin:picorv32/cpuregs_reg[25][0]/QN} .original_name {cpuregs[25][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2349: set_db {pin:picorv32/cpuregs_reg[25][1]/Q} .original_name {cpuregs[25][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2350: set_db {pin:picorv32/cpuregs_reg[25][1]/QN} .original_name {cpuregs[25][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2351: set_db {pin:picorv32/cpuregs_reg[25][2]/Q} .original_name {cpuregs[25][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2352: set_db {pin:picorv32/cpuregs_reg[25][2]/QN} .original_name {cpuregs[25][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2353: set_db {pin:picorv32/cpuregs_reg[25][3]/Q} .original_name {cpuregs[25][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2354: set_db {pin:picorv32/cpuregs_reg[25][3]/QN} .original_name {cpuregs[25][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2355: set_db {pin:picorv32/cpuregs_reg[25][4]/Q} .original_name {cpuregs[25][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2356: set_db {pin:picorv32/cpuregs_reg[25][4]/QN} .original_name {cpuregs[25][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2357: set_db {pin:picorv32/cpuregs_reg[25][5]/Q} .original_name {cpuregs[25][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2358: set_db {pin:picorv32/cpuregs_reg[25][5]/QN} .original_name {cpuregs[25][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2359: set_db {pin:picorv32/cpuregs_reg[25][6]/Q} .original_name {cpuregs[25][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2360: set_db {pin:picorv32/cpuregs_reg[25][6]/QN} .original_name {cpuregs[25][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2361: set_db {pin:picorv32/cpuregs_reg[25][7]/Q} .original_name {cpuregs[25][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2362: set_db {pin:picorv32/cpuregs_reg[25][7]/QN} .original_name {cpuregs[25][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2363: set_db {pin:picorv32/cpuregs_reg[25][8]/Q} .original_name {cpuregs[25][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2364: set_db {pin:picorv32/cpuregs_reg[25][8]/QN} .original_name {cpuregs[25][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2365: set_db {pin:picorv32/cpuregs_reg[25][9]/Q} .original_name {cpuregs[25][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2366: set_db {pin:picorv32/cpuregs_reg[25][9]/QN} .original_name {cpuregs[25][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2367: set_db {pin:picorv32/cpuregs_reg[25][10]/Q} .original_name {cpuregs[25][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2368: set_db {pin:picorv32/cpuregs_reg[25][10]/QN} .original_name {cpuregs[25][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2369: set_db {pin:picorv32/cpuregs_reg[25][11]/Q} .original_name {cpuregs[25][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2370: set_db {pin:picorv32/cpuregs_reg[25][11]/QN} .original_name {cpuregs[25][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2371: set_db {pin:picorv32/cpuregs_reg[25][12]/Q} .original_name {cpuregs[25][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2372: set_db {pin:picorv32/cpuregs_reg[25][12]/QN} .original_name {cpuregs[25][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2373: set_db {pin:picorv32/cpuregs_reg[25][13]/Q} .original_name {cpuregs[25][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2374: set_db {pin:picorv32/cpuregs_reg[25][13]/QN} .original_name {cpuregs[25][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2375: set_db {pin:picorv32/cpuregs_reg[25][14]/Q} .original_name {cpuregs[25][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2376: set_db {pin:picorv32/cpuregs_reg[25][14]/QN} .original_name {cpuregs[25][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2377: set_db {pin:picorv32/cpuregs_reg[25][15]/Q} .original_name {cpuregs[25][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2378: set_db {pin:picorv32/cpuregs_reg[25][15]/QN} .original_name {cpuregs[25][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2379: set_db {pin:picorv32/cpuregs_reg[25][16]/Q} .original_name {cpuregs[25][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2380: set_db {pin:picorv32/cpuregs_reg[25][16]/QN} .original_name {cpuregs[25][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2381: set_db {pin:picorv32/cpuregs_reg[25][17]/Q} .original_name {cpuregs[25][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2382: set_db {pin:picorv32/cpuregs_reg[25][17]/QN} .original_name {cpuregs[25][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2383: set_db {pin:picorv32/cpuregs_reg[25][18]/Q} .original_name {cpuregs[25][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2384: set_db {pin:picorv32/cpuregs_reg[25][18]/QN} .original_name {cpuregs[25][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2385: set_db {pin:picorv32/cpuregs_reg[25][19]/Q} .original_name {cpuregs[25][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2386: set_db {pin:picorv32/cpuregs_reg[25][19]/QN} .original_name {cpuregs[25][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2387: set_db {pin:picorv32/cpuregs_reg[25][20]/Q} .original_name {cpuregs[25][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2388: set_db {pin:picorv32/cpuregs_reg[25][20]/QN} .original_name {cpuregs[25][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2389: set_db {pin:picorv32/cpuregs_reg[25][21]/Q} .original_name {cpuregs[25][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2390: set_db {pin:picorv32/cpuregs_reg[25][21]/QN} .original_name {cpuregs[25][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2391: set_db {pin:picorv32/cpuregs_reg[25][22]/Q} .original_name {cpuregs[25][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2392: set_db {pin:picorv32/cpuregs_reg[25][22]/QN} .original_name {cpuregs[25][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2393: set_db {pin:picorv32/cpuregs_reg[25][23]/Q} .original_name {cpuregs[25][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2394: set_db {pin:picorv32/cpuregs_reg[25][23]/QN} .original_name {cpuregs[25][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2395: set_db {pin:picorv32/cpuregs_reg[25][24]/Q} .original_name {cpuregs[25][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2396: set_db {pin:picorv32/cpuregs_reg[25][24]/QN} .original_name {cpuregs[25][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2397: set_db {pin:picorv32/cpuregs_reg[25][25]/Q} .original_name {cpuregs[25][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2398: set_db {pin:picorv32/cpuregs_reg[25][25]/QN} .original_name {cpuregs[25][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2399: set_db {pin:picorv32/cpuregs_reg[25][26]/Q} .original_name {cpuregs[25][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2400: set_db {pin:picorv32/cpuregs_reg[25][26]/QN} .original_name {cpuregs[25][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2401: set_db {pin:picorv32/cpuregs_reg[25][27]/Q} .original_name {cpuregs[25][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2402: set_db {pin:picorv32/cpuregs_reg[25][27]/QN} .original_name {cpuregs[25][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2403: set_db {pin:picorv32/cpuregs_reg[25][28]/Q} .original_name {cpuregs[25][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2404: set_db {pin:picorv32/cpuregs_reg[25][28]/QN} .original_name {cpuregs[25][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2405: set_db {pin:picorv32/cpuregs_reg[25][29]/Q} .original_name {cpuregs[25][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2406: set_db {pin:picorv32/cpuregs_reg[25][29]/QN} .original_name {cpuregs[25][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2407: set_db {pin:picorv32/cpuregs_reg[25][30]/Q} .original_name {cpuregs[25][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2408: set_db {pin:picorv32/cpuregs_reg[25][30]/QN} .original_name {cpuregs[25][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2409: set_db {pin:picorv32/cpuregs_reg[25][31]/Q} .original_name {cpuregs[25][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2410: set_db {pin:picorv32/cpuregs_reg[25][31]/QN} .original_name {cpuregs[25][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2411: set_db {pin:picorv32/cpuregs_reg[26][0]/Q} .original_name {cpuregs[26][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2412: set_db {pin:picorv32/cpuregs_reg[26][0]/QN} .original_name {cpuregs[26][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2413: set_db {pin:picorv32/cpuregs_reg[26][1]/Q} .original_name {cpuregs[26][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2414: set_db {pin:picorv32/cpuregs_reg[26][1]/QN} .original_name {cpuregs[26][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2415: set_db {pin:picorv32/cpuregs_reg[26][2]/Q} .original_name {cpuregs[26][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2416: set_db {pin:picorv32/cpuregs_reg[26][2]/QN} .original_name {cpuregs[26][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2417: set_db {pin:picorv32/cpuregs_reg[26][3]/Q} .original_name {cpuregs[26][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2418: set_db {pin:picorv32/cpuregs_reg[26][3]/QN} .original_name {cpuregs[26][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2419: set_db {pin:picorv32/cpuregs_reg[26][4]/Q} .original_name {cpuregs[26][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2420: set_db {pin:picorv32/cpuregs_reg[26][4]/QN} .original_name {cpuregs[26][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2421: set_db {pin:picorv32/cpuregs_reg[26][5]/Q} .original_name {cpuregs[26][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2422: set_db {pin:picorv32/cpuregs_reg[26][5]/QN} .original_name {cpuregs[26][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2423: set_db {pin:picorv32/cpuregs_reg[26][6]/Q} .original_name {cpuregs[26][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2424: set_db {pin:picorv32/cpuregs_reg[26][6]/QN} .original_name {cpuregs[26][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2425: set_db {pin:picorv32/cpuregs_reg[26][7]/Q} .original_name {cpuregs[26][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2426: set_db {pin:picorv32/cpuregs_reg[26][7]/QN} .original_name {cpuregs[26][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2427: set_db {pin:picorv32/cpuregs_reg[26][8]/Q} .original_name {cpuregs[26][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2428: set_db {pin:picorv32/cpuregs_reg[26][8]/QN} .original_name {cpuregs[26][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2429: set_db {pin:picorv32/cpuregs_reg[26][9]/Q} .original_name {cpuregs[26][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2430: set_db {pin:picorv32/cpuregs_reg[26][9]/QN} .original_name {cpuregs[26][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2431: set_db {pin:picorv32/cpuregs_reg[26][10]/Q} .original_name {cpuregs[26][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2432: set_db {pin:picorv32/cpuregs_reg[26][10]/QN} .original_name {cpuregs[26][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2433: set_db {pin:picorv32/cpuregs_reg[26][11]/Q} .original_name {cpuregs[26][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2434: set_db {pin:picorv32/cpuregs_reg[26][11]/QN} .original_name {cpuregs[26][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2435: set_db {pin:picorv32/cpuregs_reg[26][12]/Q} .original_name {cpuregs[26][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2436: set_db {pin:picorv32/cpuregs_reg[26][12]/QN} .original_name {cpuregs[26][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2437: set_db {pin:picorv32/cpuregs_reg[26][13]/Q} .original_name {cpuregs[26][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2438: set_db {pin:picorv32/cpuregs_reg[26][13]/QN} .original_name {cpuregs[26][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2439: set_db {pin:picorv32/cpuregs_reg[26][14]/Q} .original_name {cpuregs[26][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2440: set_db {pin:picorv32/cpuregs_reg[26][14]/QN} .original_name {cpuregs[26][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2441: set_db {pin:picorv32/cpuregs_reg[26][15]/Q} .original_name {cpuregs[26][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2442: set_db {pin:picorv32/cpuregs_reg[26][15]/QN} .original_name {cpuregs[26][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2443: set_db {pin:picorv32/cpuregs_reg[26][16]/Q} .original_name {cpuregs[26][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2444: set_db {pin:picorv32/cpuregs_reg[26][16]/QN} .original_name {cpuregs[26][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2445: set_db {pin:picorv32/cpuregs_reg[26][17]/Q} .original_name {cpuregs[26][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2446: set_db {pin:picorv32/cpuregs_reg[26][17]/QN} .original_name {cpuregs[26][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2447: set_db {pin:picorv32/cpuregs_reg[26][18]/Q} .original_name {cpuregs[26][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2448: set_db {pin:picorv32/cpuregs_reg[26][18]/QN} .original_name {cpuregs[26][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2449: set_db {pin:picorv32/cpuregs_reg[26][19]/Q} .original_name {cpuregs[26][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2450: set_db {pin:picorv32/cpuregs_reg[26][19]/QN} .original_name {cpuregs[26][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2451: set_db {pin:picorv32/cpuregs_reg[26][20]/Q} .original_name {cpuregs[26][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2452: set_db {pin:picorv32/cpuregs_reg[26][20]/QN} .original_name {cpuregs[26][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2453: set_db {pin:picorv32/cpuregs_reg[26][21]/Q} .original_name {cpuregs[26][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2454: set_db {pin:picorv32/cpuregs_reg[26][21]/QN} .original_name {cpuregs[26][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2455: set_db {pin:picorv32/cpuregs_reg[26][22]/Q} .original_name {cpuregs[26][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2456: set_db {pin:picorv32/cpuregs_reg[26][22]/QN} .original_name {cpuregs[26][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2457: set_db {pin:picorv32/cpuregs_reg[26][23]/Q} .original_name {cpuregs[26][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2458: set_db {pin:picorv32/cpuregs_reg[26][23]/QN} .original_name {cpuregs[26][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2459: set_db {pin:picorv32/cpuregs_reg[26][24]/Q} .original_name {cpuregs[26][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2460: set_db {pin:picorv32/cpuregs_reg[26][24]/QN} .original_name {cpuregs[26][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2461: set_db {pin:picorv32/cpuregs_reg[26][25]/Q} .original_name {cpuregs[26][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2462: set_db {pin:picorv32/cpuregs_reg[26][25]/QN} .original_name {cpuregs[26][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2463: set_db {pin:picorv32/cpuregs_reg[26][26]/Q} .original_name {cpuregs[26][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2464: set_db {pin:picorv32/cpuregs_reg[26][26]/QN} .original_name {cpuregs[26][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2465: set_db {pin:picorv32/cpuregs_reg[26][27]/Q} .original_name {cpuregs[26][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2466: set_db {pin:picorv32/cpuregs_reg[26][27]/QN} .original_name {cpuregs[26][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2467: set_db {pin:picorv32/cpuregs_reg[26][28]/Q} .original_name {cpuregs[26][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2468: set_db {pin:picorv32/cpuregs_reg[26][28]/QN} .original_name {cpuregs[26][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2469: set_db {pin:picorv32/cpuregs_reg[26][29]/Q} .original_name {cpuregs[26][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2470: set_db {pin:picorv32/cpuregs_reg[26][29]/QN} .original_name {cpuregs[26][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2471: set_db {pin:picorv32/cpuregs_reg[26][30]/Q} .original_name {cpuregs[26][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2472: set_db {pin:picorv32/cpuregs_reg[26][30]/QN} .original_name {cpuregs[26][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2473: set_db {pin:picorv32/cpuregs_reg[26][31]/Q} .original_name {cpuregs[26][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2474: set_db {pin:picorv32/cpuregs_reg[26][31]/QN} .original_name {cpuregs[26][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2475: set_db {pin:picorv32/cpuregs_reg[27][0]/Q} .original_name {cpuregs[27][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2476: set_db {pin:picorv32/cpuregs_reg[27][0]/QN} .original_name {cpuregs[27][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2477: set_db {pin:picorv32/cpuregs_reg[27][1]/Q} .original_name {cpuregs[27][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2478: set_db {pin:picorv32/cpuregs_reg[27][1]/QN} .original_name {cpuregs[27][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2479: set_db {pin:picorv32/cpuregs_reg[27][2]/Q} .original_name {cpuregs[27][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2480: set_db {pin:picorv32/cpuregs_reg[27][2]/QN} .original_name {cpuregs[27][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2481: set_db {pin:picorv32/cpuregs_reg[27][3]/Q} .original_name {cpuregs[27][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2482: set_db {pin:picorv32/cpuregs_reg[27][3]/QN} .original_name {cpuregs[27][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2483: set_db {pin:picorv32/cpuregs_reg[27][4]/Q} .original_name {cpuregs[27][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2484: set_db {pin:picorv32/cpuregs_reg[27][4]/QN} .original_name {cpuregs[27][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2485: set_db {pin:picorv32/cpuregs_reg[27][5]/Q} .original_name {cpuregs[27][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2486: set_db {pin:picorv32/cpuregs_reg[27][5]/QN} .original_name {cpuregs[27][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2487: set_db {pin:picorv32/cpuregs_reg[27][6]/Q} .original_name {cpuregs[27][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2488: set_db {pin:picorv32/cpuregs_reg[27][6]/QN} .original_name {cpuregs[27][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2489: set_db {pin:picorv32/cpuregs_reg[27][7]/Q} .original_name {cpuregs[27][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2490: set_db {pin:picorv32/cpuregs_reg[27][7]/QN} .original_name {cpuregs[27][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2491: set_db {pin:picorv32/cpuregs_reg[27][8]/Q} .original_name {cpuregs[27][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2492: set_db {pin:picorv32/cpuregs_reg[27][8]/QN} .original_name {cpuregs[27][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2493: set_db {pin:picorv32/cpuregs_reg[27][9]/Q} .original_name {cpuregs[27][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2494: set_db {pin:picorv32/cpuregs_reg[27][9]/QN} .original_name {cpuregs[27][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2495: set_db {pin:picorv32/cpuregs_reg[27][10]/Q} .original_name {cpuregs[27][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2496: set_db {pin:picorv32/cpuregs_reg[27][10]/QN} .original_name {cpuregs[27][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2497: set_db {pin:picorv32/cpuregs_reg[27][11]/Q} .original_name {cpuregs[27][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2498: set_db {pin:picorv32/cpuregs_reg[27][11]/QN} .original_name {cpuregs[27][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2499: set_db {pin:picorv32/cpuregs_reg[27][12]/Q} .original_name {cpuregs[27][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2500: set_db {pin:picorv32/cpuregs_reg[27][12]/QN} .original_name {cpuregs[27][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2501: set_db {pin:picorv32/cpuregs_reg[27][13]/Q} .original_name {cpuregs[27][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2502: set_db {pin:picorv32/cpuregs_reg[27][13]/QN} .original_name {cpuregs[27][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2503: set_db {pin:picorv32/cpuregs_reg[27][14]/Q} .original_name {cpuregs[27][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2504: set_db {pin:picorv32/cpuregs_reg[27][14]/QN} .original_name {cpuregs[27][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2505: set_db {pin:picorv32/cpuregs_reg[27][15]/Q} .original_name {cpuregs[27][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2506: set_db {pin:picorv32/cpuregs_reg[27][15]/QN} .original_name {cpuregs[27][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2507: set_db {pin:picorv32/cpuregs_reg[27][16]/Q} .original_name {cpuregs[27][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2508: set_db {pin:picorv32/cpuregs_reg[27][16]/QN} .original_name {cpuregs[27][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2509: set_db {pin:picorv32/cpuregs_reg[27][17]/Q} .original_name {cpuregs[27][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2510: set_db {pin:picorv32/cpuregs_reg[27][17]/QN} .original_name {cpuregs[27][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2511: set_db {pin:picorv32/cpuregs_reg[27][18]/Q} .original_name {cpuregs[27][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2512: set_db {pin:picorv32/cpuregs_reg[27][18]/QN} .original_name {cpuregs[27][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2513: set_db {pin:picorv32/cpuregs_reg[27][19]/Q} .original_name {cpuregs[27][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2514: set_db {pin:picorv32/cpuregs_reg[27][19]/QN} .original_name {cpuregs[27][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2515: set_db {pin:picorv32/cpuregs_reg[27][20]/Q} .original_name {cpuregs[27][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2516: set_db {pin:picorv32/cpuregs_reg[27][20]/QN} .original_name {cpuregs[27][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2517: set_db {pin:picorv32/cpuregs_reg[27][21]/Q} .original_name {cpuregs[27][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2518: set_db {pin:picorv32/cpuregs_reg[27][21]/QN} .original_name {cpuregs[27][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2519: set_db {pin:picorv32/cpuregs_reg[27][22]/Q} .original_name {cpuregs[27][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2520: set_db {pin:picorv32/cpuregs_reg[27][22]/QN} .original_name {cpuregs[27][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2521: set_db {pin:picorv32/cpuregs_reg[27][23]/Q} .original_name {cpuregs[27][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2522: set_db {pin:picorv32/cpuregs_reg[27][23]/QN} .original_name {cpuregs[27][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2523: set_db {pin:picorv32/cpuregs_reg[27][24]/Q} .original_name {cpuregs[27][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2524: set_db {pin:picorv32/cpuregs_reg[27][24]/QN} .original_name {cpuregs[27][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2525: set_db {pin:picorv32/cpuregs_reg[27][25]/Q} .original_name {cpuregs[27][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2526: set_db {pin:picorv32/cpuregs_reg[27][25]/QN} .original_name {cpuregs[27][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2527: set_db {pin:picorv32/cpuregs_reg[27][26]/Q} .original_name {cpuregs[27][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2528: set_db {pin:picorv32/cpuregs_reg[27][26]/QN} .original_name {cpuregs[27][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2529: set_db {pin:picorv32/cpuregs_reg[27][27]/Q} .original_name {cpuregs[27][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2530: set_db {pin:picorv32/cpuregs_reg[27][27]/QN} .original_name {cpuregs[27][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2531: set_db {pin:picorv32/cpuregs_reg[27][28]/Q} .original_name {cpuregs[27][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2532: set_db {pin:picorv32/cpuregs_reg[27][28]/QN} .original_name {cpuregs[27][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2533: set_db {pin:picorv32/cpuregs_reg[27][29]/Q} .original_name {cpuregs[27][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2534: set_db {pin:picorv32/cpuregs_reg[27][29]/QN} .original_name {cpuregs[27][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2535: set_db {pin:picorv32/cpuregs_reg[27][30]/Q} .original_name {cpuregs[27][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2536: set_db {pin:picorv32/cpuregs_reg[27][30]/QN} .original_name {cpuregs[27][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2537: set_db {pin:picorv32/cpuregs_reg[27][31]/Q} .original_name {cpuregs[27][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2538: set_db {pin:picorv32/cpuregs_reg[27][31]/QN} .original_name {cpuregs[27][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2539: set_db {pin:picorv32/cpuregs_reg[28][0]/Q} .original_name {cpuregs[28][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2540: set_db {pin:picorv32/cpuregs_reg[28][0]/QN} .original_name {cpuregs[28][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2541: set_db {pin:picorv32/cpuregs_reg[28][1]/Q} .original_name {cpuregs[28][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2542: set_db {pin:picorv32/cpuregs_reg[28][1]/QN} .original_name {cpuregs[28][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2543: set_db {pin:picorv32/cpuregs_reg[28][2]/Q} .original_name {cpuregs[28][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2544: set_db {pin:picorv32/cpuregs_reg[28][2]/QN} .original_name {cpuregs[28][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2545: set_db {pin:picorv32/cpuregs_reg[28][3]/Q} .original_name {cpuregs[28][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2546: set_db {pin:picorv32/cpuregs_reg[28][3]/QN} .original_name {cpuregs[28][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2547: set_db {pin:picorv32/cpuregs_reg[28][4]/Q} .original_name {cpuregs[28][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2548: set_db {pin:picorv32/cpuregs_reg[28][4]/QN} .original_name {cpuregs[28][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2549: set_db {pin:picorv32/cpuregs_reg[28][5]/Q} .original_name {cpuregs[28][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2550: set_db {pin:picorv32/cpuregs_reg[28][5]/QN} .original_name {cpuregs[28][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2551: set_db {pin:picorv32/cpuregs_reg[28][6]/Q} .original_name {cpuregs[28][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2552: set_db {pin:picorv32/cpuregs_reg[28][6]/QN} .original_name {cpuregs[28][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2553: set_db {pin:picorv32/cpuregs_reg[28][7]/Q} .original_name {cpuregs[28][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2554: set_db {pin:picorv32/cpuregs_reg[28][7]/QN} .original_name {cpuregs[28][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2555: set_db {pin:picorv32/cpuregs_reg[28][8]/Q} .original_name {cpuregs[28][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2556: set_db {pin:picorv32/cpuregs_reg[28][8]/QN} .original_name {cpuregs[28][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2557: set_db {pin:picorv32/cpuregs_reg[28][9]/Q} .original_name {cpuregs[28][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2558: set_db {pin:picorv32/cpuregs_reg[28][9]/QN} .original_name {cpuregs[28][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2559: set_db {pin:picorv32/cpuregs_reg[28][10]/Q} .original_name {cpuregs[28][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2560: set_db {pin:picorv32/cpuregs_reg[28][10]/QN} .original_name {cpuregs[28][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2561: set_db {pin:picorv32/cpuregs_reg[28][11]/Q} .original_name {cpuregs[28][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2562: set_db {pin:picorv32/cpuregs_reg[28][11]/QN} .original_name {cpuregs[28][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2563: set_db {pin:picorv32/cpuregs_reg[28][12]/Q} .original_name {cpuregs[28][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2564: set_db {pin:picorv32/cpuregs_reg[28][12]/QN} .original_name {cpuregs[28][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2565: set_db {pin:picorv32/cpuregs_reg[28][13]/Q} .original_name {cpuregs[28][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2566: set_db {pin:picorv32/cpuregs_reg[28][13]/QN} .original_name {cpuregs[28][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2567: set_db {pin:picorv32/cpuregs_reg[28][14]/Q} .original_name {cpuregs[28][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2568: set_db {pin:picorv32/cpuregs_reg[28][14]/QN} .original_name {cpuregs[28][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2569: set_db {pin:picorv32/cpuregs_reg[28][15]/Q} .original_name {cpuregs[28][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2570: set_db {pin:picorv32/cpuregs_reg[28][15]/QN} .original_name {cpuregs[28][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2571: set_db {pin:picorv32/cpuregs_reg[28][16]/Q} .original_name {cpuregs[28][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2572: set_db {pin:picorv32/cpuregs_reg[28][16]/QN} .original_name {cpuregs[28][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2573: set_db {pin:picorv32/cpuregs_reg[28][17]/Q} .original_name {cpuregs[28][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2574: set_db {pin:picorv32/cpuregs_reg[28][17]/QN} .original_name {cpuregs[28][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2575: set_db {pin:picorv32/cpuregs_reg[28][18]/Q} .original_name {cpuregs[28][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2576: set_db {pin:picorv32/cpuregs_reg[28][18]/QN} .original_name {cpuregs[28][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2577: set_db {pin:picorv32/cpuregs_reg[28][19]/Q} .original_name {cpuregs[28][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2578: set_db {pin:picorv32/cpuregs_reg[28][19]/QN} .original_name {cpuregs[28][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2579: set_db {pin:picorv32/cpuregs_reg[28][20]/Q} .original_name {cpuregs[28][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2580: set_db {pin:picorv32/cpuregs_reg[28][20]/QN} .original_name {cpuregs[28][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2581: set_db {pin:picorv32/cpuregs_reg[28][21]/Q} .original_name {cpuregs[28][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2582: set_db {pin:picorv32/cpuregs_reg[28][21]/QN} .original_name {cpuregs[28][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2583: set_db {pin:picorv32/cpuregs_reg[28][22]/Q} .original_name {cpuregs[28][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2584: set_db {pin:picorv32/cpuregs_reg[28][22]/QN} .original_name {cpuregs[28][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2585: set_db {pin:picorv32/cpuregs_reg[28][23]/Q} .original_name {cpuregs[28][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2586: set_db {pin:picorv32/cpuregs_reg[28][23]/QN} .original_name {cpuregs[28][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2587: set_db {pin:picorv32/cpuregs_reg[28][24]/Q} .original_name {cpuregs[28][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2588: set_db {pin:picorv32/cpuregs_reg[28][24]/QN} .original_name {cpuregs[28][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2589: set_db {pin:picorv32/cpuregs_reg[28][25]/Q} .original_name {cpuregs[28][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2590: set_db {pin:picorv32/cpuregs_reg[28][25]/QN} .original_name {cpuregs[28][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2591: set_db {pin:picorv32/cpuregs_reg[28][26]/Q} .original_name {cpuregs[28][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2592: set_db {pin:picorv32/cpuregs_reg[28][26]/QN} .original_name {cpuregs[28][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2593: set_db {pin:picorv32/cpuregs_reg[28][27]/Q} .original_name {cpuregs[28][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2594: set_db {pin:picorv32/cpuregs_reg[28][27]/QN} .original_name {cpuregs[28][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2595: set_db {pin:picorv32/cpuregs_reg[28][28]/Q} .original_name {cpuregs[28][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2596: set_db {pin:picorv32/cpuregs_reg[28][28]/QN} .original_name {cpuregs[28][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2597: set_db {pin:picorv32/cpuregs_reg[28][29]/Q} .original_name {cpuregs[28][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2598: set_db {pin:picorv32/cpuregs_reg[28][29]/QN} .original_name {cpuregs[28][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2599: set_db {pin:picorv32/cpuregs_reg[28][30]/Q} .original_name {cpuregs[28][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2600: set_db {pin:picorv32/cpuregs_reg[28][30]/QN} .original_name {cpuregs[28][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2601: set_db {pin:picorv32/cpuregs_reg[28][31]/Q} .original_name {cpuregs[28][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2602: set_db {pin:picorv32/cpuregs_reg[28][31]/QN} .original_name {cpuregs[28][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2603: set_db {pin:picorv32/cpuregs_reg[29][0]/Q} .original_name {cpuregs[29][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2604: set_db {pin:picorv32/cpuregs_reg[29][0]/QN} .original_name {cpuregs[29][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2605: set_db {pin:picorv32/cpuregs_reg[29][1]/Q} .original_name {cpuregs[29][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2606: set_db {pin:picorv32/cpuregs_reg[29][1]/QN} .original_name {cpuregs[29][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2607: set_db {pin:picorv32/cpuregs_reg[29][2]/Q} .original_name {cpuregs[29][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2608: set_db {pin:picorv32/cpuregs_reg[29][2]/QN} .original_name {cpuregs[29][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2609: set_db {pin:picorv32/cpuregs_reg[29][3]/Q} .original_name {cpuregs[29][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2610: set_db {pin:picorv32/cpuregs_reg[29][3]/QN} .original_name {cpuregs[29][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2611: set_db {pin:picorv32/cpuregs_reg[29][4]/Q} .original_name {cpuregs[29][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2612: set_db {pin:picorv32/cpuregs_reg[29][4]/QN} .original_name {cpuregs[29][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2613: set_db {pin:picorv32/cpuregs_reg[29][5]/Q} .original_name {cpuregs[29][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2614: set_db {pin:picorv32/cpuregs_reg[29][5]/QN} .original_name {cpuregs[29][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2615: set_db {pin:picorv32/cpuregs_reg[29][6]/Q} .original_name {cpuregs[29][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2616: set_db {pin:picorv32/cpuregs_reg[29][6]/QN} .original_name {cpuregs[29][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2617: set_db {pin:picorv32/cpuregs_reg[29][7]/Q} .original_name {cpuregs[29][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2618: set_db {pin:picorv32/cpuregs_reg[29][7]/QN} .original_name {cpuregs[29][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2619: set_db {pin:picorv32/cpuregs_reg[29][8]/Q} .original_name {cpuregs[29][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2620: set_db {pin:picorv32/cpuregs_reg[29][8]/QN} .original_name {cpuregs[29][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2621: set_db {pin:picorv32/cpuregs_reg[29][9]/Q} .original_name {cpuregs[29][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2622: set_db {pin:picorv32/cpuregs_reg[29][9]/QN} .original_name {cpuregs[29][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2623: set_db {pin:picorv32/cpuregs_reg[29][10]/Q} .original_name {cpuregs[29][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2624: set_db {pin:picorv32/cpuregs_reg[29][10]/QN} .original_name {cpuregs[29][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2625: set_db {pin:picorv32/cpuregs_reg[29][11]/Q} .original_name {cpuregs[29][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2626: set_db {pin:picorv32/cpuregs_reg[29][11]/QN} .original_name {cpuregs[29][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2627: set_db {pin:picorv32/cpuregs_reg[29][12]/Q} .original_name {cpuregs[29][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2628: set_db {pin:picorv32/cpuregs_reg[29][12]/QN} .original_name {cpuregs[29][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2629: set_db {pin:picorv32/cpuregs_reg[29][13]/Q} .original_name {cpuregs[29][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2630: set_db {pin:picorv32/cpuregs_reg[29][13]/QN} .original_name {cpuregs[29][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2631: set_db {pin:picorv32/cpuregs_reg[29][14]/Q} .original_name {cpuregs[29][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2632: set_db {pin:picorv32/cpuregs_reg[29][14]/QN} .original_name {cpuregs[29][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2633: set_db {pin:picorv32/cpuregs_reg[29][15]/Q} .original_name {cpuregs[29][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2634: set_db {pin:picorv32/cpuregs_reg[29][15]/QN} .original_name {cpuregs[29][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2635: set_db {pin:picorv32/cpuregs_reg[29][16]/Q} .original_name {cpuregs[29][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2636: set_db {pin:picorv32/cpuregs_reg[29][16]/QN} .original_name {cpuregs[29][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2637: set_db {pin:picorv32/cpuregs_reg[29][17]/Q} .original_name {cpuregs[29][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2638: set_db {pin:picorv32/cpuregs_reg[29][17]/QN} .original_name {cpuregs[29][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2639: set_db {pin:picorv32/cpuregs_reg[29][18]/Q} .original_name {cpuregs[29][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2640: set_db {pin:picorv32/cpuregs_reg[29][18]/QN} .original_name {cpuregs[29][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2641: set_db {pin:picorv32/cpuregs_reg[29][19]/Q} .original_name {cpuregs[29][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2642: set_db {pin:picorv32/cpuregs_reg[29][19]/QN} .original_name {cpuregs[29][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2643: set_db {pin:picorv32/cpuregs_reg[29][20]/Q} .original_name {cpuregs[29][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2644: set_db {pin:picorv32/cpuregs_reg[29][20]/QN} .original_name {cpuregs[29][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2645: set_db {pin:picorv32/cpuregs_reg[29][21]/Q} .original_name {cpuregs[29][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2646: set_db {pin:picorv32/cpuregs_reg[29][21]/QN} .original_name {cpuregs[29][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2647: set_db {pin:picorv32/cpuregs_reg[29][22]/Q} .original_name {cpuregs[29][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2648: set_db {pin:picorv32/cpuregs_reg[29][22]/QN} .original_name {cpuregs[29][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2649: set_db {pin:picorv32/cpuregs_reg[29][23]/Q} .original_name {cpuregs[29][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2650: set_db {pin:picorv32/cpuregs_reg[29][23]/QN} .original_name {cpuregs[29][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2651: set_db {pin:picorv32/cpuregs_reg[29][24]/Q} .original_name {cpuregs[29][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2652: set_db {pin:picorv32/cpuregs_reg[29][24]/QN} .original_name {cpuregs[29][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2653: set_db {pin:picorv32/cpuregs_reg[29][25]/Q} .original_name {cpuregs[29][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2654: set_db {pin:picorv32/cpuregs_reg[29][25]/QN} .original_name {cpuregs[29][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2655: set_db {pin:picorv32/cpuregs_reg[29][26]/Q} .original_name {cpuregs[29][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2656: set_db {pin:picorv32/cpuregs_reg[29][26]/QN} .original_name {cpuregs[29][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2657: set_db {pin:picorv32/cpuregs_reg[29][27]/Q} .original_name {cpuregs[29][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2658: set_db {pin:picorv32/cpuregs_reg[29][27]/QN} .original_name {cpuregs[29][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2659: set_db {pin:picorv32/cpuregs_reg[29][28]/Q} .original_name {cpuregs[29][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2660: set_db {pin:picorv32/cpuregs_reg[29][28]/QN} .original_name {cpuregs[29][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2661: set_db {pin:picorv32/cpuregs_reg[29][29]/Q} .original_name {cpuregs[29][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2662: set_db {pin:picorv32/cpuregs_reg[29][29]/QN} .original_name {cpuregs[29][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2663: set_db {pin:picorv32/cpuregs_reg[29][30]/Q} .original_name {cpuregs[29][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2664: set_db {pin:picorv32/cpuregs_reg[29][30]/QN} .original_name {cpuregs[29][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2665: set_db {pin:picorv32/cpuregs_reg[29][31]/Q} .original_name {cpuregs[29][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2666: set_db {pin:picorv32/cpuregs_reg[29][31]/QN} .original_name {cpuregs[29][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2667: set_db {pin:picorv32/cpuregs_reg[30][0]/Q} .original_name {cpuregs[30][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2668: set_db {pin:picorv32/cpuregs_reg[30][0]/QN} .original_name {cpuregs[30][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2669: set_db {pin:picorv32/cpuregs_reg[30][1]/Q} .original_name {cpuregs[30][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2670: set_db {pin:picorv32/cpuregs_reg[30][1]/QN} .original_name {cpuregs[30][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2671: set_db {pin:picorv32/cpuregs_reg[30][2]/Q} .original_name {cpuregs[30][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2672: set_db {pin:picorv32/cpuregs_reg[30][2]/QN} .original_name {cpuregs[30][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2673: set_db {pin:picorv32/cpuregs_reg[30][3]/Q} .original_name {cpuregs[30][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2674: set_db {pin:picorv32/cpuregs_reg[30][3]/QN} .original_name {cpuregs[30][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2675: set_db {pin:picorv32/cpuregs_reg[30][4]/Q} .original_name {cpuregs[30][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2676: set_db {pin:picorv32/cpuregs_reg[30][4]/QN} .original_name {cpuregs[30][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2677: set_db {pin:picorv32/cpuregs_reg[30][5]/Q} .original_name {cpuregs[30][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2678: set_db {pin:picorv32/cpuregs_reg[30][5]/QN} .original_name {cpuregs[30][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2679: set_db {pin:picorv32/cpuregs_reg[30][6]/Q} .original_name {cpuregs[30][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2680: set_db {pin:picorv32/cpuregs_reg[30][6]/QN} .original_name {cpuregs[30][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2681: set_db {pin:picorv32/cpuregs_reg[30][7]/Q} .original_name {cpuregs[30][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2682: set_db {pin:picorv32/cpuregs_reg[30][7]/QN} .original_name {cpuregs[30][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2683: set_db {pin:picorv32/cpuregs_reg[30][8]/Q} .original_name {cpuregs[30][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2684: set_db {pin:picorv32/cpuregs_reg[30][8]/QN} .original_name {cpuregs[30][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2685: set_db {pin:picorv32/cpuregs_reg[30][9]/Q} .original_name {cpuregs[30][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2686: set_db {pin:picorv32/cpuregs_reg[30][9]/QN} .original_name {cpuregs[30][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2687: set_db {pin:picorv32/cpuregs_reg[30][10]/Q} .original_name {cpuregs[30][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2688: set_db {pin:picorv32/cpuregs_reg[30][10]/QN} .original_name {cpuregs[30][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2689: set_db {pin:picorv32/cpuregs_reg[30][11]/Q} .original_name {cpuregs[30][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2690: set_db {pin:picorv32/cpuregs_reg[30][11]/QN} .original_name {cpuregs[30][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2691: set_db {pin:picorv32/cpuregs_reg[30][12]/Q} .original_name {cpuregs[30][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2692: set_db {pin:picorv32/cpuregs_reg[30][12]/QN} .original_name {cpuregs[30][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2693: set_db {pin:picorv32/cpuregs_reg[30][13]/Q} .original_name {cpuregs[30][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2694: set_db {pin:picorv32/cpuregs_reg[30][13]/QN} .original_name {cpuregs[30][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2695: set_db {pin:picorv32/cpuregs_reg[30][14]/Q} .original_name {cpuregs[30][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2696: set_db {pin:picorv32/cpuregs_reg[30][14]/QN} .original_name {cpuregs[30][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2697: set_db {pin:picorv32/cpuregs_reg[30][15]/Q} .original_name {cpuregs[30][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2698: set_db {pin:picorv32/cpuregs_reg[30][15]/QN} .original_name {cpuregs[30][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2699: set_db {pin:picorv32/cpuregs_reg[30][16]/Q} .original_name {cpuregs[30][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2700: set_db {pin:picorv32/cpuregs_reg[30][16]/QN} .original_name {cpuregs[30][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2701: set_db {pin:picorv32/cpuregs_reg[30][17]/Q} .original_name {cpuregs[30][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2702: set_db {pin:picorv32/cpuregs_reg[30][17]/QN} .original_name {cpuregs[30][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2703: set_db {pin:picorv32/cpuregs_reg[30][18]/Q} .original_name {cpuregs[30][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2704: set_db {pin:picorv32/cpuregs_reg[30][18]/QN} .original_name {cpuregs[30][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2705: set_db {pin:picorv32/cpuregs_reg[30][19]/Q} .original_name {cpuregs[30][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2706: set_db {pin:picorv32/cpuregs_reg[30][19]/QN} .original_name {cpuregs[30][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2707: set_db {pin:picorv32/cpuregs_reg[30][20]/Q} .original_name {cpuregs[30][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2708: set_db {pin:picorv32/cpuregs_reg[30][20]/QN} .original_name {cpuregs[30][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2709: set_db {pin:picorv32/cpuregs_reg[30][21]/Q} .original_name {cpuregs[30][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2710: set_db {pin:picorv32/cpuregs_reg[30][21]/QN} .original_name {cpuregs[30][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2711: set_db {pin:picorv32/cpuregs_reg[30][22]/Q} .original_name {cpuregs[30][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2712: set_db {pin:picorv32/cpuregs_reg[30][22]/QN} .original_name {cpuregs[30][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2713: set_db {pin:picorv32/cpuregs_reg[30][23]/Q} .original_name {cpuregs[30][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2714: set_db {pin:picorv32/cpuregs_reg[30][23]/QN} .original_name {cpuregs[30][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2715: set_db {pin:picorv32/cpuregs_reg[30][24]/Q} .original_name {cpuregs[30][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2716: set_db {pin:picorv32/cpuregs_reg[30][24]/QN} .original_name {cpuregs[30][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2717: set_db {pin:picorv32/cpuregs_reg[30][25]/Q} .original_name {cpuregs[30][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2718: set_db {pin:picorv32/cpuregs_reg[30][25]/QN} .original_name {cpuregs[30][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2719: set_db {pin:picorv32/cpuregs_reg[30][26]/Q} .original_name {cpuregs[30][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2720: set_db {pin:picorv32/cpuregs_reg[30][26]/QN} .original_name {cpuregs[30][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2721: set_db {pin:picorv32/cpuregs_reg[30][27]/Q} .original_name {cpuregs[30][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2722: set_db {pin:picorv32/cpuregs_reg[30][27]/QN} .original_name {cpuregs[30][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2723: set_db {pin:picorv32/cpuregs_reg[30][28]/Q} .original_name {cpuregs[30][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2724: set_db {pin:picorv32/cpuregs_reg[30][28]/QN} .original_name {cpuregs[30][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2725: set_db {pin:picorv32/cpuregs_reg[30][29]/Q} .original_name {cpuregs[30][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2726: set_db {pin:picorv32/cpuregs_reg[30][29]/QN} .original_name {cpuregs[30][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2727: set_db {pin:picorv32/cpuregs_reg[30][30]/Q} .original_name {cpuregs[30][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2728: set_db {pin:picorv32/cpuregs_reg[30][30]/QN} .original_name {cpuregs[30][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2729: set_db {pin:picorv32/cpuregs_reg[30][31]/Q} .original_name {cpuregs[30][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2730: set_db {pin:picorv32/cpuregs_reg[30][31]/QN} .original_name {cpuregs[30][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2731: set_db {pin:picorv32/cpuregs_reg[31][0]/Q} .original_name {cpuregs[31][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2732: set_db {pin:picorv32/cpuregs_reg[31][0]/QN} .original_name {cpuregs[31][0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2733: set_db {pin:picorv32/cpuregs_reg[31][1]/Q} .original_name {cpuregs[31][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2734: set_db {pin:picorv32/cpuregs_reg[31][1]/QN} .original_name {cpuregs[31][1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2735: set_db {pin:picorv32/cpuregs_reg[31][2]/Q} .original_name {cpuregs[31][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2736: set_db {pin:picorv32/cpuregs_reg[31][2]/QN} .original_name {cpuregs[31][2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2737: set_db {pin:picorv32/cpuregs_reg[31][3]/Q} .original_name {cpuregs[31][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2738: set_db {pin:picorv32/cpuregs_reg[31][3]/QN} .original_name {cpuregs[31][3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2739: set_db {pin:picorv32/cpuregs_reg[31][4]/Q} .original_name {cpuregs[31][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2740: set_db {pin:picorv32/cpuregs_reg[31][4]/QN} .original_name {cpuregs[31][4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2741: set_db {pin:picorv32/cpuregs_reg[31][5]/Q} .original_name {cpuregs[31][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2742: set_db {pin:picorv32/cpuregs_reg[31][5]/QN} .original_name {cpuregs[31][5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2743: set_db {pin:picorv32/cpuregs_reg[31][6]/Q} .original_name {cpuregs[31][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2744: set_db {pin:picorv32/cpuregs_reg[31][6]/QN} .original_name {cpuregs[31][6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2745: set_db {pin:picorv32/cpuregs_reg[31][7]/Q} .original_name {cpuregs[31][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2746: set_db {pin:picorv32/cpuregs_reg[31][7]/QN} .original_name {cpuregs[31][7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2747: set_db {pin:picorv32/cpuregs_reg[31][8]/Q} .original_name {cpuregs[31][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2748: set_db {pin:picorv32/cpuregs_reg[31][8]/QN} .original_name {cpuregs[31][8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2749: set_db {pin:picorv32/cpuregs_reg[31][9]/Q} .original_name {cpuregs[31][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2750: set_db {pin:picorv32/cpuregs_reg[31][9]/QN} .original_name {cpuregs[31][9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2751: set_db {pin:picorv32/cpuregs_reg[31][10]/Q} .original_name {cpuregs[31][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2752: set_db {pin:picorv32/cpuregs_reg[31][10]/QN} .original_name {cpuregs[31][10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2753: set_db {pin:picorv32/cpuregs_reg[31][11]/Q} .original_name {cpuregs[31][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2754: set_db {pin:picorv32/cpuregs_reg[31][11]/QN} .original_name {cpuregs[31][11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2755: set_db {pin:picorv32/cpuregs_reg[31][12]/Q} .original_name {cpuregs[31][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2756: set_db {pin:picorv32/cpuregs_reg[31][12]/QN} .original_name {cpuregs[31][12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2757: set_db {pin:picorv32/cpuregs_reg[31][13]/Q} .original_name {cpuregs[31][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2758: set_db {pin:picorv32/cpuregs_reg[31][13]/QN} .original_name {cpuregs[31][13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2759: set_db {pin:picorv32/cpuregs_reg[31][14]/Q} .original_name {cpuregs[31][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2760: set_db {pin:picorv32/cpuregs_reg[31][14]/QN} .original_name {cpuregs[31][14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2761: set_db {pin:picorv32/cpuregs_reg[31][15]/Q} .original_name {cpuregs[31][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2762: set_db {pin:picorv32/cpuregs_reg[31][15]/QN} .original_name {cpuregs[31][15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2763: set_db {pin:picorv32/cpuregs_reg[31][16]/Q} .original_name {cpuregs[31][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2764: set_db {pin:picorv32/cpuregs_reg[31][16]/QN} .original_name {cpuregs[31][16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2765: set_db {pin:picorv32/cpuregs_reg[31][17]/Q} .original_name {cpuregs[31][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2766: set_db {pin:picorv32/cpuregs_reg[31][17]/QN} .original_name {cpuregs[31][17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2767: set_db {pin:picorv32/cpuregs_reg[31][18]/Q} .original_name {cpuregs[31][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2768: set_db {pin:picorv32/cpuregs_reg[31][18]/QN} .original_name {cpuregs[31][18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2769: set_db {pin:picorv32/cpuregs_reg[31][19]/Q} .original_name {cpuregs[31][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2770: set_db {pin:picorv32/cpuregs_reg[31][19]/QN} .original_name {cpuregs[31][19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2771: set_db {pin:picorv32/cpuregs_reg[31][20]/Q} .original_name {cpuregs[31][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2772: set_db {pin:picorv32/cpuregs_reg[31][20]/QN} .original_name {cpuregs[31][20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2773: set_db {pin:picorv32/cpuregs_reg[31][21]/Q} .original_name {cpuregs[31][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2774: set_db {pin:picorv32/cpuregs_reg[31][21]/QN} .original_name {cpuregs[31][21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2775: set_db {pin:picorv32/cpuregs_reg[31][22]/Q} .original_name {cpuregs[31][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2776: set_db {pin:picorv32/cpuregs_reg[31][22]/QN} .original_name {cpuregs[31][22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2777: set_db {pin:picorv32/cpuregs_reg[31][23]/Q} .original_name {cpuregs[31][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2778: set_db {pin:picorv32/cpuregs_reg[31][23]/QN} .original_name {cpuregs[31][23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2779: set_db {pin:picorv32/cpuregs_reg[31][24]/Q} .original_name {cpuregs[31][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2780: set_db {pin:picorv32/cpuregs_reg[31][24]/QN} .original_name {cpuregs[31][24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2781: set_db {pin:picorv32/cpuregs_reg[31][25]/Q} .original_name {cpuregs[31][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2782: set_db {pin:picorv32/cpuregs_reg[31][25]/QN} .original_name {cpuregs[31][25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2783: set_db {pin:picorv32/cpuregs_reg[31][26]/Q} .original_name {cpuregs[31][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2784: set_db {pin:picorv32/cpuregs_reg[31][26]/QN} .original_name {cpuregs[31][26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2785: set_db {pin:picorv32/cpuregs_reg[31][27]/Q} .original_name {cpuregs[31][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2786: set_db {pin:picorv32/cpuregs_reg[31][27]/QN} .original_name {cpuregs[31][27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2787: set_db {pin:picorv32/cpuregs_reg[31][28]/Q} .original_name {cpuregs[31][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2788: set_db {pin:picorv32/cpuregs_reg[31][28]/QN} .original_name {cpuregs[31][28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2789: set_db {pin:picorv32/cpuregs_reg[31][29]/Q} .original_name {cpuregs[31][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2790: set_db {pin:picorv32/cpuregs_reg[31][29]/QN} .original_name {cpuregs[31][29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2791: set_db {pin:picorv32/cpuregs_reg[31][30]/Q} .original_name {cpuregs[31][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2792: set_db {pin:picorv32/cpuregs_reg[31][30]/QN} .original_name {cpuregs[31][30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2793: set_db {pin:picorv32/cpuregs_reg[31][31]/Q} .original_name {cpuregs[31][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2794: set_db {pin:picorv32/cpuregs_reg[31][31]/QN} .original_name {cpuregs[31][31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2795: set_db {pin:picorv32/decoded_imm_j_reg[1]/Q} .original_name {decoded_imm_j[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2796: set_db {pin:picorv32/decoded_imm_j_reg[1]/QN} .original_name {decoded_imm_j[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2797: set_db {pin:picorv32/decoded_imm_j_reg[2]/Q} .original_name {decoded_imm_j[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2798: set_db {pin:picorv32/decoded_imm_j_reg[2]/QN} .original_name {decoded_imm_j[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2799: set_db {pin:picorv32/decoded_imm_j_reg[3]/Q} .original_name {decoded_imm_j[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2800: set_db {pin:picorv32/decoded_imm_j_reg[3]/QN} .original_name {decoded_imm_j[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2801: set_db {pin:picorv32/decoded_imm_j_reg[4]/Q} .original_name {decoded_imm_j[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2802: set_db {pin:picorv32/decoded_imm_j_reg[4]/QN} .original_name {decoded_imm_j[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2803: set_db {pin:picorv32/decoded_imm_j_reg[5]/Q} .original_name {decoded_imm_j[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2804: set_db {pin:picorv32/decoded_imm_j_reg[5]/QN} .original_name {decoded_imm_j[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2805: set_db {pin:picorv32/decoded_imm_j_reg[6]/Q} .original_name {decoded_imm_j[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2806: set_db {pin:picorv32/decoded_imm_j_reg[6]/QN} .original_name {decoded_imm_j[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2807: set_db {pin:picorv32/decoded_imm_j_reg[7]/Q} .original_name {decoded_imm_j[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2808: set_db {pin:picorv32/decoded_imm_j_reg[7]/QN} .original_name {decoded_imm_j[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2809: set_db {pin:picorv32/decoded_imm_j_reg[8]/Q} .original_name {decoded_imm_j[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2810: set_db {pin:picorv32/decoded_imm_j_reg[8]/QN} .original_name {decoded_imm_j[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2811: set_db {pin:picorv32/decoded_imm_j_reg[9]/Q} .original_name {decoded_imm_j[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2812: set_db {pin:picorv32/decoded_imm_j_reg[9]/QN} .original_name {decoded_imm_j[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2813: set_db {pin:picorv32/decoded_imm_j_reg[10]/Q} .original_name {decoded_imm_j[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2814: set_db {pin:picorv32/decoded_imm_j_reg[10]/QN} .original_name {decoded_imm_j[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2815: set_db {pin:picorv32/decoded_imm_j_reg[11]/Q} .original_name {decoded_imm_j[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2816: set_db {pin:picorv32/decoded_imm_j_reg[11]/QN} .original_name {decoded_imm_j[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2817: set_db {pin:picorv32/decoded_imm_j_reg[12]/Q} .original_name {decoded_imm_j[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2818: set_db {pin:picorv32/decoded_imm_j_reg[12]/QN} .original_name {decoded_imm_j[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2819: set_db {pin:picorv32/decoded_imm_j_reg[13]/Q} .original_name {decoded_imm_j[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2820: set_db {pin:picorv32/decoded_imm_j_reg[13]/QN} .original_name {decoded_imm_j[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2821: set_db {pin:picorv32/decoded_imm_j_reg[14]/Q} .original_name {decoded_imm_j[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2822: set_db {pin:picorv32/decoded_imm_j_reg[14]/QN} .original_name {decoded_imm_j[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2823: set_db {pin:picorv32/decoded_imm_j_reg[15]/Q} .original_name {decoded_imm_j[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2824: set_db {pin:picorv32/decoded_imm_j_reg[15]/QN} .original_name {decoded_imm_j[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2825: set_db {pin:picorv32/decoded_imm_j_reg[16]/Q} .original_name {decoded_imm_j[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2826: set_db {pin:picorv32/decoded_imm_j_reg[16]/QN} .original_name {decoded_imm_j[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2827: set_db {pin:picorv32/decoded_imm_j_reg[17]/Q} .original_name {decoded_imm_j[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2828: set_db {pin:picorv32/decoded_imm_j_reg[17]/QN} .original_name {decoded_imm_j[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2829: set_db {pin:picorv32/decoded_imm_j_reg[18]/Q} .original_name {decoded_imm_j[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2830: set_db {pin:picorv32/decoded_imm_j_reg[18]/QN} .original_name {decoded_imm_j[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2831: set_db {pin:picorv32/decoded_imm_j_reg[19]/Q} .original_name {decoded_imm_j[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2832: set_db {pin:picorv32/decoded_imm_j_reg[19]/QN} .original_name {decoded_imm_j[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2833: set_db {pin:picorv32/decoded_imm_j_reg[20]/Q} .original_name {decoded_imm_j[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2834: set_db {pin:picorv32/decoded_imm_j_reg[20]/QN} .original_name {decoded_imm_j[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2835: set_db {pin:picorv32/decoded_imm_reg[0]/Q} .original_name {decoded_imm[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2836: set_db {pin:picorv32/decoded_imm_reg[0]/QN} .original_name {decoded_imm[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2837: set_db {pin:picorv32/decoded_imm_reg[1]/Q} .original_name {decoded_imm[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2838: set_db {pin:picorv32/decoded_imm_reg[1]/QN} .original_name {decoded_imm[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2839: set_db {pin:picorv32/decoded_imm_reg[2]/Q} .original_name {decoded_imm[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2840: set_db {pin:picorv32/decoded_imm_reg[2]/QN} .original_name {decoded_imm[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2841: set_db {pin:picorv32/decoded_imm_reg[3]/Q} .original_name {decoded_imm[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2842: set_db {pin:picorv32/decoded_imm_reg[3]/QN} .original_name {decoded_imm[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2843: set_db {pin:picorv32/decoded_imm_reg[4]/Q} .original_name {decoded_imm[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2844: set_db {pin:picorv32/decoded_imm_reg[4]/QN} .original_name {decoded_imm[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2845: set_db {pin:picorv32/decoded_imm_reg[5]/Q} .original_name {decoded_imm[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2846: set_db {pin:picorv32/decoded_imm_reg[5]/QN} .original_name {decoded_imm[5]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2847: set_db {pin:picorv32/decoded_imm_reg[6]/Q} .original_name {decoded_imm[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2848: set_db {pin:picorv32/decoded_imm_reg[6]/QN} .original_name {decoded_imm[6]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2849: set_db {pin:picorv32/decoded_imm_reg[7]/Q} .original_name {decoded_imm[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2850: set_db {pin:picorv32/decoded_imm_reg[7]/QN} .original_name {decoded_imm[7]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2851: set_db {pin:picorv32/decoded_imm_reg[8]/Q} .original_name {decoded_imm[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2852: set_db {pin:picorv32/decoded_imm_reg[8]/QN} .original_name {decoded_imm[8]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2853: set_db {pin:picorv32/decoded_imm_reg[9]/Q} .original_name {decoded_imm[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2854: set_db {pin:picorv32/decoded_imm_reg[9]/QN} .original_name {decoded_imm[9]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2855: set_db {pin:picorv32/decoded_imm_reg[10]/Q} .original_name {decoded_imm[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2856: set_db {pin:picorv32/decoded_imm_reg[10]/QN} .original_name {decoded_imm[10]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2857: set_db {pin:picorv32/decoded_imm_reg[11]/Q} .original_name {decoded_imm[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2858: set_db {pin:picorv32/decoded_imm_reg[11]/QN} .original_name {decoded_imm[11]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2859: set_db {pin:picorv32/decoded_imm_reg[12]/Q} .original_name {decoded_imm[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2860: set_db {pin:picorv32/decoded_imm_reg[12]/QN} .original_name {decoded_imm[12]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2861: set_db {pin:picorv32/decoded_imm_reg[13]/Q} .original_name {decoded_imm[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2862: set_db {pin:picorv32/decoded_imm_reg[13]/QN} .original_name {decoded_imm[13]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2863: set_db {pin:picorv32/decoded_imm_reg[14]/Q} .original_name {decoded_imm[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2864: set_db {pin:picorv32/decoded_imm_reg[14]/QN} .original_name {decoded_imm[14]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2865: set_db {pin:picorv32/decoded_imm_reg[15]/Q} .original_name {decoded_imm[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2866: set_db {pin:picorv32/decoded_imm_reg[15]/QN} .original_name {decoded_imm[15]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2867: set_db {pin:picorv32/decoded_imm_reg[16]/Q} .original_name {decoded_imm[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2868: set_db {pin:picorv32/decoded_imm_reg[16]/QN} .original_name {decoded_imm[16]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2869: set_db {pin:picorv32/decoded_imm_reg[17]/Q} .original_name {decoded_imm[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2870: set_db {pin:picorv32/decoded_imm_reg[17]/QN} .original_name {decoded_imm[17]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2871: set_db {pin:picorv32/decoded_imm_reg[18]/Q} .original_name {decoded_imm[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2872: set_db {pin:picorv32/decoded_imm_reg[18]/QN} .original_name {decoded_imm[18]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2873: set_db {pin:picorv32/decoded_imm_reg[19]/Q} .original_name {decoded_imm[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2874: set_db {pin:picorv32/decoded_imm_reg[19]/QN} .original_name {decoded_imm[19]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2875: set_db {pin:picorv32/decoded_imm_reg[20]/Q} .original_name {decoded_imm[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2876: set_db {pin:picorv32/decoded_imm_reg[20]/QN} .original_name {decoded_imm[20]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2877: set_db {pin:picorv32/decoded_imm_reg[21]/Q} .original_name {decoded_imm[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2878: set_db {pin:picorv32/decoded_imm_reg[21]/QN} .original_name {decoded_imm[21]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2879: set_db {pin:picorv32/decoded_imm_reg[22]/Q} .original_name {decoded_imm[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2880: set_db {pin:picorv32/decoded_imm_reg[22]/QN} .original_name {decoded_imm[22]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2881: set_db {pin:picorv32/decoded_imm_reg[23]/Q} .original_name {decoded_imm[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2882: set_db {pin:picorv32/decoded_imm_reg[23]/QN} .original_name {decoded_imm[23]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2883: set_db {pin:picorv32/decoded_imm_reg[24]/Q} .original_name {decoded_imm[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2884: set_db {pin:picorv32/decoded_imm_reg[24]/QN} .original_name {decoded_imm[24]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2885: set_db {pin:picorv32/decoded_imm_reg[25]/Q} .original_name {decoded_imm[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2886: set_db {pin:picorv32/decoded_imm_reg[25]/QN} .original_name {decoded_imm[25]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2887: set_db {pin:picorv32/decoded_imm_reg[26]/Q} .original_name {decoded_imm[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2888: set_db {pin:picorv32/decoded_imm_reg[26]/QN} .original_name {decoded_imm[26]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2889: set_db {pin:picorv32/decoded_imm_reg[27]/Q} .original_name {decoded_imm[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2890: set_db {pin:picorv32/decoded_imm_reg[27]/QN} .original_name {decoded_imm[27]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2891: set_db {pin:picorv32/decoded_imm_reg[28]/Q} .original_name {decoded_imm[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2892: set_db {pin:picorv32/decoded_imm_reg[28]/QN} .original_name {decoded_imm[28]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2893: set_db {pin:picorv32/decoded_imm_reg[29]/Q} .original_name {decoded_imm[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2894: set_db {pin:picorv32/decoded_imm_reg[29]/QN} .original_name {decoded_imm[29]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2895: set_db {pin:picorv32/decoded_imm_reg[30]/Q} .original_name {decoded_imm[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2896: set_db {pin:picorv32/decoded_imm_reg[30]/QN} .original_name {decoded_imm[30]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2897: set_db {pin:picorv32/decoded_imm_reg[31]/Q} .original_name {decoded_imm[31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2898: set_db {pin:picorv32/decoded_imm_reg[31]/QN} .original_name {decoded_imm[31]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2899: set_db {pin:picorv32/decoded_rd_reg[0]/Q} .original_name {decoded_rd[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2900: set_db {pin:picorv32/decoded_rd_reg[0]/QN} .original_name {decoded_rd[0]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2901: set_db {pin:picorv32/decoded_rd_reg[1]/Q} .original_name {decoded_rd[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2902: set_db {pin:picorv32/decoded_rd_reg[1]/QN} .original_name {decoded_rd[1]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2903: set_db {pin:picorv32/decoded_rd_reg[2]/Q} .original_name {decoded_rd[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2904: set_db {pin:picorv32/decoded_rd_reg[2]/QN} .original_name {decoded_rd[2]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2905: set_db {pin:picorv32/decoded_rd_reg[3]/Q} .original_name {decoded_rd[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2906: set_db {pin:picorv32/decoded_rd_reg[3]/QN} .original_name {decoded_rd[3]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2907: set_db {pin:picorv32/decoded_rd_reg[4]/Q} .original_name {decoded_rd[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2908: set_db {pin:picorv32/decoded_rd_reg[4]/QN} .original_name {decoded_rd[4]/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2909: set_db pin:picorv32/decoder_pseudo_trigger_reg/Q .original_name {decoder_pseudo_trigger/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2910: set_db pin:picorv32/decoder_pseudo_trigger_reg/QN .original_name {decoder_pseudo_trigger/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2911: set_db pin:picorv32/decoder_trigger_reg/Q .original_name {decoder_trigger/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2912: set_db pin:picorv32/decoder_trigger_reg/QN .original_name {decoder_trigger/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2913: set_db pin:picorv32/instr_add_reg/Q .original_name {instr_add/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2914: set_db pin:picorv32/instr_add_reg/QN .original_name {instr_add/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2915: set_db pin:picorv32/instr_addi_reg/Q .original_name {instr_addi/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2916: set_db pin:picorv32/instr_addi_reg/QN .original_name {instr_addi/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2917: set_db pin:picorv32/instr_and_reg/Q .original_name {instr_and/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2918: set_db pin:picorv32/instr_and_reg/QN .original_name {instr_and/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2919: set_db pin:picorv32/instr_andi_reg/Q .original_name {instr_andi/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2920: set_db pin:picorv32/instr_andi_reg/QN .original_name {instr_andi/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2921: set_db pin:picorv32/instr_auipc_reg/Q .original_name {instr_auipc/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2922: set_db pin:picorv32/instr_auipc_reg/QN .original_name {instr_auipc/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2923: set_db pin:picorv32/instr_beq_reg/Q .original_name {instr_beq/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2924: set_db pin:picorv32/instr_beq_reg/QN .original_name {instr_beq/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2925: set_db pin:picorv32/instr_bge_reg/Q .original_name {instr_bge/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2926: set_db pin:picorv32/instr_bge_reg/QN .original_name {instr_bge/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2927: set_db pin:picorv32/instr_bgeu_reg/Q .original_name {instr_bgeu/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2928: set_db pin:picorv32/instr_bgeu_reg/QN .original_name {instr_bgeu/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2929: set_db pin:picorv32/instr_blt_reg/Q .original_name {instr_blt/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2930: set_db pin:picorv32/instr_blt_reg/QN .original_name {instr_blt/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2931: set_db pin:picorv32/instr_bltu_reg/Q .original_name {instr_bltu/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2932: set_db pin:picorv32/instr_bltu_reg/QN .original_name {instr_bltu/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2933: set_db pin:picorv32/instr_bne_reg/Q .original_name {instr_bne/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2934: set_db pin:picorv32/instr_bne_reg/QN .original_name {instr_bne/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2935: set_db pin:picorv32/instr_jal_reg/Q .original_name {instr_jal/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2936: set_db pin:picorv32/instr_jal_reg/QN .original_name {instr_jal/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2937: set_db pin:picorv32/instr_jalr_reg/Q .original_name {instr_jalr/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2938: set_db pin:picorv32/instr_jalr_reg/QN .original_name {instr_jalr/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2939: set_db pin:picorv32/instr_lb_reg/Q .original_name {instr_lb/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2940: set_db pin:picorv32/instr_lb_reg/QN .original_name {instr_lb/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2941: set_db pin:picorv32/instr_lbu_reg/Q .original_name {instr_lbu/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2942: set_db pin:picorv32/instr_lbu_reg/QN .original_name {instr_lbu/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2943: set_db pin:picorv32/instr_lh_reg/Q .original_name {instr_lh/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2944: set_db pin:picorv32/instr_lh_reg/QN .original_name {instr_lh/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2945: set_db pin:picorv32/instr_lhu_reg/Q .original_name {instr_lhu/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2946: set_db pin:picorv32/instr_lhu_reg/QN .original_name {instr_lhu/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2947: set_db pin:picorv32/instr_lui_reg/Q .original_name {instr_lui/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2948: set_db pin:picorv32/instr_lui_reg/QN .original_name {instr_lui/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2949: set_db pin:picorv32/instr_lw_reg/Q .original_name {instr_lw/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2950: set_db pin:picorv32/instr_lw_reg/QN .original_name {instr_lw/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2951: set_db pin:picorv32/instr_or_reg/Q .original_name {instr_or/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2952: set_db pin:picorv32/instr_or_reg/QN .original_name {instr_or/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2953: set_db pin:picorv32/instr_ori_reg/Q .original_name {instr_ori/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2954: set_db pin:picorv32/instr_ori_reg/QN .original_name {instr_ori/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2955: set_db pin:picorv32/instr_rdcycle_reg/Q .original_name {instr_rdcycle/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2956: set_db pin:picorv32/instr_rdcycle_reg/QN .original_name {instr_rdcycle/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2957: set_db pin:picorv32/instr_rdcycleh_reg/Q .original_name {instr_rdcycleh/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2958: set_db pin:picorv32/instr_rdcycleh_reg/QN .original_name {instr_rdcycleh/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2959: set_db pin:picorv32/instr_rdinstr_reg/Q .original_name {instr_rdinstr/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2960: set_db pin:picorv32/instr_rdinstr_reg/QN .original_name {instr_rdinstr/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2961: set_db pin:picorv32/instr_rdinstrh_reg/Q .original_name {instr_rdinstrh/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2962: set_db pin:picorv32/instr_rdinstrh_reg/QN .original_name {instr_rdinstrh/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2963: set_db pin:picorv32/instr_sb_reg/Q .original_name {instr_sb/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2964: set_db pin:picorv32/instr_sb_reg/QN .original_name {instr_sb/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2965: set_db pin:picorv32/instr_sh_reg/Q .original_name {instr_sh/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2966: set_db pin:picorv32/instr_sh_reg/QN .original_name {instr_sh/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2967: set_db pin:picorv32/instr_sll_reg/Q .original_name {instr_sll/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2968: set_db pin:picorv32/instr_sll_reg/QN .original_name {instr_sll/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2969: set_db pin:picorv32/instr_slli_reg/Q .original_name {instr_slli/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2970: set_db pin:picorv32/instr_slli_reg/QN .original_name {instr_slli/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2971: set_db pin:picorv32/instr_slt_reg/Q .original_name {instr_slt/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2972: set_db pin:picorv32/instr_slt_reg/QN .original_name {instr_slt/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2973: set_db pin:picorv32/instr_slti_reg/Q .original_name {instr_slti/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2974: set_db pin:picorv32/instr_slti_reg/QN .original_name {instr_slti/q}
[03/14 19:03:03     29s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2975: set_db pin:picorv32/instr_sltiu_reg/Q .original_name {instr_sltiu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2976: set_db pin:picorv32/instr_sltiu_reg/QN .original_name {instr_sltiu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2977: set_db pin:picorv32/instr_sltu_reg/Q .original_name {instr_sltu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2978: set_db pin:picorv32/instr_sltu_reg/QN .original_name {instr_sltu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2979: set_db pin:picorv32/instr_sra_reg/Q .original_name {instr_sra/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2980: set_db pin:picorv32/instr_sra_reg/QN .original_name {instr_sra/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2981: set_db pin:picorv32/instr_srai_reg/Q .original_name {instr_srai/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2982: set_db pin:picorv32/instr_srai_reg/QN .original_name {instr_srai/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2983: set_db pin:picorv32/instr_srl_reg/Q .original_name {instr_srl/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2984: set_db pin:picorv32/instr_srl_reg/QN .original_name {instr_srl/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2985: set_db pin:picorv32/instr_srli_reg/Q .original_name {instr_srli/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2986: set_db pin:picorv32/instr_srli_reg/QN .original_name {instr_srli/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2987: set_db pin:picorv32/instr_sub_reg/Q .original_name {instr_sub/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2988: set_db pin:picorv32/instr_sub_reg/QN .original_name {instr_sub/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2989: set_db pin:picorv32/instr_sw_reg/Q .original_name {instr_sw/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2990: set_db pin:picorv32/instr_sw_reg/QN .original_name {instr_sw/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2991: set_db pin:picorv32/instr_xor_reg/Q .original_name {instr_xor/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2992: set_db pin:picorv32/instr_xor_reg/QN .original_name {instr_xor/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2993: set_db pin:picorv32/instr_xori_reg/Q .original_name {instr_xori/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2994: set_db pin:picorv32/instr_xori_reg/QN .original_name {instr_xori/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2995: set_db pin:picorv32/is_alu_reg_imm_reg/Q .original_name {is_alu_reg_imm/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2996: set_db pin:picorv32/is_alu_reg_imm_reg/QN .original_name {is_alu_reg_imm/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2997: set_db pin:picorv32/is_alu_reg_reg_reg/Q .original_name {is_alu_reg_reg/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2998: set_db pin:picorv32/is_alu_reg_reg_reg/QN .original_name {is_alu_reg_reg/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 2999: set_db pin:picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg/Q .original_name {is_beq_bne_blt_bge_bltu_bgeu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3000: set_db pin:picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg/QN .original_name {is_beq_bne_blt_bge_bltu_bgeu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3001: set_db pin:picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_reg/Q .original_name {is_jalr_addi_slti_sltiu_xori_ori_andi/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3002: set_db pin:picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_reg/QN .original_name {is_jalr_addi_slti_sltiu_xori_ori_andi/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3003: set_db pin:picorv32/is_lb_lh_lw_lbu_lhu_reg/Q .original_name {is_lb_lh_lw_lbu_lhu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3004: set_db pin:picorv32/is_lb_lh_lw_lbu_lhu_reg/QN .original_name {is_lb_lh_lw_lbu_lhu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3005: set_db pin:picorv32/is_sb_sh_sw_reg/Q .original_name {is_sb_sh_sw/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3006: set_db pin:picorv32/is_sb_sh_sw_reg/QN .original_name {is_sb_sh_sw/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3007: set_db pin:picorv32/is_sll_srl_sra_reg/Q .original_name {is_sll_srl_sra/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3008: set_db pin:picorv32/is_sll_srl_sra_reg/QN .original_name {is_sll_srl_sra/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3009: set_db pin:picorv32/is_slli_srli_srai_reg/Q .original_name {is_slli_srli_srai/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3010: set_db pin:picorv32/is_slli_srli_srai_reg/QN .original_name {is_slli_srli_srai/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3011: set_db pin:picorv32/is_sltiu_bltu_sltu_reg/Q .original_name {is_sltiu_bltu_sltu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3012: set_db pin:picorv32/is_sltiu_bltu_sltu_reg/QN .original_name {is_sltiu_bltu_sltu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3013: set_db pin:picorv32/latched_branch_reg/Q .original_name {latched_branch/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3014: set_db pin:picorv32/latched_branch_reg/QN .original_name {latched_branch/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3015: set_db pin:picorv32/latched_is_lb_reg/Q .original_name {latched_is_lb/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3016: set_db pin:picorv32/latched_is_lb_reg/QN .original_name {latched_is_lb/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3017: set_db pin:picorv32/latched_is_lh_reg/Q .original_name {latched_is_lh/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3018: set_db pin:picorv32/latched_is_lh_reg/QN .original_name {latched_is_lh/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3019: set_db pin:picorv32/latched_is_lu_reg/Q .original_name {latched_is_lu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3020: set_db pin:picorv32/latched_is_lu_reg/QN .original_name {latched_is_lu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3021: set_db {pin:picorv32/latched_rd_reg[0]/Q} .original_name {latched_rd[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3022: set_db {pin:picorv32/latched_rd_reg[0]/QN} .original_name {latched_rd[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3023: set_db {pin:picorv32/latched_rd_reg[1]/Q} .original_name {latched_rd[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3024: set_db {pin:picorv32/latched_rd_reg[1]/QN} .original_name {latched_rd[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3025: set_db {pin:picorv32/latched_rd_reg[2]/Q} .original_name {latched_rd[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3026: set_db {pin:picorv32/latched_rd_reg[2]/QN} .original_name {latched_rd[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3027: set_db {pin:picorv32/latched_rd_reg[3]/Q} .original_name {latched_rd[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3028: set_db {pin:picorv32/latched_rd_reg[3]/QN} .original_name {latched_rd[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3029: set_db {pin:picorv32/latched_rd_reg[4]/Q} .original_name {latched_rd[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3030: set_db {pin:picorv32/latched_rd_reg[4]/QN} .original_name {latched_rd[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3031: set_db pin:picorv32/latched_stalu_reg/Q .original_name {latched_stalu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3032: set_db pin:picorv32/latched_stalu_reg/QN .original_name {latched_stalu/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3033: set_db pin:picorv32/latched_store_reg/Q .original_name {latched_store/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3034: set_db pin:picorv32/latched_store_reg/QN .original_name {latched_store/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3035: set_db {pin:picorv32/mem_addr_reg[2]/Q} .original_name {mem_addr[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3036: set_db {pin:picorv32/mem_addr_reg[2]/QN} .original_name {mem_addr[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3037: set_db {pin:picorv32/mem_addr_reg[3]/Q} .original_name {mem_addr[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3038: set_db {pin:picorv32/mem_addr_reg[3]/QN} .original_name {mem_addr[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3039: set_db {pin:picorv32/mem_addr_reg[4]/Q} .original_name {mem_addr[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3040: set_db {pin:picorv32/mem_addr_reg[4]/QN} .original_name {mem_addr[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3041: set_db {pin:picorv32/mem_addr_reg[5]/Q} .original_name {mem_addr[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3042: set_db {pin:picorv32/mem_addr_reg[5]/QN} .original_name {mem_addr[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3043: set_db {pin:picorv32/mem_addr_reg[6]/Q} .original_name {mem_addr[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3044: set_db {pin:picorv32/mem_addr_reg[6]/QN} .original_name {mem_addr[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3045: set_db {pin:picorv32/mem_addr_reg[7]/Q} .original_name {mem_addr[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3046: set_db {pin:picorv32/mem_addr_reg[7]/QN} .original_name {mem_addr[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3047: set_db {pin:picorv32/mem_addr_reg[8]/Q} .original_name {mem_addr[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3048: set_db {pin:picorv32/mem_addr_reg[8]/QN} .original_name {mem_addr[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3049: set_db {pin:picorv32/mem_addr_reg[9]/Q} .original_name {mem_addr[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3050: set_db {pin:picorv32/mem_addr_reg[9]/QN} .original_name {mem_addr[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3051: set_db {pin:picorv32/mem_addr_reg[10]/Q} .original_name {mem_addr[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3052: set_db {pin:picorv32/mem_addr_reg[10]/QN} .original_name {mem_addr[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3053: set_db {pin:picorv32/mem_addr_reg[11]/Q} .original_name {mem_addr[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3054: set_db {pin:picorv32/mem_addr_reg[11]/QN} .original_name {mem_addr[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3055: set_db {pin:picorv32/mem_addr_reg[12]/Q} .original_name {mem_addr[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3056: set_db {pin:picorv32/mem_addr_reg[12]/QN} .original_name {mem_addr[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3057: set_db {pin:picorv32/mem_addr_reg[13]/Q} .original_name {mem_addr[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3058: set_db {pin:picorv32/mem_addr_reg[13]/QN} .original_name {mem_addr[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3059: set_db {pin:picorv32/mem_addr_reg[14]/Q} .original_name {mem_addr[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3060: set_db {pin:picorv32/mem_addr_reg[14]/QN} .original_name {mem_addr[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3061: set_db {pin:picorv32/mem_addr_reg[15]/Q} .original_name {mem_addr[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3062: set_db {pin:picorv32/mem_addr_reg[15]/QN} .original_name {mem_addr[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3063: set_db {pin:picorv32/mem_addr_reg[16]/Q} .original_name {mem_addr[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3064: set_db {pin:picorv32/mem_addr_reg[16]/QN} .original_name {mem_addr[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3065: set_db {pin:picorv32/mem_addr_reg[17]/Q} .original_name {mem_addr[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3066: set_db {pin:picorv32/mem_addr_reg[17]/QN} .original_name {mem_addr[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3067: set_db {pin:picorv32/mem_addr_reg[18]/Q} .original_name {mem_addr[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3068: set_db {pin:picorv32/mem_addr_reg[18]/QN} .original_name {mem_addr[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3069: set_db {pin:picorv32/mem_addr_reg[19]/Q} .original_name {mem_addr[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3070: set_db {pin:picorv32/mem_addr_reg[19]/QN} .original_name {mem_addr[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3071: set_db {pin:picorv32/mem_addr_reg[20]/Q} .original_name {mem_addr[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3072: set_db {pin:picorv32/mem_addr_reg[20]/QN} .original_name {mem_addr[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3073: set_db {pin:picorv32/mem_addr_reg[21]/Q} .original_name {mem_addr[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3074: set_db {pin:picorv32/mem_addr_reg[21]/QN} .original_name {mem_addr[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3075: set_db {pin:picorv32/mem_addr_reg[22]/Q} .original_name {mem_addr[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3076: set_db {pin:picorv32/mem_addr_reg[22]/QN} .original_name {mem_addr[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3077: set_db {pin:picorv32/mem_addr_reg[23]/Q} .original_name {mem_addr[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3078: set_db {pin:picorv32/mem_addr_reg[23]/QN} .original_name {mem_addr[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3079: set_db {pin:picorv32/mem_addr_reg[24]/Q} .original_name {mem_addr[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3080: set_db {pin:picorv32/mem_addr_reg[24]/QN} .original_name {mem_addr[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3081: set_db {pin:picorv32/mem_addr_reg[25]/Q} .original_name {mem_addr[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3082: set_db {pin:picorv32/mem_addr_reg[25]/QN} .original_name {mem_addr[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3083: set_db {pin:picorv32/mem_addr_reg[26]/Q} .original_name {mem_addr[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3084: set_db {pin:picorv32/mem_addr_reg[26]/QN} .original_name {mem_addr[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3085: set_db {pin:picorv32/mem_addr_reg[27]/Q} .original_name {mem_addr[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3086: set_db {pin:picorv32/mem_addr_reg[27]/QN} .original_name {mem_addr[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3087: set_db {pin:picorv32/mem_addr_reg[28]/Q} .original_name {mem_addr[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3088: set_db {pin:picorv32/mem_addr_reg[28]/QN} .original_name {mem_addr[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3089: set_db {pin:picorv32/mem_addr_reg[29]/Q} .original_name {mem_addr[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3090: set_db {pin:picorv32/mem_addr_reg[29]/QN} .original_name {mem_addr[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3091: set_db {pin:picorv32/mem_addr_reg[30]/Q} .original_name {mem_addr[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3092: set_db {pin:picorv32/mem_addr_reg[30]/QN} .original_name {mem_addr[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3093: set_db {pin:picorv32/mem_addr_reg[31]/Q} .original_name {mem_addr[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3094: set_db {pin:picorv32/mem_addr_reg[31]/QN} .original_name {mem_addr[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3095: set_db pin:picorv32/mem_do_prefetch_reg/Q .original_name {mem_do_prefetch/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3096: set_db pin:picorv32/mem_do_prefetch_reg/QN .original_name {mem_do_prefetch/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3097: set_db pin:picorv32/mem_do_rdata_reg/Q .original_name {mem_do_rdata/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3098: set_db pin:picorv32/mem_do_rdata_reg/QN .original_name {mem_do_rdata/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3099: set_db pin:picorv32/mem_do_rinst_reg/Q .original_name {mem_do_rinst/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3100: set_db pin:picorv32/mem_do_rinst_reg/QN .original_name {mem_do_rinst/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3101: set_db pin:picorv32/mem_do_wdata_reg/Q .original_name {mem_do_wdata/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3102: set_db pin:picorv32/mem_do_wdata_reg/QN .original_name {mem_do_wdata/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3103: set_db pin:picorv32/mem_instr_reg/Q .original_name {mem_instr/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3104: set_db pin:picorv32/mem_instr_reg/QN .original_name {mem_instr/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3105: set_db {pin:picorv32/mem_rdata_q_reg[0]/Q} .original_name {mem_rdata_q[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3106: set_db {pin:picorv32/mem_rdata_q_reg[0]/QN} .original_name {mem_rdata_q[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3107: set_db {pin:picorv32/mem_rdata_q_reg[1]/Q} .original_name {mem_rdata_q[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3108: set_db {pin:picorv32/mem_rdata_q_reg[1]/QN} .original_name {mem_rdata_q[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3109: set_db {pin:picorv32/mem_rdata_q_reg[2]/Q} .original_name {mem_rdata_q[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3110: set_db {pin:picorv32/mem_rdata_q_reg[2]/QN} .original_name {mem_rdata_q[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3111: set_db {pin:picorv32/mem_rdata_q_reg[3]/Q} .original_name {mem_rdata_q[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3112: set_db {pin:picorv32/mem_rdata_q_reg[3]/QN} .original_name {mem_rdata_q[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3113: set_db {pin:picorv32/mem_rdata_q_reg[4]/Q} .original_name {mem_rdata_q[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3114: set_db {pin:picorv32/mem_rdata_q_reg[4]/QN} .original_name {mem_rdata_q[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3115: set_db {pin:picorv32/mem_rdata_q_reg[5]/Q} .original_name {mem_rdata_q[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3116: set_db {pin:picorv32/mem_rdata_q_reg[5]/QN} .original_name {mem_rdata_q[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3117: set_db {pin:picorv32/mem_rdata_q_reg[6]/Q} .original_name {mem_rdata_q[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3118: set_db {pin:picorv32/mem_rdata_q_reg[6]/QN} .original_name {mem_rdata_q[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3119: set_db {pin:picorv32/mem_rdata_q_reg[7]/Q} .original_name {mem_rdata_q[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3120: set_db {pin:picorv32/mem_rdata_q_reg[7]/QN} .original_name {mem_rdata_q[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3121: set_db {pin:picorv32/mem_rdata_q_reg[8]/Q} .original_name {mem_rdata_q[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3122: set_db {pin:picorv32/mem_rdata_q_reg[8]/QN} .original_name {mem_rdata_q[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3123: set_db {pin:picorv32/mem_rdata_q_reg[9]/Q} .original_name {mem_rdata_q[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3124: set_db {pin:picorv32/mem_rdata_q_reg[9]/QN} .original_name {mem_rdata_q[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3125: set_db {pin:picorv32/mem_rdata_q_reg[10]/Q} .original_name {mem_rdata_q[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3126: set_db {pin:picorv32/mem_rdata_q_reg[10]/QN} .original_name {mem_rdata_q[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3127: set_db {pin:picorv32/mem_rdata_q_reg[11]/Q} .original_name {mem_rdata_q[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3128: set_db {pin:picorv32/mem_rdata_q_reg[11]/QN} .original_name {mem_rdata_q[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3129: set_db {pin:picorv32/mem_rdata_q_reg[12]/Q} .original_name {mem_rdata_q[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3130: set_db {pin:picorv32/mem_rdata_q_reg[12]/QN} .original_name {mem_rdata_q[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3131: set_db {pin:picorv32/mem_rdata_q_reg[13]/Q} .original_name {mem_rdata_q[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3132: set_db {pin:picorv32/mem_rdata_q_reg[13]/QN} .original_name {mem_rdata_q[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3133: set_db {pin:picorv32/mem_rdata_q_reg[14]/Q} .original_name {mem_rdata_q[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3134: set_db {pin:picorv32/mem_rdata_q_reg[14]/QN} .original_name {mem_rdata_q[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3135: set_db {pin:picorv32/mem_rdata_q_reg[15]/Q} .original_name {mem_rdata_q[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3136: set_db {pin:picorv32/mem_rdata_q_reg[15]/QN} .original_name {mem_rdata_q[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3137: set_db {pin:picorv32/mem_rdata_q_reg[16]/Q} .original_name {mem_rdata_q[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3138: set_db {pin:picorv32/mem_rdata_q_reg[16]/QN} .original_name {mem_rdata_q[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3139: set_db {pin:picorv32/mem_rdata_q_reg[17]/Q} .original_name {mem_rdata_q[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3140: set_db {pin:picorv32/mem_rdata_q_reg[17]/QN} .original_name {mem_rdata_q[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3141: set_db {pin:picorv32/mem_rdata_q_reg[18]/Q} .original_name {mem_rdata_q[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3142: set_db {pin:picorv32/mem_rdata_q_reg[18]/QN} .original_name {mem_rdata_q[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3143: set_db {pin:picorv32/mem_rdata_q_reg[19]/Q} .original_name {mem_rdata_q[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3144: set_db {pin:picorv32/mem_rdata_q_reg[19]/QN} .original_name {mem_rdata_q[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3145: set_db {pin:picorv32/mem_rdata_q_reg[20]/Q} .original_name {mem_rdata_q[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3146: set_db {pin:picorv32/mem_rdata_q_reg[20]/QN} .original_name {mem_rdata_q[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3147: set_db {pin:picorv32/mem_rdata_q_reg[21]/Q} .original_name {mem_rdata_q[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3148: set_db {pin:picorv32/mem_rdata_q_reg[21]/QN} .original_name {mem_rdata_q[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3149: set_db {pin:picorv32/mem_rdata_q_reg[22]/Q} .original_name {mem_rdata_q[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3150: set_db {pin:picorv32/mem_rdata_q_reg[22]/QN} .original_name {mem_rdata_q[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3151: set_db {pin:picorv32/mem_rdata_q_reg[23]/Q} .original_name {mem_rdata_q[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3152: set_db {pin:picorv32/mem_rdata_q_reg[23]/QN} .original_name {mem_rdata_q[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3153: set_db {pin:picorv32/mem_rdata_q_reg[24]/Q} .original_name {mem_rdata_q[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3154: set_db {pin:picorv32/mem_rdata_q_reg[24]/QN} .original_name {mem_rdata_q[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3155: set_db {pin:picorv32/mem_rdata_q_reg[25]/Q} .original_name {mem_rdata_q[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3156: set_db {pin:picorv32/mem_rdata_q_reg[25]/QN} .original_name {mem_rdata_q[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3157: set_db {pin:picorv32/mem_rdata_q_reg[26]/Q} .original_name {mem_rdata_q[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3158: set_db {pin:picorv32/mem_rdata_q_reg[26]/QN} .original_name {mem_rdata_q[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3159: set_db {pin:picorv32/mem_rdata_q_reg[27]/Q} .original_name {mem_rdata_q[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3160: set_db {pin:picorv32/mem_rdata_q_reg[27]/QN} .original_name {mem_rdata_q[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3161: set_db {pin:picorv32/mem_rdata_q_reg[28]/Q} .original_name {mem_rdata_q[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3162: set_db {pin:picorv32/mem_rdata_q_reg[28]/QN} .original_name {mem_rdata_q[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3163: set_db {pin:picorv32/mem_rdata_q_reg[29]/Q} .original_name {mem_rdata_q[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3164: set_db {pin:picorv32/mem_rdata_q_reg[29]/QN} .original_name {mem_rdata_q[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3165: set_db {pin:picorv32/mem_rdata_q_reg[30]/Q} .original_name {mem_rdata_q[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3166: set_db {pin:picorv32/mem_rdata_q_reg[30]/QN} .original_name {mem_rdata_q[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3167: set_db {pin:picorv32/mem_rdata_q_reg[31]/Q} .original_name {mem_rdata_q[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3168: set_db {pin:picorv32/mem_rdata_q_reg[31]/QN} .original_name {mem_rdata_q[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3169: set_db {pin:picorv32/mem_state_reg[0]/Q} .original_name {mem_state[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3170: set_db {pin:picorv32/mem_state_reg[0]/QN} .original_name {mem_state[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3171: set_db {pin:picorv32/mem_state_reg[1]/Q} .original_name {mem_state[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3172: set_db {pin:picorv32/mem_state_reg[1]/QN} .original_name {mem_state[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3173: set_db pin:picorv32/mem_valid_reg/Q .original_name {mem_valid/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3174: set_db pin:picorv32/mem_valid_reg/QN .original_name {mem_valid/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3175: set_db {pin:picorv32/mem_wdata_reg[0]/Q} .original_name {mem_wdata[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3176: set_db {pin:picorv32/mem_wdata_reg[0]/QN} .original_name {mem_wdata[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3177: set_db {pin:picorv32/mem_wdata_reg[1]/Q} .original_name {mem_wdata[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3178: set_db {pin:picorv32/mem_wdata_reg[1]/QN} .original_name {mem_wdata[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3179: set_db {pin:picorv32/mem_wdata_reg[2]/Q} .original_name {mem_wdata[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3180: set_db {pin:picorv32/mem_wdata_reg[2]/QN} .original_name {mem_wdata[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3181: set_db {pin:picorv32/mem_wdata_reg[3]/Q} .original_name {mem_wdata[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3182: set_db {pin:picorv32/mem_wdata_reg[3]/QN} .original_name {mem_wdata[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3183: set_db {pin:picorv32/mem_wdata_reg[4]/Q} .original_name {mem_wdata[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3184: set_db {pin:picorv32/mem_wdata_reg[4]/QN} .original_name {mem_wdata[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3185: set_db {pin:picorv32/mem_wdata_reg[5]/Q} .original_name {mem_wdata[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3186: set_db {pin:picorv32/mem_wdata_reg[5]/QN} .original_name {mem_wdata[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3187: set_db {pin:picorv32/mem_wdata_reg[6]/Q} .original_name {mem_wdata[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3188: set_db {pin:picorv32/mem_wdata_reg[6]/QN} .original_name {mem_wdata[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3189: set_db {pin:picorv32/mem_wdata_reg[7]/Q} .original_name {mem_wdata[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3190: set_db {pin:picorv32/mem_wdata_reg[7]/QN} .original_name {mem_wdata[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3191: set_db {pin:picorv32/mem_wdata_reg[8]/Q} .original_name {mem_wdata[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3192: set_db {pin:picorv32/mem_wdata_reg[8]/QN} .original_name {mem_wdata[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3193: set_db {pin:picorv32/mem_wdata_reg[9]/Q} .original_name {mem_wdata[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3194: set_db {pin:picorv32/mem_wdata_reg[9]/QN} .original_name {mem_wdata[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3195: set_db {pin:picorv32/mem_wdata_reg[10]/Q} .original_name {mem_wdata[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3196: set_db {pin:picorv32/mem_wdata_reg[10]/QN} .original_name {mem_wdata[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3197: set_db {pin:picorv32/mem_wdata_reg[11]/Q} .original_name {mem_wdata[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3198: set_db {pin:picorv32/mem_wdata_reg[11]/QN} .original_name {mem_wdata[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3199: set_db {pin:picorv32/mem_wdata_reg[12]/Q} .original_name {mem_wdata[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3200: set_db {pin:picorv32/mem_wdata_reg[12]/QN} .original_name {mem_wdata[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3201: set_db {pin:picorv32/mem_wdata_reg[13]/Q} .original_name {mem_wdata[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3202: set_db {pin:picorv32/mem_wdata_reg[13]/QN} .original_name {mem_wdata[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3203: set_db {pin:picorv32/mem_wdata_reg[14]/Q} .original_name {mem_wdata[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3204: set_db {pin:picorv32/mem_wdata_reg[14]/QN} .original_name {mem_wdata[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3205: set_db {pin:picorv32/mem_wdata_reg[15]/Q} .original_name {mem_wdata[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3206: set_db {pin:picorv32/mem_wdata_reg[15]/QN} .original_name {mem_wdata[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3207: set_db {pin:picorv32/mem_wdata_reg[16]/Q} .original_name {mem_wdata[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3208: set_db {pin:picorv32/mem_wdata_reg[16]/QN} .original_name {mem_wdata[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3209: set_db {pin:picorv32/mem_wdata_reg[17]/Q} .original_name {mem_wdata[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3210: set_db {pin:picorv32/mem_wdata_reg[17]/QN} .original_name {mem_wdata[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3211: set_db {pin:picorv32/mem_wdata_reg[18]/Q} .original_name {mem_wdata[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3212: set_db {pin:picorv32/mem_wdata_reg[18]/QN} .original_name {mem_wdata[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3213: set_db {pin:picorv32/mem_wdata_reg[19]/Q} .original_name {mem_wdata[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3214: set_db {pin:picorv32/mem_wdata_reg[19]/QN} .original_name {mem_wdata[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3215: set_db {pin:picorv32/mem_wdata_reg[20]/Q} .original_name {mem_wdata[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3216: set_db {pin:picorv32/mem_wdata_reg[20]/QN} .original_name {mem_wdata[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3217: set_db {pin:picorv32/mem_wdata_reg[21]/Q} .original_name {mem_wdata[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3218: set_db {pin:picorv32/mem_wdata_reg[21]/QN} .original_name {mem_wdata[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3219: set_db {pin:picorv32/mem_wdata_reg[22]/Q} .original_name {mem_wdata[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3220: set_db {pin:picorv32/mem_wdata_reg[22]/QN} .original_name {mem_wdata[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3221: set_db {pin:picorv32/mem_wdata_reg[23]/Q} .original_name {mem_wdata[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3222: set_db {pin:picorv32/mem_wdata_reg[23]/QN} .original_name {mem_wdata[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3223: set_db {pin:picorv32/mem_wdata_reg[24]/Q} .original_name {mem_wdata[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3224: set_db {pin:picorv32/mem_wdata_reg[24]/QN} .original_name {mem_wdata[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3225: set_db {pin:picorv32/mem_wdata_reg[25]/Q} .original_name {mem_wdata[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3226: set_db {pin:picorv32/mem_wdata_reg[25]/QN} .original_name {mem_wdata[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3227: set_db {pin:picorv32/mem_wdata_reg[26]/Q} .original_name {mem_wdata[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3228: set_db {pin:picorv32/mem_wdata_reg[26]/QN} .original_name {mem_wdata[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3229: set_db {pin:picorv32/mem_wdata_reg[27]/Q} .original_name {mem_wdata[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3230: set_db {pin:picorv32/mem_wdata_reg[27]/QN} .original_name {mem_wdata[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3231: set_db {pin:picorv32/mem_wdata_reg[28]/Q} .original_name {mem_wdata[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3232: set_db {pin:picorv32/mem_wdata_reg[28]/QN} .original_name {mem_wdata[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3233: set_db {pin:picorv32/mem_wdata_reg[29]/Q} .original_name {mem_wdata[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3234: set_db {pin:picorv32/mem_wdata_reg[29]/QN} .original_name {mem_wdata[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3235: set_db {pin:picorv32/mem_wdata_reg[30]/Q} .original_name {mem_wdata[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3236: set_db {pin:picorv32/mem_wdata_reg[30]/QN} .original_name {mem_wdata[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3237: set_db {pin:picorv32/mem_wdata_reg[31]/Q} .original_name {mem_wdata[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3238: set_db {pin:picorv32/mem_wdata_reg[31]/QN} .original_name {mem_wdata[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3239: set_db {pin:picorv32/mem_wordsize_reg[0]/Q} .original_name {mem_wordsize[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3240: set_db {pin:picorv32/mem_wordsize_reg[0]/QN} .original_name {mem_wordsize[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3241: set_db {pin:picorv32/mem_wordsize_reg[1]/Q} .original_name {mem_wordsize[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3242: set_db {pin:picorv32/mem_wordsize_reg[1]/QN} .original_name {mem_wordsize[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3243: set_db {pin:picorv32/mem_wstrb_reg[0]/Q} .original_name {mem_wstrb[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3244: set_db {pin:picorv32/mem_wstrb_reg[0]/QN} .original_name {mem_wstrb[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3245: set_db {pin:picorv32/mem_wstrb_reg[1]/Q} .original_name {mem_wstrb[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3246: set_db {pin:picorv32/mem_wstrb_reg[1]/QN} .original_name {mem_wstrb[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3247: set_db {pin:picorv32/mem_wstrb_reg[2]/Q} .original_name {mem_wstrb[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3248: set_db {pin:picorv32/mem_wstrb_reg[2]/QN} .original_name {mem_wstrb[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3249: set_db {pin:picorv32/mem_wstrb_reg[3]/Q} .original_name {mem_wstrb[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3250: set_db {pin:picorv32/mem_wstrb_reg[3]/QN} .original_name {mem_wstrb[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3251: set_db {pin:picorv32/reg_next_pc_reg[1]/Q} .original_name {reg_next_pc[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3252: set_db {pin:picorv32/reg_next_pc_reg[1]/QN} .original_name {reg_next_pc[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3253: set_db {pin:picorv32/reg_next_pc_reg[2]/Q} .original_name {reg_next_pc[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3254: set_db {pin:picorv32/reg_next_pc_reg[2]/QN} .original_name {reg_next_pc[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3255: set_db {pin:picorv32/reg_next_pc_reg[3]/Q} .original_name {reg_next_pc[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3256: set_db {pin:picorv32/reg_next_pc_reg[3]/QN} .original_name {reg_next_pc[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3257: set_db {pin:picorv32/reg_next_pc_reg[4]/Q} .original_name {reg_next_pc[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3258: set_db {pin:picorv32/reg_next_pc_reg[4]/QN} .original_name {reg_next_pc[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3259: set_db {pin:picorv32/reg_next_pc_reg[5]/Q} .original_name {reg_next_pc[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3260: set_db {pin:picorv32/reg_next_pc_reg[5]/QN} .original_name {reg_next_pc[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3261: set_db {pin:picorv32/reg_next_pc_reg[6]/Q} .original_name {reg_next_pc[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3262: set_db {pin:picorv32/reg_next_pc_reg[6]/QN} .original_name {reg_next_pc[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3263: set_db {pin:picorv32/reg_next_pc_reg[7]/Q} .original_name {reg_next_pc[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3264: set_db {pin:picorv32/reg_next_pc_reg[7]/QN} .original_name {reg_next_pc[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3265: set_db {pin:picorv32/reg_next_pc_reg[8]/Q} .original_name {reg_next_pc[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3266: set_db {pin:picorv32/reg_next_pc_reg[8]/QN} .original_name {reg_next_pc[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3267: set_db {pin:picorv32/reg_next_pc_reg[9]/Q} .original_name {reg_next_pc[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3268: set_db {pin:picorv32/reg_next_pc_reg[9]/QN} .original_name {reg_next_pc[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3269: set_db {pin:picorv32/reg_next_pc_reg[10]/Q} .original_name {reg_next_pc[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3270: set_db {pin:picorv32/reg_next_pc_reg[10]/QN} .original_name {reg_next_pc[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3271: set_db {pin:picorv32/reg_next_pc_reg[11]/Q} .original_name {reg_next_pc[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3272: set_db {pin:picorv32/reg_next_pc_reg[11]/QN} .original_name {reg_next_pc[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3273: set_db {pin:picorv32/reg_next_pc_reg[12]/Q} .original_name {reg_next_pc[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3274: set_db {pin:picorv32/reg_next_pc_reg[12]/QN} .original_name {reg_next_pc[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3275: set_db {pin:picorv32/reg_next_pc_reg[13]/Q} .original_name {reg_next_pc[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3276: set_db {pin:picorv32/reg_next_pc_reg[13]/QN} .original_name {reg_next_pc[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3277: set_db {pin:picorv32/reg_next_pc_reg[14]/Q} .original_name {reg_next_pc[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3278: set_db {pin:picorv32/reg_next_pc_reg[14]/QN} .original_name {reg_next_pc[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3279: set_db {pin:picorv32/reg_next_pc_reg[15]/Q} .original_name {reg_next_pc[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3280: set_db {pin:picorv32/reg_next_pc_reg[15]/QN} .original_name {reg_next_pc[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3281: set_db {pin:picorv32/reg_next_pc_reg[16]/Q} .original_name {reg_next_pc[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3282: set_db {pin:picorv32/reg_next_pc_reg[16]/QN} .original_name {reg_next_pc[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3283: set_db {pin:picorv32/reg_next_pc_reg[17]/Q} .original_name {reg_next_pc[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3284: set_db {pin:picorv32/reg_next_pc_reg[17]/QN} .original_name {reg_next_pc[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3285: set_db {pin:picorv32/reg_next_pc_reg[18]/Q} .original_name {reg_next_pc[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3286: set_db {pin:picorv32/reg_next_pc_reg[18]/QN} .original_name {reg_next_pc[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3287: set_db {pin:picorv32/reg_next_pc_reg[19]/Q} .original_name {reg_next_pc[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3288: set_db {pin:picorv32/reg_next_pc_reg[19]/QN} .original_name {reg_next_pc[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3289: set_db {pin:picorv32/reg_next_pc_reg[20]/Q} .original_name {reg_next_pc[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3290: set_db {pin:picorv32/reg_next_pc_reg[20]/QN} .original_name {reg_next_pc[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3291: set_db {pin:picorv32/reg_next_pc_reg[21]/Q} .original_name {reg_next_pc[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3292: set_db {pin:picorv32/reg_next_pc_reg[21]/QN} .original_name {reg_next_pc[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3293: set_db {pin:picorv32/reg_next_pc_reg[22]/Q} .original_name {reg_next_pc[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3294: set_db {pin:picorv32/reg_next_pc_reg[22]/QN} .original_name {reg_next_pc[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3295: set_db {pin:picorv32/reg_next_pc_reg[23]/Q} .original_name {reg_next_pc[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3296: set_db {pin:picorv32/reg_next_pc_reg[23]/QN} .original_name {reg_next_pc[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3297: set_db {pin:picorv32/reg_next_pc_reg[24]/Q} .original_name {reg_next_pc[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3298: set_db {pin:picorv32/reg_next_pc_reg[24]/QN} .original_name {reg_next_pc[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3299: set_db {pin:picorv32/reg_next_pc_reg[25]/Q} .original_name {reg_next_pc[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3300: set_db {pin:picorv32/reg_next_pc_reg[25]/QN} .original_name {reg_next_pc[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3301: set_db {pin:picorv32/reg_next_pc_reg[26]/Q} .original_name {reg_next_pc[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3302: set_db {pin:picorv32/reg_next_pc_reg[26]/QN} .original_name {reg_next_pc[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3303: set_db {pin:picorv32/reg_next_pc_reg[27]/Q} .original_name {reg_next_pc[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3304: set_db {pin:picorv32/reg_next_pc_reg[27]/QN} .original_name {reg_next_pc[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3305: set_db {pin:picorv32/reg_next_pc_reg[28]/Q} .original_name {reg_next_pc[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3306: set_db {pin:picorv32/reg_next_pc_reg[28]/QN} .original_name {reg_next_pc[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3307: set_db {pin:picorv32/reg_next_pc_reg[29]/Q} .original_name {reg_next_pc[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3308: set_db {pin:picorv32/reg_next_pc_reg[29]/QN} .original_name {reg_next_pc[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3309: set_db {pin:picorv32/reg_next_pc_reg[30]/Q} .original_name {reg_next_pc[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3310: set_db {pin:picorv32/reg_next_pc_reg[30]/QN} .original_name {reg_next_pc[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3311: set_db {pin:picorv32/reg_next_pc_reg[31]/Q} .original_name {reg_next_pc[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3312: set_db {pin:picorv32/reg_next_pc_reg[31]/QN} .original_name {reg_next_pc[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3313: set_db {pin:picorv32/reg_op1_reg[0]/Q} .original_name {reg_op1[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3314: set_db {pin:picorv32/reg_op1_reg[0]/QN} .original_name {reg_op1[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3315: set_db {pin:picorv32/reg_op1_reg[1]/Q} .original_name {reg_op1[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3316: set_db {pin:picorv32/reg_op1_reg[1]/QN} .original_name {reg_op1[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3317: set_db {pin:picorv32/reg_op1_reg[2]/Q} .original_name {reg_op1[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3318: set_db {pin:picorv32/reg_op1_reg[2]/QN} .original_name {reg_op1[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3319: set_db {pin:picorv32/reg_op1_reg[3]/Q} .original_name {reg_op1[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3320: set_db {pin:picorv32/reg_op1_reg[3]/QN} .original_name {reg_op1[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3321: set_db {pin:picorv32/reg_op1_reg[4]/Q} .original_name {reg_op1[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3322: set_db {pin:picorv32/reg_op1_reg[4]/QN} .original_name {reg_op1[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3323: set_db {pin:picorv32/reg_op1_reg[5]/Q} .original_name {reg_op1[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3324: set_db {pin:picorv32/reg_op1_reg[5]/QN} .original_name {reg_op1[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3325: set_db {pin:picorv32/reg_op1_reg[6]/Q} .original_name {reg_op1[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3326: set_db {pin:picorv32/reg_op1_reg[6]/QN} .original_name {reg_op1[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3327: set_db {pin:picorv32/reg_op1_reg[7]/Q} .original_name {reg_op1[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3328: set_db {pin:picorv32/reg_op1_reg[7]/QN} .original_name {reg_op1[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3329: set_db {pin:picorv32/reg_op1_reg[8]/Q} .original_name {reg_op1[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3330: set_db {pin:picorv32/reg_op1_reg[8]/QN} .original_name {reg_op1[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3331: set_db {pin:picorv32/reg_op1_reg[9]/Q} .original_name {reg_op1[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3332: set_db {pin:picorv32/reg_op1_reg[9]/QN} .original_name {reg_op1[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3333: set_db {pin:picorv32/reg_op1_reg[10]/Q} .original_name {reg_op1[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3334: set_db {pin:picorv32/reg_op1_reg[10]/QN} .original_name {reg_op1[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3335: set_db {pin:picorv32/reg_op1_reg[11]/Q} .original_name {reg_op1[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3336: set_db {pin:picorv32/reg_op1_reg[11]/QN} .original_name {reg_op1[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3337: set_db {pin:picorv32/reg_op1_reg[12]/Q} .original_name {reg_op1[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3338: set_db {pin:picorv32/reg_op1_reg[12]/QN} .original_name {reg_op1[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3339: set_db {pin:picorv32/reg_op1_reg[13]/Q} .original_name {reg_op1[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3340: set_db {pin:picorv32/reg_op1_reg[13]/QN} .original_name {reg_op1[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3341: set_db {pin:picorv32/reg_op1_reg[14]/Q} .original_name {reg_op1[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3342: set_db {pin:picorv32/reg_op1_reg[14]/QN} .original_name {reg_op1[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3343: set_db {pin:picorv32/reg_op1_reg[15]/Q} .original_name {reg_op1[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3344: set_db {pin:picorv32/reg_op1_reg[15]/QN} .original_name {reg_op1[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3345: set_db {pin:picorv32/reg_op1_reg[16]/Q} .original_name {reg_op1[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3346: set_db {pin:picorv32/reg_op1_reg[16]/QN} .original_name {reg_op1[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3347: set_db {pin:picorv32/reg_op1_reg[17]/Q} .original_name {reg_op1[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3348: set_db {pin:picorv32/reg_op1_reg[17]/QN} .original_name {reg_op1[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3349: set_db {pin:picorv32/reg_op1_reg[18]/Q} .original_name {reg_op1[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3350: set_db {pin:picorv32/reg_op1_reg[18]/QN} .original_name {reg_op1[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3351: set_db {pin:picorv32/reg_op1_reg[19]/Q} .original_name {reg_op1[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3352: set_db {pin:picorv32/reg_op1_reg[19]/QN} .original_name {reg_op1[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3353: set_db {pin:picorv32/reg_op1_reg[20]/Q} .original_name {reg_op1[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3354: set_db {pin:picorv32/reg_op1_reg[20]/QN} .original_name {reg_op1[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3355: set_db {pin:picorv32/reg_op1_reg[21]/Q} .original_name {reg_op1[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3356: set_db {pin:picorv32/reg_op1_reg[21]/QN} .original_name {reg_op1[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3357: set_db {pin:picorv32/reg_op1_reg[22]/Q} .original_name {reg_op1[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3358: set_db {pin:picorv32/reg_op1_reg[22]/QN} .original_name {reg_op1[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3359: set_db {pin:picorv32/reg_op1_reg[23]/Q} .original_name {reg_op1[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3360: set_db {pin:picorv32/reg_op1_reg[23]/QN} .original_name {reg_op1[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3361: set_db {pin:picorv32/reg_op1_reg[24]/Q} .original_name {reg_op1[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3362: set_db {pin:picorv32/reg_op1_reg[24]/QN} .original_name {reg_op1[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3363: set_db {pin:picorv32/reg_op1_reg[25]/Q} .original_name {reg_op1[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3364: set_db {pin:picorv32/reg_op1_reg[25]/QN} .original_name {reg_op1[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3365: set_db {pin:picorv32/reg_op1_reg[26]/Q} .original_name {reg_op1[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3366: set_db {pin:picorv32/reg_op1_reg[26]/QN} .original_name {reg_op1[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3367: set_db {pin:picorv32/reg_op1_reg[27]/Q} .original_name {reg_op1[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3368: set_db {pin:picorv32/reg_op1_reg[27]/QN} .original_name {reg_op1[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3369: set_db {pin:picorv32/reg_op1_reg[28]/Q} .original_name {reg_op1[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3370: set_db {pin:picorv32/reg_op1_reg[28]/QN} .original_name {reg_op1[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3371: set_db {pin:picorv32/reg_op1_reg[29]/Q} .original_name {reg_op1[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3372: set_db {pin:picorv32/reg_op1_reg[29]/QN} .original_name {reg_op1[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3373: set_db {pin:picorv32/reg_op1_reg[30]/Q} .original_name {reg_op1[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3374: set_db {pin:picorv32/reg_op1_reg[30]/QN} .original_name {reg_op1[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3375: set_db {pin:picorv32/reg_op1_reg[31]/Q} .original_name {reg_op1[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3376: set_db {pin:picorv32/reg_op1_reg[31]/QN} .original_name {reg_op1[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3377: set_db {pin:picorv32/reg_op2_reg[0]/Q} .original_name {reg_op2[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3378: set_db {pin:picorv32/reg_op2_reg[0]/QN} .original_name {reg_op2[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3379: set_db {pin:picorv32/reg_op2_reg[1]/Q} .original_name {reg_op2[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3380: set_db {pin:picorv32/reg_op2_reg[1]/QN} .original_name {reg_op2[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3381: set_db {pin:picorv32/reg_op2_reg[2]/Q} .original_name {reg_op2[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3382: set_db {pin:picorv32/reg_op2_reg[2]/QN} .original_name {reg_op2[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3383: set_db {pin:picorv32/reg_op2_reg[3]/Q} .original_name {reg_op2[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3384: set_db {pin:picorv32/reg_op2_reg[3]/QN} .original_name {reg_op2[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3385: set_db {pin:picorv32/reg_op2_reg[4]/Q} .original_name {reg_op2[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3386: set_db {pin:picorv32/reg_op2_reg[4]/QN} .original_name {reg_op2[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3387: set_db {pin:picorv32/reg_op2_reg[5]/Q} .original_name {reg_op2[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3388: set_db {pin:picorv32/reg_op2_reg[5]/QN} .original_name {reg_op2[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3389: set_db {pin:picorv32/reg_op2_reg[6]/Q} .original_name {reg_op2[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3390: set_db {pin:picorv32/reg_op2_reg[6]/QN} .original_name {reg_op2[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3391: set_db {pin:picorv32/reg_op2_reg[7]/Q} .original_name {reg_op2[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3392: set_db {pin:picorv32/reg_op2_reg[7]/QN} .original_name {reg_op2[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3393: set_db {pin:picorv32/reg_op2_reg[8]/Q} .original_name {reg_op2[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3394: set_db {pin:picorv32/reg_op2_reg[8]/QN} .original_name {reg_op2[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3395: set_db {pin:picorv32/reg_op2_reg[9]/Q} .original_name {reg_op2[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3396: set_db {pin:picorv32/reg_op2_reg[9]/QN} .original_name {reg_op2[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3397: set_db {pin:picorv32/reg_op2_reg[10]/Q} .original_name {reg_op2[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3398: set_db {pin:picorv32/reg_op2_reg[10]/QN} .original_name {reg_op2[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3399: set_db {pin:picorv32/reg_op2_reg[11]/Q} .original_name {reg_op2[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3400: set_db {pin:picorv32/reg_op2_reg[11]/QN} .original_name {reg_op2[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3401: set_db {pin:picorv32/reg_op2_reg[12]/Q} .original_name {reg_op2[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3402: set_db {pin:picorv32/reg_op2_reg[12]/QN} .original_name {reg_op2[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3403: set_db {pin:picorv32/reg_op2_reg[13]/Q} .original_name {reg_op2[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3404: set_db {pin:picorv32/reg_op2_reg[13]/QN} .original_name {reg_op2[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3405: set_db {pin:picorv32/reg_op2_reg[14]/Q} .original_name {reg_op2[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3406: set_db {pin:picorv32/reg_op2_reg[14]/QN} .original_name {reg_op2[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3407: set_db {pin:picorv32/reg_op2_reg[15]/Q} .original_name {reg_op2[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3408: set_db {pin:picorv32/reg_op2_reg[15]/QN} .original_name {reg_op2[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3409: set_db {pin:picorv32/reg_op2_reg[16]/Q} .original_name {reg_op2[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3410: set_db {pin:picorv32/reg_op2_reg[16]/QN} .original_name {reg_op2[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3411: set_db {pin:picorv32/reg_op2_reg[17]/Q} .original_name {reg_op2[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3412: set_db {pin:picorv32/reg_op2_reg[17]/QN} .original_name {reg_op2[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3413: set_db {pin:picorv32/reg_op2_reg[18]/Q} .original_name {reg_op2[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3414: set_db {pin:picorv32/reg_op2_reg[18]/QN} .original_name {reg_op2[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3415: set_db {pin:picorv32/reg_op2_reg[19]/Q} .original_name {reg_op2[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3416: set_db {pin:picorv32/reg_op2_reg[19]/QN} .original_name {reg_op2[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3417: set_db {pin:picorv32/reg_op2_reg[20]/Q} .original_name {reg_op2[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3418: set_db {pin:picorv32/reg_op2_reg[20]/QN} .original_name {reg_op2[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3419: set_db {pin:picorv32/reg_op2_reg[21]/Q} .original_name {reg_op2[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3420: set_db {pin:picorv32/reg_op2_reg[21]/QN} .original_name {reg_op2[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3421: set_db {pin:picorv32/reg_op2_reg[22]/Q} .original_name {reg_op2[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3422: set_db {pin:picorv32/reg_op2_reg[22]/QN} .original_name {reg_op2[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3423: set_db {pin:picorv32/reg_op2_reg[23]/Q} .original_name {reg_op2[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3424: set_db {pin:picorv32/reg_op2_reg[23]/QN} .original_name {reg_op2[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3425: set_db {pin:picorv32/reg_op2_reg[24]/Q} .original_name {reg_op2[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3426: set_db {pin:picorv32/reg_op2_reg[24]/QN} .original_name {reg_op2[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3427: set_db {pin:picorv32/reg_op2_reg[25]/Q} .original_name {reg_op2[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3428: set_db {pin:picorv32/reg_op2_reg[25]/QN} .original_name {reg_op2[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3429: set_db {pin:picorv32/reg_op2_reg[26]/Q} .original_name {reg_op2[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3430: set_db {pin:picorv32/reg_op2_reg[26]/QN} .original_name {reg_op2[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3431: set_db {pin:picorv32/reg_op2_reg[27]/Q} .original_name {reg_op2[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3432: set_db {pin:picorv32/reg_op2_reg[27]/QN} .original_name {reg_op2[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3433: set_db {pin:picorv32/reg_op2_reg[28]/Q} .original_name {reg_op2[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3434: set_db {pin:picorv32/reg_op2_reg[28]/QN} .original_name {reg_op2[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3435: set_db {pin:picorv32/reg_op2_reg[29]/Q} .original_name {reg_op2[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3436: set_db {pin:picorv32/reg_op2_reg[29]/QN} .original_name {reg_op2[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3437: set_db {pin:picorv32/reg_op2_reg[30]/Q} .original_name {reg_op2[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3438: set_db {pin:picorv32/reg_op2_reg[30]/QN} .original_name {reg_op2[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3439: set_db {pin:picorv32/reg_op2_reg[31]/Q} .original_name {reg_op2[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3440: set_db {pin:picorv32/reg_op2_reg[31]/QN} .original_name {reg_op2[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3441: set_db {pin:picorv32/reg_out_reg[17]/Q} .original_name {reg_out[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3442: set_db {pin:picorv32/reg_out_reg[17]/QN} .original_name {reg_out[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3443: set_db {pin:picorv32/reg_out_reg[18]/Q} .original_name {reg_out[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3444: set_db {pin:picorv32/reg_out_reg[18]/QN} .original_name {reg_out[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3445: set_db {pin:picorv32/reg_out_reg[19]/Q} .original_name {reg_out[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3446: set_db {pin:picorv32/reg_out_reg[19]/QN} .original_name {reg_out[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3447: set_db {pin:picorv32/reg_out_reg[31]/Q} .original_name {reg_out[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3448: set_db {pin:picorv32/reg_out_reg[31]/QN} .original_name {reg_out[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3449: set_db {pin:picorv32/reg_pc_reg[1]/Q} .original_name {reg_pc[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3450: set_db {pin:picorv32/reg_pc_reg[1]/QN} .original_name {reg_pc[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3451: set_db {pin:picorv32/reg_pc_reg[2]/Q} .original_name {reg_pc[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3452: set_db {pin:picorv32/reg_pc_reg[2]/QN} .original_name {reg_pc[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3453: set_db {pin:picorv32/reg_pc_reg[3]/Q} .original_name {reg_pc[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3454: set_db {pin:picorv32/reg_pc_reg[3]/QN} .original_name {reg_pc[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3455: set_db {pin:picorv32/reg_pc_reg[4]/Q} .original_name {reg_pc[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3456: set_db {pin:picorv32/reg_pc_reg[4]/QN} .original_name {reg_pc[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3457: set_db {pin:picorv32/reg_pc_reg[5]/Q} .original_name {reg_pc[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3458: set_db {pin:picorv32/reg_pc_reg[5]/QN} .original_name {reg_pc[5]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3459: set_db {pin:picorv32/reg_pc_reg[6]/Q} .original_name {reg_pc[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3460: set_db {pin:picorv32/reg_pc_reg[6]/QN} .original_name {reg_pc[6]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3461: set_db {pin:picorv32/reg_pc_reg[7]/Q} .original_name {reg_pc[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3462: set_db {pin:picorv32/reg_pc_reg[7]/QN} .original_name {reg_pc[7]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3463: set_db {pin:picorv32/reg_pc_reg[8]/Q} .original_name {reg_pc[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3464: set_db {pin:picorv32/reg_pc_reg[8]/QN} .original_name {reg_pc[8]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3465: set_db {pin:picorv32/reg_pc_reg[9]/Q} .original_name {reg_pc[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3466: set_db {pin:picorv32/reg_pc_reg[9]/QN} .original_name {reg_pc[9]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3467: set_db {pin:picorv32/reg_pc_reg[10]/Q} .original_name {reg_pc[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3468: set_db {pin:picorv32/reg_pc_reg[10]/QN} .original_name {reg_pc[10]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3469: set_db {pin:picorv32/reg_pc_reg[11]/Q} .original_name {reg_pc[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3470: set_db {pin:picorv32/reg_pc_reg[11]/QN} .original_name {reg_pc[11]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3471: set_db {pin:picorv32/reg_pc_reg[12]/Q} .original_name {reg_pc[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3472: set_db {pin:picorv32/reg_pc_reg[12]/QN} .original_name {reg_pc[12]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3473: set_db {pin:picorv32/reg_pc_reg[13]/Q} .original_name {reg_pc[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3474: set_db {pin:picorv32/reg_pc_reg[13]/QN} .original_name {reg_pc[13]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3475: set_db {pin:picorv32/reg_pc_reg[14]/Q} .original_name {reg_pc[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3476: set_db {pin:picorv32/reg_pc_reg[14]/QN} .original_name {reg_pc[14]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3477: set_db {pin:picorv32/reg_pc_reg[15]/Q} .original_name {reg_pc[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3478: set_db {pin:picorv32/reg_pc_reg[15]/QN} .original_name {reg_pc[15]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3479: set_db {pin:picorv32/reg_pc_reg[16]/Q} .original_name {reg_pc[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3480: set_db {pin:picorv32/reg_pc_reg[16]/QN} .original_name {reg_pc[16]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3481: set_db {pin:picorv32/reg_pc_reg[17]/Q} .original_name {reg_pc[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3482: set_db {pin:picorv32/reg_pc_reg[17]/QN} .original_name {reg_pc[17]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3483: set_db {pin:picorv32/reg_pc_reg[18]/Q} .original_name {reg_pc[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3484: set_db {pin:picorv32/reg_pc_reg[18]/QN} .original_name {reg_pc[18]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3485: set_db {pin:picorv32/reg_pc_reg[19]/Q} .original_name {reg_pc[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3486: set_db {pin:picorv32/reg_pc_reg[19]/QN} .original_name {reg_pc[19]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3487: set_db {pin:picorv32/reg_pc_reg[20]/Q} .original_name {reg_pc[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3488: set_db {pin:picorv32/reg_pc_reg[20]/QN} .original_name {reg_pc[20]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3489: set_db {pin:picorv32/reg_pc_reg[21]/Q} .original_name {reg_pc[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3490: set_db {pin:picorv32/reg_pc_reg[21]/QN} .original_name {reg_pc[21]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3491: set_db {pin:picorv32/reg_pc_reg[22]/Q} .original_name {reg_pc[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3492: set_db {pin:picorv32/reg_pc_reg[22]/QN} .original_name {reg_pc[22]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3493: set_db {pin:picorv32/reg_pc_reg[23]/Q} .original_name {reg_pc[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3494: set_db {pin:picorv32/reg_pc_reg[23]/QN} .original_name {reg_pc[23]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3495: set_db {pin:picorv32/reg_pc_reg[24]/Q} .original_name {reg_pc[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3496: set_db {pin:picorv32/reg_pc_reg[24]/QN} .original_name {reg_pc[24]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3497: set_db {pin:picorv32/reg_pc_reg[25]/Q} .original_name {reg_pc[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3498: set_db {pin:picorv32/reg_pc_reg[25]/QN} .original_name {reg_pc[25]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3499: set_db {pin:picorv32/reg_pc_reg[26]/Q} .original_name {reg_pc[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3500: set_db {pin:picorv32/reg_pc_reg[26]/QN} .original_name {reg_pc[26]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3501: set_db {pin:picorv32/reg_pc_reg[27]/Q} .original_name {reg_pc[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3502: set_db {pin:picorv32/reg_pc_reg[27]/QN} .original_name {reg_pc[27]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3503: set_db {pin:picorv32/reg_pc_reg[28]/Q} .original_name {reg_pc[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3504: set_db {pin:picorv32/reg_pc_reg[28]/QN} .original_name {reg_pc[28]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3505: set_db {pin:picorv32/reg_pc_reg[29]/Q} .original_name {reg_pc[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3506: set_db {pin:picorv32/reg_pc_reg[29]/QN} .original_name {reg_pc[29]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3507: set_db {pin:picorv32/reg_pc_reg[30]/Q} .original_name {reg_pc[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3508: set_db {pin:picorv32/reg_pc_reg[30]/QN} .original_name {reg_pc[30]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3509: set_db {pin:picorv32/reg_pc_reg[31]/Q} .original_name {reg_pc[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3510: set_db {pin:picorv32/reg_pc_reg[31]/QN} .original_name {reg_pc[31]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3511: set_db {pin:picorv32/reg_sh_reg[0]/Q} .original_name {reg_sh[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3512: set_db {pin:picorv32/reg_sh_reg[0]/QN} .original_name {reg_sh[0]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3513: set_db {pin:picorv32/reg_sh_reg[1]/Q} .original_name {reg_sh[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3514: set_db {pin:picorv32/reg_sh_reg[1]/QN} .original_name {reg_sh[1]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3515: set_db {pin:picorv32/reg_sh_reg[2]/Q} .original_name {reg_sh[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3516: set_db {pin:picorv32/reg_sh_reg[2]/QN} .original_name {reg_sh[2]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3517: set_db {pin:picorv32/reg_sh_reg[3]/Q} .original_name {reg_sh[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3518: set_db {pin:picorv32/reg_sh_reg[3]/QN} .original_name {reg_sh[3]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3519: set_db {pin:picorv32/reg_sh_reg[4]/Q} .original_name {reg_sh[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3520: set_db {pin:picorv32/reg_sh_reg[4]/QN} .original_name {reg_sh[4]/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3521: set_db pin:picorv32/trap_reg/Q .original_name {trap/q}
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.wnm_attrs.tcl) 3522: set_db pin:picorv32/trap_reg/QN .original_name {trap/q}
[03/14 19:03:03     30s] #@ End verbose source ./picorv32_genus_xfer.wnm_attrs.tcl
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.invs_setup.tcl) 41: eval_legacy { set edi_pe::pegConsiderMacroLayersUnblocked 1 }
[03/14 19:03:03     30s] @file(picorv32_genus_xfer.invs_setup.tcl) 42: eval_legacy { set edi_pe::pegPreRouteWireWidthBasedDensityCalModel 1 }
[03/14 19:03:03     30s] #@ End verbose source picorv32_genus_xfer.invs_setup.tcl
[03/14 19:03:03     30s] @file(innovus_pnr_jg.tcl) 30: update_rc_corner -name default_emulate_rc_corner -cap_table "/home/abc586/freepdk-45nm/rtk-typical.captable"
[03/14 19:03:03     30s] Extraction setup Started 
[03/14 19:03:03     30s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/14 19:03:03     30s] Reading Capacitance Table File /home/abc586/freepdk-45nm/rtk-typical.captable ...
[03/14 19:03:03     30s] Cap table was created using Encounter 08.10-p004_1.
[03/14 19:03:03     30s] Process name: master_techFreePDK45.
[03/14 19:03:03     30s] Importing multi-corner RC tables ... 
[03/14 19:03:03     30s] Summary of Active RC-Corners : 
[03/14 19:03:03     30s]  
[03/14 19:03:03     30s]  Analysis View: default_emulate_view
[03/14 19:03:03     30s]     RC-Corner Name        : default_emulate_rc_corner
[03/14 19:03:03     30s]     RC-Corner Index       : 0
[03/14 19:03:03     30s]     RC-Corner Temperature : 25 Celsius
[03/14 19:03:03     30s]     RC-Corner Cap Table   : '/home/abc586/freepdk-45nm/rtk-typical.captable'
[03/14 19:03:03     30s]     RC-Corner PreRoute Res Factor         : 1
[03/14 19:03:03     30s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 19:03:03     30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 19:03:03     30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 19:03:03     30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 19:03:03     30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 19:03:03     30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 19:03:03     30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/14 19:03:03     30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/14 19:03:03     30s] Updating RC grid for preRoute extraction ...
[03/14 19:03:03     30s] Initializing multi-corner capacitance tables ... 
[03/14 19:03:03     30s] Initializing multi-corner resistance tables ...
[03/14 19:03:03     30s] @file(innovus_pnr_jg.tcl) 32: set_message -no_limit
[03/14 19:03:03     30s] @file(innovus_pnr_jg.tcl) 35: create_floorplan -core_density_size 1.0 0.7 4.0 4.0 4.0 4.0
[03/14 19:03:04     30s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :4.18
[03/14 19:03:04     30s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :4.06
[03/14 19:03:04     30s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :4.18
[03/14 19:03:04     30s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :4.06
[03/14 19:03:04     30s] Adjusting core size to PlacementGrid : width :161.88 height : 161
[03/14 19:03:04     30s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[03/14 19:03:04     30s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[03/14 19:03:04     30s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[03/14 19:03:04     30s] @file(innovus_pnr_jg.tcl) 37: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -verbose
[03/14 19:03:04     30s] @file(innovus_pnr_jg.tcl) 38: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -verbose
[03/14 19:03:04     30s] @file(innovus_pnr_jg.tcl) 41: route_special -nets {VDD VSS}
[03/14 19:03:04     30s] #% Begin route_special (date=03/14 19:03:04, mem=613.0M)
[03/14 19:03:04     30s] *** Begin SPECIAL ROUTE on Sun Mar 14 19:03:04 2021 ***
[03/14 19:03:04     30s] SPECIAL ROUTE ran on directory: /home/abc586/currentResearch/robust-pnr-time/benchmarks/aspdac/picorv32/run_core250/GENUS
[03/14 19:03:04     30s] SPECIAL ROUTE ran on machine: hansolo.poly.edu (Linux 3.10.0-1127.18.2.el7.x86_64 x86_64 1.20Ghz)
[03/14 19:03:04     30s] 
[03/14 19:03:04     30s] Begin option processing ...
[03/14 19:03:04     30s] srouteConnectPowerBump set to false
[03/14 19:03:04     30s] routeSelectNet set to "VDD VSS"
[03/14 19:03:04     30s] routeSpecial set to true
[03/14 19:03:04     30s] srouteConnectConverterPin set to false
[03/14 19:03:04     30s] srouteFollowCorePinEnd set to 3
[03/14 19:03:04     30s] srouteJogControl set to "preferWithChanges differentLayer"
[03/14 19:03:04     30s] sroutePadPinAllPorts set to true
[03/14 19:03:04     30s] sroutePreserveExistingRoutes set to true
[03/14 19:03:04     30s] srouteRoutePowerBarPortOnBothDir set to true
[03/14 19:03:04     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1628.00 megs.
[03/14 19:03:04     30s] 
[03/14 19:03:04     30s] Reading DB technology information...
[03/14 19:03:04     30s] Finished reading DB technology information.
[03/14 19:03:04     30s] Reading floorplan and netlist information...
[03/14 19:03:04     30s] Finished reading floorplan and netlist information.
[03/14 19:03:04     30s] Read in 20 layers, 10 routing layers, 1 overlap layer
[03/14 19:03:04     30s] Read in 135 macros, 70 used
[03/14 19:03:04     30s] Read in 70 components
[03/14 19:03:04     30s]   70 core components: 70 unplaced, 0 placed, 0 fixed
[03/14 19:03:04     30s] Read in 409 logical pins
[03/14 19:03:04     30s] Read in 401 nets
[03/14 19:03:04     30s] Read in 2 special nets
[03/14 19:03:04     30s] Read in 140 terminals
[03/14 19:03:04     30s] 2 nets selected.
[03/14 19:03:04     30s] 
[03/14 19:03:04     30s] Begin power routing ...
[03/14 19:03:04     30s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/14 19:03:04     30s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 19:03:04     30s] Type 'man IMPSR-1256' for more detail.
[03/14 19:03:04     30s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 19:03:04     30s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/14 19:03:04     30s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 19:03:04     30s] Type 'man IMPSR-1256' for more detail.
[03/14 19:03:04     30s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 19:03:04     30s] CPU time for FollowPin 0 seconds
[03/14 19:03:04     30s] CPU time for FollowPin 0 seconds
[03/14 19:03:04     30s]   Number of IO ports routed: 0
[03/14 19:03:04     30s]   Number of Block ports routed: 0
[03/14 19:03:04     30s]   Number of Stripe ports routed: 0
[03/14 19:03:04     30s]   Number of Core ports routed: 0  open: 232
[03/14 19:03:04     30s]   Number of Pad ports routed: 0
[03/14 19:03:04     30s]   Number of Power Bump ports routed: 0
[03/14 19:03:04     30s]   Number of Followpin connections: 116
[03/14 19:03:04     30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1639.00 megs.
[03/14 19:03:04     30s] 
[03/14 19:03:04     30s] 
[03/14 19:03:04     30s] 
[03/14 19:03:04     30s]  Begin updating DB with routing results ...
[03/14 19:03:04     30s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/14 19:03:04     30s] Pin and blockage extraction finished
[03/14 19:03:04     30s] 
[03/14 19:03:04     30s] route_special created 116 wires.
[03/14 19:03:04     30s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/14 19:03:04     30s] +--------+----------------+----------------+
[03/14 19:03:04     30s] |  Layer |     Created    |     Deleted    |
[03/14 19:03:04     30s] +--------+----------------+----------------+
[03/14 19:03:04     30s] | metal1 |       116      |       NA       |
[03/14 19:03:04     30s] +--------+----------------+----------------+
[03/14 19:03:04     30s] #% End route_special (date=03/14 19:03:04, total cpu=0:00:00.2, real=0:00:00.0, peak res=627.4M, current mem=627.4M)
[03/14 19:03:04     30s] @file(innovus_pnr_jg.tcl) 42: add_rings -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
[03/14 19:03:04     30s] #% Begin add_rings (date=03/14 19:03:04, mem=627.4M)
[03/14 19:03:04     30s] 
[03/14 19:03:04     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Ring generation is complete.
[03/14 19:03:04     30s] vias are now being generated.
[03/14 19:03:04     30s] add_rings created 8 wires.
[03/14 19:03:04     30s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/14 19:03:04     30s] +--------+----------------+----------------+
[03/14 19:03:04     30s] |  Layer |     Created    |     Deleted    |
[03/14 19:03:04     30s] +--------+----------------+----------------+
[03/14 19:03:04     30s] | metal6 |        4       |       NA       |
[03/14 19:03:04     30s] |  via6  |        8       |        0       |
[03/14 19:03:04     30s] | metal7 |        4       |       NA       |
[03/14 19:03:04     30s] +--------+----------------+----------------+
[03/14 19:03:04     30s] #% End add_rings (date=03/14 19:03:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=628.6M, current mem=628.6M)
[03/14 19:03:04     30s] @file(innovus_pnr_jg.tcl) 44: add_stripes -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[03/14 19:03:04     30s] #% Begin add_stripes (date=03/14 19:03:04, mem=628.6M)
[03/14 19:03:04     30s] 
[03/14 19:03:04     30s] Initialize fgc environment(mem: 790.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Starting stripe generation ...
[03/14 19:03:04     30s] Non-Default Mode Option Settings :
[03/14 19:03:04     30s]   NONE
[03/14 19:03:04     30s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 0.700000 1.360000 0.700000 167.160004 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[03/14 19:03:04     30s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 1.600000 2.460000 1.600000 166.059998 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[03/14 19:03:04     30s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:04     30s] Stripe generation is complete.
[03/14 19:03:04     30s] vias are now being generated.
[03/14 19:03:05     32s] add_stripes created 65 wires.
[03/14 19:03:05     32s] ViaGen created 18980 vias, deleted 0 via to avoid violation.
[03/14 19:03:05     32s] +--------+----------------+----------------+
[03/14 19:03:05     32s] |  Layer |     Created    |     Deleted    |
[03/14 19:03:05     32s] +--------+----------------+----------------+
[03/14 19:03:05     32s] |  via1  |      3770      |        0       |
[03/14 19:03:05     32s] |  via2  |      3770      |        0       |
[03/14 19:03:05     32s] |  via3  |      3770      |        0       |
[03/14 19:03:05     32s] |  via4  |      3770      |        0       |
[03/14 19:03:05     32s] |  via5  |      3770      |        0       |
[03/14 19:03:05     32s] | metal6 |       65       |       NA       |
[03/14 19:03:05     32s] |  via6  |       130      |        0       |
[03/14 19:03:05     32s] +--------+----------------+----------------+
[03/14 19:03:05     32s] #% End add_stripes (date=03/14 19:03:05, total cpu=0:00:01.4, real=0:00:01.0, peak res=629.3M, current mem=629.3M)
[03/14 19:03:05     32s] @file(innovus_pnr_jg.tcl) 45: add_stripes -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[03/14 19:03:05     32s] #% Begin add_stripes (date=03/14 19:03:05, mem=629.3M)
[03/14 19:03:05     32s] 
[03/14 19:03:05     32s] Initialize fgc environment(mem: 790.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Starting stripe generation ...
[03/14 19:03:05     32s] Non-Default Mode Option Settings :
[03/14 19:03:05     32s]   -trim_antenna_max_distance  0.00
[03/14 19:03:05     32s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 1.480000 0.700000 168.160004 0.700000 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[03/14 19:03:05     32s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 2.580000 1.600000 167.059998 1.600000 with width 0.400000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[03/14 19:03:05     32s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 790.1M)
[03/14 19:03:05     32s] Stripe generation is complete.
[03/14 19:03:05     32s] vias are now being generated.
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 5.50) (166.06, 5.55)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 5.50) (166.06, 5.55)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 30.58) (166.06, 30.75)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 30.58) (166.06, 30.75)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 55.78) (166.06, 55.90)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 55.78) (166.06, 55.90)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 75.50) (166.06, 75.54)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 75.50) (166.06, 75.54)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 100.57) (166.06, 100.75)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 100.57) (166.06, 100.75)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 125.78) (166.06, 125.90)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 125.78) (166.06, 125.90)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 145.50) (166.06, 145.54)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 145.50) (166.06, 145.54)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 6.78) (166.06, 6.80)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 6.78) (166.06, 6.80)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 26.40) (166.06, 26.55)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 26.40) (166.06, 26.55)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 51.58) (166.06, 51.74)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 51.58) (166.06, 51.74)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 76.78) (166.06, 76.80)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 76.78) (166.06, 76.80)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 96.40) (166.06, 96.54)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 96.40) (166.06, 96.54)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 121.57) (166.06, 121.75)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 121.57) (166.06, 121.75)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 146.77) (166.06, 146.80)
[03/14 19:03:06     32s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal7 & metal1 at (4.18, 146.77) (166.06, 146.80)
[03/14 19:03:06     32s] add_stripes created 64 wires.
[03/14 19:03:06     32s] ViaGen created 2208 vias, deleted 0 via to avoid violation.
[03/14 19:03:06     32s] +--------+----------------+----------------+
[03/14 19:03:06     32s] |  Layer |     Created    |     Deleted    |
[03/14 19:03:06     32s] +--------+----------------+----------------+
[03/14 19:03:06     32s] |  via6  |      2208      |        0       |
[03/14 19:03:06     32s] | metal7 |       64       |       NA       |
[03/14 19:03:06     32s] +--------+----------------+----------------+
[03/14 19:03:06     32s] #% End add_stripes (date=03/14 19:03:06, total cpu=0:00:00.5, real=0:00:01.0, peak res=629.3M, current mem=629.3M)
[03/14 19:03:06     32s] @file(innovus_pnr_jg.tcl) 49: set_db assign_pins_edit_in_batch true
[03/14 19:03:06     32s] @file(innovus_pnr_jg.tcl) 51: set ports [get_db ports .name]
[03/14 19:03:06     32s] @file(innovus_pnr_jg.tcl) 52: edit_pin -fix_overlap 1 -unit MICRON -spread_direction clockwise -side Left -layer 3 -spread_type start -spacing 0.4 -start 0.0 2.0 -pin $ports
[03/14 19:03:06     33s] Selected [409] pin for spreading. Could not spread (7 out of 409) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[03/14 19:03:06     33s] 
[03/14 19:03:06     33s] Following pins are not spread:
[03/14 19:03:06     33s]   trace_data[6]
[03/14 19:03:06     33s]   trace_data[5]
[03/14 19:03:06     33s]   trace_data[4]
[03/14 19:03:06     33s]   trace_data[3]
[03/14 19:03:06     33s]   trace_data[2]
[03/14 19:03:06     33s]   trace_data[1]
[03/14 19:03:06     33s]   trace_data[0]
[03/14 19:03:06     33s] editPin : finished (cpu = 0:00:00.3 real = 0:00:00.0, mem = 803.1M).
[03/14 19:03:06     33s] #@ End verbose source ../../../../common/scripts/innovus_pnr_jg.tcl
[03/14 19:03:06     33s] @innovus 2> set_db assign_pins_edit_in_batch false
1 false

[03/14 19:11:21     33s] @innovus 3> 
[03/14 19:11:21     33s] @innovus 3> # Placement
# Placement
[03/14 19:11:21     33s] @innovus 4> place_opt_design
place_opt_design
[03/14 19:11:21     33s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/14 19:11:21     33s] 'set_default_switching_activity' finished successfully.
[03/14 19:11:21     33s] *** Starting GigaPlace ***
[03/14 19:11:21     33s] **INFO: user set placement options
[03/14 19:11:21     33s] root: { place_global_reorder_scan {false}}
[03/14 19:11:21     33s] **INFO: user set opt options
[03/14 19:11:21     34s] root: {}
[03/14 19:11:21     34s] #optDebug: fT-E <X 2 3 1 0>
[03/14 19:11:21     34s] #optDebug: fT-E <X 2 3 1 0>
[03/14 19:11:21     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:803.1M
[03/14 19:11:21     34s] #spOpts: N=45 
[03/14 19:11:21     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:803.1M
[03/14 19:11:21     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:803.1M
[03/14 19:11:21     34s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:11:21     34s] Use One level site array because memory saving is not enough.
[03/14 19:11:21     34s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:11:21     34s] SiteArray: use 391,920 bytes
[03/14 19:11:21     34s] SiteArray: current memory after site array memory allocation 803.1M
[03/14 19:11:21     34s] SiteArray: FP blocked sites are writable
[03/14 19:11:21     34s] Estimated cell power/ground rail width = 0.197 um
[03/14 19:11:21     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:11:21     34s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:803.1M
[03/14 19:11:21     34s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.057, MEM:803.1M
[03/14 19:11:21     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.103, MEM:803.1M
[03/14 19:11:21     34s] OPERPROF:     Starting CMU at level 3, MEM:803.1M
[03/14 19:11:21     34s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:803.1M
[03/14 19:11:21     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.115, MEM:803.1M
[03/14 19:11:21     34s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=803.1MB).
[03/14 19:11:21     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.171, MEM:803.1M
[03/14 19:11:21     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 19:11:21     34s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1555, percentage of missing scan cell = 0.00% (0 / 1555)
[03/14 19:11:21     34s] *** Place Design ... ***
[03/14 19:11:21     34s] no activity file in design. spp won't run.
[03/14 19:11:22     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.0 mem=803.1M
[03/14 19:11:22     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.0 mem=803.1M
[03/14 19:11:22     35s] *** Start delete_buffer_trees ***
[03/14 19:11:23     35s] Info: Detect buffers to remove automatically.
[03/14 19:11:23     35s] Analyzing netlist ...
[03/14 19:11:23     36s] Updating netlist
[03/14 19:11:23     36s] AAE DB initialization (MEM=850.316 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/14 19:11:24     36s] siFlow : Timing analysis mode is single, using late cdB files
[03/14 19:11:24     36s] Start AAE Lib Loading. (MEM=850.316)
[03/14 19:11:24     36s] End AAE Lib Loading. (MEM=870.395 CPU=0:00:00.0 Real=0:00:00.0)
[03/14 19:11:24     36s] 
[03/14 19:11:24     37s] *summary: 540 instances (buffers/inverters) removed
[03/14 19:11:24     37s] *** Finish delete_buffer_trees (0:00:02.0) ***
[03/14 19:11:24     37s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:871.4M
[03/14 19:11:24     37s] Deleted 0 physical inst  (cell - / prefix -).
[03/14 19:11:24     37s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:871.4M
[03/14 19:11:24     37s] INFO: #ExclusiveGroups=0
[03/14 19:11:24     37s] INFO: There are no Exclusive Groups.
[03/14 19:11:24     37s] No user-set net weight.
[03/14 19:11:24     37s] Net fanout histogram:
[03/14 19:11:24     37s] 2		: 9043 (72.0%) nets
[03/14 19:11:24     37s] 3		: 1712 (13.6%) nets
[03/14 19:11:24     37s] 4     -	14	: 1601 (12.7%) nets
[03/14 19:11:24     37s] 15    -	39	: 172 (1.4%) nets
[03/14 19:11:24     37s] 40    -	79	: 34 (0.3%) nets
[03/14 19:11:24     37s] 80    -	159	: 1 (0.0%) nets
[03/14 19:11:24     37s] 160   -	319	: 0 (0.0%) nets
[03/14 19:11:24     37s] 320   -	639	: 0 (0.0%) nets
[03/14 19:11:24     37s] 640   -	1279	: 0 (0.0%) nets
[03/14 19:11:24     37s] 1280  -	2559	: 1 (0.0%) nets
[03/14 19:11:24     37s] 2560  -	5119	: 0 (0.0%) nets
[03/14 19:11:24     37s] 5120+		: 0 (0.0%) nets
[03/14 19:11:24     37s] no activity file in design. spp won't run.
[03/14 19:11:24     37s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/14 19:11:24     37s] Scan chains were not defined.
[03/14 19:11:24     37s] #spOpts: N=45 minPadR=1.1 
[03/14 19:11:24     37s] #std cell=11608 (0 fixed + 11608 movable) #buf cell=0 #inv cell=1088 #block=0 (0 floating + 0 preplaced)
[03/14 19:11:24     37s] #ioInst=0 #net=12564 #term=39379 #term/net=3.13, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=236
[03/14 19:11:24     37s] stdCell: 11608 single + 0 double + 0 multi
[03/14 19:11:24     37s] Total standard cell length = 12.6730 (mm), area = 0.0177 (mm^2)
[03/14 19:11:24     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:871.4M
[03/14 19:11:24     37s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:11:24     37s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:11:24     37s] SiteArray: use 391,920 bytes
[03/14 19:11:24     37s] SiteArray: current memory after site array memory allocation 871.4M
[03/14 19:11:24     37s] SiteArray: FP blocked sites are writable
[03/14 19:11:24     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:11:24     37s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.050, REAL:0.054, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.089, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.116, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF: Starting pre-place ADS at level 1, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.020, REAL:0.017, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.003, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.020, REAL:0.021, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.020, REAL:0.022, MEM:871.4M
[03/14 19:11:24     37s] ADSU 0.681 -> 0.688
[03/14 19:11:24     37s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.050, REAL:0.059, MEM:871.4M
[03/14 19:11:24     37s] Average module density = 0.688.
[03/14 19:11:24     37s] Density for the design = 0.688.
[03/14 19:11:24     37s]        = stdcell_area 66700 sites (17742 um^2) / alloc_area 96894 sites (25774 um^2).
[03/14 19:11:24     37s] Pin Density = 0.4019.
[03/14 19:11:24     37s]             = total # of pins 39379 / total area 97980.
[03/14 19:11:24     37s] OPERPROF: Starting spMPad at level 1, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:   Starting spContextMPad at level 2, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:871.4M
[03/14 19:11:24     37s] Initial padding reaches pin density 0.778 for top
[03/14 19:11:24     37s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.840
[03/14 19:11:24     37s] InitPadU 0.688 -> 0.819 for top
[03/14 19:11:24     37s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:871.4M
[03/14 19:11:24     37s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:871.4M
[03/14 19:11:24     37s] === lastAutoLevel = 8 
[03/14 19:11:24     37s] OPERPROF: Starting spInitNetWt at level 1, MEM:871.4M
[03/14 19:11:24     37s] 0 delay mode for cte enabled initNetWt.
[03/14 19:11:24     37s] no activity file in design. spp won't run.
[03/14 19:11:24     37s] [spp] 0
[03/14 19:11:24     37s] [adp] 0:1:1:3
[03/14 19:11:26     38s] 0 delay mode for cte disabled initNetWt.
[03/14 19:11:26     38s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.290, REAL:1.306, MEM:879.4M
[03/14 19:11:26     38s] no activity file in design. spp won't run.
[03/14 19:11:26     38s] no activity file in design. spp won't run.
[03/14 19:11:26     38s] Clock gating cells determined by native netlist tracing.
[03/14 19:11:26     38s] OPERPROF: Starting npMain at level 1, MEM:879.4M
[03/14 19:11:27     39s] OPERPROF:   Starting npPlace at level 2, MEM:879.4M
[03/14 19:11:27     39s] Iteration  1: Total net bbox = 5.707e+04 (4.09e+04 1.61e+04)
[03/14 19:11:27     39s]               Est.  stn bbox = 6.113e+04 (4.38e+04 1.73e+04)
[03/14 19:11:27     39s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 893.4M
[03/14 19:11:27     39s] Iteration  2: Total net bbox = 5.707e+04 (4.09e+04 1.61e+04)
[03/14 19:11:27     39s]               Est.  stn bbox = 6.113e+04 (4.38e+04 1.73e+04)
[03/14 19:11:27     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 893.4M
[03/14 19:11:27     39s] OPERPROF:     Starting InitSKP at level 3, MEM:903.0M
[03/14 19:11:32     44s] *** Finished SKP initialization (cpu=0:00:04.9, real=0:00:05.0)***
[03/14 19:11:32     44s] OPERPROF:     Finished InitSKP at level 3, CPU:4.850, REAL:4.888, MEM:952.3M
[03/14 19:11:32     44s] exp_mt_sequential is set from setPlaceMode option to 1
[03/14 19:11:32     44s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/14 19:11:32     44s] place_exp_mt_interval set to default 32
[03/14 19:11:32     44s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/14 19:11:41     52s] Iteration  3: Total net bbox = 4.295e+04 (2.91e+04 1.39e+04)
[03/14 19:11:41     52s]               Est.  stn bbox = 4.835e+04 (3.29e+04 1.54e+04)
[03/14 19:11:41     52s]               cpu = 0:00:13.6 real = 0:00:14.0 mem = 983.6M
[03/14 19:12:18     88s] Iteration  4: Total net bbox = 9.411e+04 (3.97e+04 5.44e+04)
[03/14 19:12:18     88s]               Est.  stn bbox = 1.197e+05 (4.94e+04 7.03e+04)
[03/14 19:12:18     88s]               cpu = 0:00:35.6 real = 0:00:37.0 mem = 1012.2M
[03/14 19:12:18     88s] Iteration  5: Total net bbox = 9.411e+04 (3.97e+04 5.44e+04)
[03/14 19:12:18     88s]               Est.  stn bbox = 1.197e+05 (4.94e+04 7.03e+04)
[03/14 19:12:18     88s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1012.2M
[03/14 19:12:18     88s] OPERPROF:   Finished npPlace at level 2, CPU:49.440, REAL:50.715, MEM:1012.2M
[03/14 19:12:18     88s] OPERPROF: Finished npMain at level 1, CPU:49.730, REAL:51.996, MEM:1012.2M
[03/14 19:12:18     88s] OPERPROF: Starting npMain at level 1, MEM:1012.2M
[03/14 19:12:18     88s] OPERPROF:   Starting npPlace at level 2, MEM:1012.2M
[03/14 19:12:36    106s] Iteration  6: Total net bbox = 1.123e+05 (4.89e+04 6.34e+04)
[03/14 19:12:36    106s]               Est.  stn bbox = 1.445e+05 (6.07e+04 8.39e+04)
[03/14 19:12:36    106s]               cpu = 0:00:17.4 real = 0:00:18.0 mem = 984.6M
[03/14 19:12:36    106s] OPERPROF:   Finished npPlace at level 2, CPU:17.440, REAL:17.848, MEM:984.6M
[03/14 19:12:36    106s] OPERPROF: Finished npMain at level 1, CPU:17.780, REAL:18.202, MEM:984.6M
[03/14 19:12:36    106s] 
[03/14 19:12:36    106s] OPERPROF: Starting npCallHUMEst at level 1, MEM:984.6M
[03/14 19:12:36    106s] Starting Early Global Route rough congestion estimation: mem = 984.6M
[03/14 19:12:36    106s] (I)       Reading DB...
[03/14 19:12:36    106s] (I)       Read data from FE... (mem=984.6M)
[03/14 19:12:36    106s] (I)       Read nodes and places... (mem=984.6M)
[03/14 19:12:36    106s] (I)       Done Read nodes and places (cpu=0.020s, mem=984.6M)
[03/14 19:12:36    106s] (I)       Read nets... (mem=984.6M)
[03/14 19:12:36    106s] (I)       Done Read nets (cpu=0.080s, mem=984.6M)
[03/14 19:12:36    106s] (I)       Done Read data from FE (cpu=0.100s, mem=984.6M)
[03/14 19:12:36    106s] (I)       before initializing RouteDB syMemory usage = 984.6 MB
[03/14 19:12:36    106s] (I)       congestionReportName   : 
[03/14 19:12:36    106s] (I)       layerRangeFor2DCongestion : 
[03/14 19:12:36    106s] (I)       buildTerm2TermWires    : 1
[03/14 19:12:36    106s] (I)       doTrackAssignment      : 1
[03/14 19:12:36    106s] (I)       dumpBookshelfFiles     : 0
[03/14 19:12:36    106s] (I)       numThreads             : 1
[03/14 19:12:36    106s] (I)       bufferingAwareRouting  : false
[03/14 19:12:36    106s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:12:36    106s] (I)       honorPin               : false
[03/14 19:12:36    106s] (I)       honorPinGuide          : true
[03/14 19:12:36    106s] (I)       honorPartition         : false
[03/14 19:12:36    106s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:12:36    106s] (I)       allowPartitionCrossover: false
[03/14 19:12:36    106s] (I)       honorSingleEntry       : true
[03/14 19:12:36    106s] (I)       honorSingleEntryStrong : true
[03/14 19:12:36    106s] (I)       handleViaSpacingRule   : false
[03/14 19:12:36    106s] (I)       handleEolSpacingRule   : false
[03/14 19:12:36    106s] (I)       PDConstraint           : none
[03/14 19:12:36    106s] (I)       expBetterNDRHandling   : false
[03/14 19:12:36    106s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:12:36    106s] (I)       routingEffortLevel     : 3
[03/14 19:12:36    106s] (I)       effortLevel            : standard
[03/14 19:12:36    106s] [NR-eGR] minRouteLayer          : 2
[03/14 19:12:36    106s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:12:36    106s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:12:36    106s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:12:36    106s] (I)       numRowsPerGCell        : 8
[03/14 19:12:36    106s] (I)       speedUpLargeDesign     : 0
[03/14 19:12:36    106s] (I)       multiThreadingTA       : 1
[03/14 19:12:36    106s] (I)       optimizationMode       : false
[03/14 19:12:36    106s] (I)       routeSecondPG          : false
[03/14 19:12:36    106s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:12:36    106s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:12:36    106s] (I)       punchThroughDistance   : 500.00
[03/14 19:12:36    106s] (I)       scenicBound            : 1.15
[03/14 19:12:36    106s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:12:36    106s] (I)       source-to-sink ratio   : 0.00
[03/14 19:12:36    106s] (I)       targetCongestionRatioH : 1.00
[03/14 19:12:36    106s] (I)       targetCongestionRatioV : 1.00
[03/14 19:12:36    106s] (I)       layerCongestionRatio   : 0.70
[03/14 19:12:36    106s] (I)       m1CongestionRatio      : 0.10
[03/14 19:12:36    106s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:12:36    106s] (I)       localRouteEffort       : 1.00
[03/14 19:12:36    106s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:12:36    106s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:12:36    106s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:12:36    106s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:12:36    106s] (I)       routeVias              : 
[03/14 19:12:36    106s] (I)       readTROption           : true
[03/14 19:12:36    106s] (I)       extraSpacingFactor     : 1.00
[03/14 19:12:36    106s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:12:36    106s] (I)       routeSelectedNetsOnly  : false
[03/14 19:12:36    106s] (I)       clkNetUseMaxDemand     : false
[03/14 19:12:36    106s] (I)       extraDemandForClocks   : 0
[03/14 19:12:36    106s] (I)       steinerRemoveLayers    : false
[03/14 19:12:36    106s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:12:36    106s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:12:36    106s] (I)       similarTopologyRoutingFast : false
[03/14 19:12:36    106s] (I)       spanningTreeRefinement : false
[03/14 19:12:36    106s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:12:36    106s] (I)       starting read tracks
[03/14 19:12:36    106s] (I)       build grid graph
[03/14 19:12:36    106s] (I)       build grid graph start
[03/14 19:12:36    106s] [NR-eGR] metal1 has no routable track
[03/14 19:12:36    106s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:12:36    106s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:12:36    106s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:12:36    106s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:12:36    106s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:12:36    106s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:12:36    106s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:12:36    106s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:12:36    106s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:12:36    106s] (I)       build grid graph end
[03/14 19:12:36    106s] (I)       ===========================================================================
[03/14 19:12:36    106s] (I)       == Report All Rule Vias ==
[03/14 19:12:36    106s] (I)       ===========================================================================
[03/14 19:12:36    106s] (I)        Via Rule : (Default)
[03/14 19:12:36    106s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:12:36    106s] (I)       ---------------------------------------------------------------------------
[03/14 19:12:36    106s] (I)        1    9 : via1_8                      1 : via1_4                   
[03/14 19:12:36    106s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:12:36    106s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:12:36    106s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:12:36    106s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:12:36    106s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:12:36    106s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:12:36    106s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:12:36    106s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:12:36    106s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:12:36    106s] (I)       ===========================================================================
[03/14 19:12:36    106s] [NR-eGR] Read 38759 PG shapes in 0.020 seconds
[03/14 19:12:36    106s] 
[03/14 19:12:36    106s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:12:36    106s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:12:36    106s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:12:36    106s] (I)       readDataFromPlaceDB
[03/14 19:12:36    106s] (I)       Read net information..
[03/14 19:12:36    106s] [NR-eGR] Read numTotalNets=12564  numIgnoredNets=0
[03/14 19:12:36    106s] (I)       Read testcase time = 0.010 seconds
[03/14 19:12:36    106s] 
[03/14 19:12:36    106s] (I)       early_global_route_priority property id does not exist.
[03/14 19:12:36    106s] (I)       Start initializing grid graph
[03/14 19:12:36    106s] (I)       End initializing grid graph
[03/14 19:12:36    106s] (I)       Model blockages into capacity
[03/14 19:12:36    106s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:12:36    106s] (I)       Num blockages on layer 1: 7540
[03/14 19:12:36    106s] (I)       Num blockages on layer 2: 7540
[03/14 19:12:36    106s] (I)       Num blockages on layer 3: 7540
[03/14 19:12:36    106s] (I)       Num blockages on layer 4: 7540
[03/14 19:12:36    106s] (I)       Num blockages on layer 5: 6185
[03/14 19:12:36    106s] (I)       Num blockages on layer 6: 2414
[03/14 19:12:36    106s] (I)       Num blockages on layer 7: 0
[03/14 19:12:36    106s] (I)       Num blockages on layer 8: 0
[03/14 19:12:36    106s] (I)       Num blockages on layer 9: 0
[03/14 19:12:36    106s] (I)       Modeling time = 0.000 seconds
[03/14 19:12:36    106s] 
[03/14 19:12:36    106s] (I)       Number of ignored nets = 0
[03/14 19:12:36    106s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:12:36    106s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:12:36    106s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:12:36    106s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:12:36    106s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:12:36    106s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:12:36    106s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:12:36    106s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:12:36    106s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:12:36    106s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:12:36    106s] (I)       Before initializing earlyGlobalRoute syMemory usage = 984.6 MB
[03/14 19:12:36    106s] (I)       Ndr track 0 does not exist
[03/14 19:12:36    106s] (I)       Layer1  viaCost=200.00
[03/14 19:12:36    106s] (I)       Layer2  viaCost=200.00
[03/14 19:12:36    106s] (I)       Layer3  viaCost=100.00
[03/14 19:12:36    106s] (I)       Layer4  viaCost=100.00
[03/14 19:12:36    106s] (I)       Layer5  viaCost=100.00
[03/14 19:12:36    106s] (I)       Layer6  viaCost=100.00
[03/14 19:12:36    106s] (I)       Layer7  viaCost=100.00
[03/14 19:12:36    106s] (I)       Layer8  viaCost=100.00
[03/14 19:12:36    106s] (I)       Layer9  viaCost=100.00
[03/14 19:12:36    106s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:12:36    106s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:12:36    106s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:12:36    106s] (I)       Site width          :   380  (dbu)
[03/14 19:12:36    106s] (I)       Row height          :  2800  (dbu)
[03/14 19:12:36    106s] (I)       GCell width         : 22400  (dbu)
[03/14 19:12:36    106s] (I)       GCell height        : 22400  (dbu)
[03/14 19:12:36    106s] (I)       Grid                :    16    15    10
[03/14 19:12:36    106s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:12:36    106s] (I)       Vertical capacity   :     0 22400     0 22400     0 22400     0 22400     0 22400
[03/14 19:12:36    106s] (I)       Horizontal capacity :     0     0 22400     0 22400     0 22400     0 22400     0
[03/14 19:12:36    106s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:12:36    106s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:12:36    106s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:12:36    106s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:12:36    106s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:12:36    106s] (I)       Num tracks per GCell: 82.96 58.95 80.00 40.00 40.00 40.00 13.33 13.33  7.00  6.67
[03/14 19:12:36    106s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:12:36    106s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:12:36    106s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:12:36    106s] (I)       --------------------------------------------------------
[03/14 19:12:36    106s] 
[03/14 19:12:36    106s] [NR-eGR] ============ Routing rule table ============
[03/14 19:12:36    106s] [NR-eGR] Rule id: 0  Nets: 12564 
[03/14 19:12:36    106s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:12:36    106s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:12:36    106s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:12:36    106s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:12:36    106s] [NR-eGR] ========================================
[03/14 19:12:36    106s] [NR-eGR] 
[03/14 19:12:36    106s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:12:36    106s] (I)       blocked tracks on layer2 : = 3285 / 13440 (24.44%)
[03/14 19:12:36    106s] (I)       blocked tracks on layer3 : = 3480 / 19328 (18.00%)
[03/14 19:12:36    106s] (I)       blocked tracks on layer4 : = 2850 / 9105 (31.30%)
[03/14 19:12:36    106s] (I)       blocked tracks on layer5 : = 3480 / 9664 (36.01%)
[03/14 19:12:36    106s] (I)       blocked tracks on layer6 : = 3675 / 9105 (40.36%)
[03/14 19:12:36    106s] (I)       blocked tracks on layer7 : = 1530 / 3216 (47.57%)
[03/14 19:12:36    106s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:12:36    106s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:12:36    106s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:12:36    106s] (I)       After initializing earlyGlobalRoute syMemory usage = 984.6 MB
[03/14 19:12:36    106s] (I)       Loading and dumping file time : 0.17 seconds
[03/14 19:12:36    106s] (I)       ============= Initialization =============
[03/14 19:12:36    106s] (I)       numLocalWires=36588  numGlobalNetBranches=8146  numLocalNetBranches=10166
[03/14 19:12:36    106s] (I)       totalPins=39379  totalGlobalPin=12901 (32.76%)
[03/14 19:12:36    106s] (I)       total 2D Cap : 61333 = (30549 H, 30784 V)
[03/14 19:12:36    106s] (I)       ============  Phase 1a Route ============
[03/14 19:12:36    106s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:12:36    106s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:12:36    106s] (I)       Usage: 11821 = (5055 H, 6766 V) = (16.55% H, 21.98% V) = (5.662e+04um H, 7.578e+04um V)
[03/14 19:12:36    106s] (I)       
[03/14 19:12:36    106s] (I)       ============  Phase 1b Route ============
[03/14 19:12:36    106s] (I)       Usage: 11821 = (5055 H, 6766 V) = (16.55% H, 21.98% V) = (5.662e+04um H, 7.578e+04um V)
[03/14 19:12:36    106s] (I)       
[03/14 19:12:36    106s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 19:12:36    106s] 
[03/14 19:12:36    106s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 19:12:36    106s] Finished Early Global Route rough congestion estimation: mem = 984.6M
[03/14 19:12:36    106s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.230, REAL:0.219, MEM:984.6M
[03/14 19:12:36    106s] earlyGlobalRoute rough estimation gcell size 8 row height
[03/14 19:12:36    106s] OPERPROF: Starting CDPad at level 1, MEM:984.6M
[03/14 19:12:36    106s] CDPadU 0.819 -> 0.820. R=0.688, N=11608
[03/14 19:12:36    106s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.131, MEM:984.6M
[03/14 19:12:36    106s] OPERPROF: Starting npMain at level 1, MEM:984.6M
[03/14 19:12:36    106s] OPERPROF:   Starting npPlace at level 2, MEM:984.6M
[03/14 19:12:37    107s] OPERPROF:   Finished npPlace at level 2, CPU:0.210, REAL:0.212, MEM:984.6M
[03/14 19:12:37    107s] OPERPROF: Finished npMain at level 1, CPU:0.530, REAL:0.545, MEM:984.6M
[03/14 19:12:37    107s] Global placement CDP skipped at cutLevel 7.
[03/14 19:12:37    107s] Iteration  7: Total net bbox = 1.150e+05 (5.12e+04 6.38e+04)
[03/14 19:12:37    107s]               Est.  stn bbox = 1.474e+05 (6.31e+04 8.43e+04)
[03/14 19:12:37    107s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 984.6M
[03/14 19:12:37    107s] Iteration  8: Total net bbox = 1.150e+05 (5.12e+04 6.38e+04)
[03/14 19:12:37    107s]               Est.  stn bbox = 1.474e+05 (6.31e+04 8.43e+04)
[03/14 19:12:37    107s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 984.6M
[03/14 19:12:37    107s] OPERPROF: Starting npMain at level 1, MEM:984.6M
[03/14 19:12:37    107s] OPERPROF:   Starting npPlace at level 2, MEM:984.6M
[03/14 19:12:54    123s] OPERPROF:   Finished npPlace at level 2, CPU:16.070, REAL:16.498, MEM:1000.6M
[03/14 19:12:54    123s] OPERPROF: Finished npMain at level 1, CPU:16.410, REAL:16.834, MEM:1000.6M
[03/14 19:12:54    123s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1000.6M
[03/14 19:12:54    123s] Starting Early Global Route rough congestion estimation: mem = 1000.6M
[03/14 19:12:54    123s] (I)       Reading DB...
[03/14 19:12:54    123s] (I)       Read data from FE... (mem=1000.6M)
[03/14 19:12:54    123s] (I)       Read nodes and places... (mem=1000.6M)
[03/14 19:12:54    123s] (I)       Done Read nodes and places (cpu=0.020s, mem=1000.6M)
[03/14 19:12:54    123s] (I)       Read nets... (mem=1000.6M)
[03/14 19:12:54    123s] (I)       Done Read nets (cpu=0.070s, mem=1000.6M)
[03/14 19:12:54    123s] (I)       Done Read data from FE (cpu=0.090s, mem=1000.6M)
[03/14 19:12:54    123s] (I)       before initializing RouteDB syMemory usage = 1000.6 MB
[03/14 19:12:54    123s] (I)       congestionReportName   : 
[03/14 19:12:54    123s] (I)       layerRangeFor2DCongestion : 
[03/14 19:12:54    123s] (I)       buildTerm2TermWires    : 1
[03/14 19:12:54    123s] (I)       doTrackAssignment      : 1
[03/14 19:12:54    123s] (I)       dumpBookshelfFiles     : 0
[03/14 19:12:54    123s] (I)       numThreads             : 1
[03/14 19:12:54    123s] (I)       bufferingAwareRouting  : false
[03/14 19:12:54    123s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:12:54    123s] (I)       honorPin               : false
[03/14 19:12:54    123s] (I)       honorPinGuide          : true
[03/14 19:12:54    123s] (I)       honorPartition         : false
[03/14 19:12:54    123s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:12:54    123s] (I)       allowPartitionCrossover: false
[03/14 19:12:54    123s] (I)       honorSingleEntry       : true
[03/14 19:12:54    123s] (I)       honorSingleEntryStrong : true
[03/14 19:12:54    123s] (I)       handleViaSpacingRule   : false
[03/14 19:12:54    123s] (I)       handleEolSpacingRule   : false
[03/14 19:12:54    123s] (I)       PDConstraint           : none
[03/14 19:12:54    123s] (I)       expBetterNDRHandling   : false
[03/14 19:12:54    123s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:12:54    123s] (I)       routingEffortLevel     : 3
[03/14 19:12:54    123s] (I)       effortLevel            : standard
[03/14 19:12:54    123s] [NR-eGR] minRouteLayer          : 2
[03/14 19:12:54    123s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:12:54    123s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:12:54    123s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:12:54    123s] (I)       numRowsPerGCell        : 4
[03/14 19:12:54    123s] (I)       speedUpLargeDesign     : 0
[03/14 19:12:54    123s] (I)       multiThreadingTA       : 1
[03/14 19:12:54    123s] (I)       optimizationMode       : false
[03/14 19:12:54    123s] (I)       routeSecondPG          : false
[03/14 19:12:54    123s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:12:54    123s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:12:54    123s] (I)       punchThroughDistance   : 500.00
[03/14 19:12:54    123s] (I)       scenicBound            : 1.15
[03/14 19:12:54    123s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:12:54    123s] (I)       source-to-sink ratio   : 0.00
[03/14 19:12:54    123s] (I)       targetCongestionRatioH : 1.00
[03/14 19:12:54    123s] (I)       targetCongestionRatioV : 1.00
[03/14 19:12:54    123s] (I)       layerCongestionRatio   : 0.70
[03/14 19:12:54    123s] (I)       m1CongestionRatio      : 0.10
[03/14 19:12:54    123s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:12:54    123s] (I)       localRouteEffort       : 1.00
[03/14 19:12:54    123s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:12:54    123s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:12:54    123s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:12:54    123s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:12:54    123s] (I)       routeVias              : 
[03/14 19:12:54    123s] (I)       readTROption           : true
[03/14 19:12:54    123s] (I)       extraSpacingFactor     : 1.00
[03/14 19:12:54    123s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:12:54    123s] (I)       routeSelectedNetsOnly  : false
[03/14 19:12:54    123s] (I)       clkNetUseMaxDemand     : false
[03/14 19:12:54    123s] (I)       extraDemandForClocks   : 0
[03/14 19:12:54    123s] (I)       steinerRemoveLayers    : false
[03/14 19:12:54    123s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:12:54    123s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:12:54    123s] (I)       similarTopologyRoutingFast : false
[03/14 19:12:54    123s] (I)       spanningTreeRefinement : false
[03/14 19:12:54    123s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:12:54    123s] (I)       starting read tracks
[03/14 19:12:54    123s] (I)       build grid graph
[03/14 19:12:54    123s] (I)       build grid graph start
[03/14 19:12:54    123s] [NR-eGR] metal1 has no routable track
[03/14 19:12:54    123s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:12:54    123s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:12:54    123s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:12:54    123s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:12:54    123s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:12:54    123s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:12:54    123s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:12:54    123s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:12:54    123s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:12:54    123s] (I)       build grid graph end
[03/14 19:12:54    123s] (I)       ===========================================================================
[03/14 19:12:54    123s] (I)       == Report All Rule Vias ==
[03/14 19:12:54    123s] (I)       ===========================================================================
[03/14 19:12:54    123s] (I)        Via Rule : (Default)
[03/14 19:12:54    123s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:12:54    123s] (I)       ---------------------------------------------------------------------------
[03/14 19:12:54    123s] (I)        1    9 : via1_8                      1 : via1_4                   
[03/14 19:12:54    123s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:12:54    123s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:12:54    123s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:12:54    123s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:12:54    123s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:12:54    123s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:12:54    123s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:12:54    123s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:12:54    123s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:12:54    123s] (I)       ===========================================================================
[03/14 19:12:54    123s] [NR-eGR] Read 38759 PG shapes in 0.020 seconds
[03/14 19:12:54    123s] 
[03/14 19:12:54    123s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:12:54    123s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:12:54    123s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:12:54    123s] (I)       readDataFromPlaceDB
[03/14 19:12:54    123s] (I)       Read net information..
[03/14 19:12:54    123s] [NR-eGR] Read numTotalNets=12564  numIgnoredNets=0
[03/14 19:12:54    123s] (I)       Read testcase time = 0.010 seconds
[03/14 19:12:54    123s] 
[03/14 19:12:54    123s] (I)       early_global_route_priority property id does not exist.
[03/14 19:12:54    123s] (I)       Start initializing grid graph
[03/14 19:12:54    123s] (I)       End initializing grid graph
[03/14 19:12:54    123s] (I)       Model blockages into capacity
[03/14 19:12:54    123s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:12:54    123s] (I)       Num blockages on layer 1: 7540
[03/14 19:12:54    123s] (I)       Num blockages on layer 2: 7540
[03/14 19:12:54    123s] (I)       Num blockages on layer 3: 7540
[03/14 19:12:54    123s] (I)       Num blockages on layer 4: 7540
[03/14 19:12:54    123s] (I)       Num blockages on layer 5: 6185
[03/14 19:12:54    123s] (I)       Num blockages on layer 6: 2414
[03/14 19:12:54    123s] (I)       Num blockages on layer 7: 0
[03/14 19:12:54    123s] (I)       Num blockages on layer 8: 0
[03/14 19:12:54    123s] (I)       Num blockages on layer 9: 0
[03/14 19:12:54    123s] (I)       Modeling time = 0.000 seconds
[03/14 19:12:54    123s] 
[03/14 19:12:54    123s] (I)       Number of ignored nets = 0
[03/14 19:12:54    123s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:12:54    123s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:12:54    123s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:12:54    123s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:12:54    123s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:12:54    123s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:12:54    123s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:12:54    123s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:12:54    123s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:12:54    123s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:12:54    123s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1000.6 MB
[03/14 19:12:54    123s] (I)       Ndr track 0 does not exist
[03/14 19:12:54    123s] (I)       Layer1  viaCost=200.00
[03/14 19:12:54    123s] (I)       Layer2  viaCost=200.00
[03/14 19:12:54    123s] (I)       Layer3  viaCost=100.00
[03/14 19:12:54    123s] (I)       Layer4  viaCost=100.00
[03/14 19:12:54    123s] (I)       Layer5  viaCost=100.00
[03/14 19:12:54    123s] (I)       Layer6  viaCost=100.00
[03/14 19:12:54    123s] (I)       Layer7  viaCost=100.00
[03/14 19:12:54    123s] (I)       Layer8  viaCost=100.00
[03/14 19:12:54    123s] (I)       Layer9  viaCost=100.00
[03/14 19:12:54    123s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:12:54    123s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:12:54    123s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:12:54    123s] (I)       Site width          :   380  (dbu)
[03/14 19:12:54    123s] (I)       Row height          :  2800  (dbu)
[03/14 19:12:54    123s] (I)       GCell width         : 11200  (dbu)
[03/14 19:12:54    123s] (I)       GCell height        : 11200  (dbu)
[03/14 19:12:54    123s] (I)       Grid                :    31    30    10
[03/14 19:12:54    123s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:12:54    123s] (I)       Vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[03/14 19:12:54    123s] (I)       Horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[03/14 19:12:54    123s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:12:54    123s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:12:54    123s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:12:54    123s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:12:54    123s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:12:54    123s] (I)       Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[03/14 19:12:54    123s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:12:54    123s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:12:54    123s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:12:54    123s] (I)       --------------------------------------------------------
[03/14 19:12:54    123s] 
[03/14 19:12:54    123s] [NR-eGR] ============ Routing rule table ============
[03/14 19:12:54    123s] [NR-eGR] Rule id: 0  Nets: 12564 
[03/14 19:12:54    123s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:12:54    123s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:12:54    123s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:12:54    123s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:12:54    123s] [NR-eGR] ========================================
[03/14 19:12:54    123s] [NR-eGR] 
[03/14 19:12:54    123s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:12:54    123s] (I)       blocked tracks on layer2 : = 6570 / 26880 (24.44%)
[03/14 19:12:54    123s] (I)       blocked tracks on layer3 : = 6844 / 37448 (18.28%)
[03/14 19:12:54    123s] (I)       blocked tracks on layer4 : = 5700 / 18210 (31.30%)
[03/14 19:12:54    123s] (I)       blocked tracks on layer5 : = 6844 / 18724 (36.55%)
[03/14 19:12:54    123s] (I)       blocked tracks on layer6 : = 7350 / 18210 (40.36%)
[03/14 19:12:54    123s] (I)       blocked tracks on layer7 : = 3060 / 6231 (49.11%)
[03/14 19:12:54    123s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:12:54    123s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:12:54    123s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:12:54    123s] (I)       After initializing earlyGlobalRoute syMemory usage = 1000.6 MB
[03/14 19:12:54    123s] (I)       Loading and dumping file time : 0.15 seconds
[03/14 19:12:54    123s] (I)       ============= Initialization =============
[03/14 19:12:54    123s] (I)       numLocalWires=26143  numGlobalNetBranches=6384  numLocalNetBranches=6707
[03/14 19:12:54    123s] (I)       totalPins=39379  totalGlobalPin=20320 (51.60%)
[03/14 19:12:54    123s] (I)       total 2D Cap : 120177 = (58835 H, 61342 V)
[03/14 19:12:54    123s] (I)       ============  Phase 1a Route ============
[03/14 19:12:54    123s] (I)       Phase 1a runs 0.01 seconds
[03/14 19:12:54    123s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:12:54    123s] (I)       Usage: 25677 = (11442 H, 14235 V) = (19.45% H, 23.21% V) = (6.408e+04um H, 7.972e+04um V)
[03/14 19:12:54    123s] (I)       
[03/14 19:12:54    123s] (I)       ============  Phase 1b Route ============
[03/14 19:12:54    123s] (I)       Usage: 25677 = (11442 H, 14235 V) = (19.45% H, 23.21% V) = (6.408e+04um H, 7.972e+04um V)
[03/14 19:12:54    123s] (I)       
[03/14 19:12:54    123s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 19:12:54    123s] 
[03/14 19:12:54    123s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 19:12:54    123s] Finished Early Global Route rough congestion estimation: mem = 1000.6M
[03/14 19:12:54    123s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.210, REAL:0.213, MEM:1000.6M
[03/14 19:12:54    123s] earlyGlobalRoute rough estimation gcell size 4 row height
[03/14 19:12:54    123s] OPERPROF: Starting CDPad at level 1, MEM:1000.6M
[03/14 19:12:54    124s] CDPadU 0.820 -> 0.821. R=0.688, N=11608
[03/14 19:12:54    124s] OPERPROF: Finished CDPad at level 1, CPU:0.150, REAL:0.146, MEM:1000.6M
[03/14 19:12:54    124s] OPERPROF: Starting npMain at level 1, MEM:1000.6M
[03/14 19:12:54    124s] OPERPROF:   Starting npPlace at level 2, MEM:1000.6M
[03/14 19:12:55    124s] OPERPROF:   Finished npPlace at level 2, CPU:0.250, REAL:0.247, MEM:1000.6M
[03/14 19:12:55    124s] OPERPROF: Finished npMain at level 1, CPU:0.560, REAL:0.565, MEM:1000.6M
[03/14 19:12:55    124s] Global placement CDP skipped at cutLevel 9.
[03/14 19:12:55    124s] Iteration  9: Total net bbox = 1.201e+05 (5.31e+04 6.70e+04)
[03/14 19:12:55    124s]               Est.  stn bbox = 1.539e+05 (6.52e+04 8.87e+04)
[03/14 19:12:55    124s]               cpu = 0:00:17.4 real = 0:00:18.0 mem = 1000.6M
[03/14 19:12:55    124s] Iteration 10: Total net bbox = 1.201e+05 (5.31e+04 6.70e+04)
[03/14 19:12:55    124s]               Est.  stn bbox = 1.539e+05 (6.52e+04 8.87e+04)
[03/14 19:12:55    124s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1000.6M
[03/14 19:12:55    124s] OPERPROF: Starting npMain at level 1, MEM:1000.6M
[03/14 19:12:55    124s] OPERPROF:   Starting npPlace at level 2, MEM:1000.6M
[03/14 19:13:26    155s] OPERPROF:   Finished npPlace at level 2, CPU:30.610, REAL:31.322, MEM:1002.6M
[03/14 19:13:26    155s] OPERPROF: Finished npMain at level 1, CPU:30.940, REAL:31.644, MEM:1002.6M
[03/14 19:13:26    155s] Iteration 11: Total net bbox = 1.200e+05 (5.39e+04 6.62e+04)
[03/14 19:13:26    155s]               Est.  stn bbox = 1.525e+05 (6.58e+04 8.68e+04)
[03/14 19:13:26    155s]               cpu = 0:00:31.0 real = 0:00:31.0 mem = 1002.6M
[03/14 19:13:26    155s] Iteration 12: Total net bbox = 1.200e+05 (5.39e+04 6.62e+04)
[03/14 19:13:26    155s]               Est.  stn bbox = 1.525e+05 (6.58e+04 8.68e+04)
[03/14 19:13:26    155s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1002.6M
[03/14 19:13:26    155s] [adp] clock
[03/14 19:13:26    155s] [adp] weight, nr nets, wire length
[03/14 19:13:26    155s] [adp]      0        1  326.097500
[03/14 19:13:26    155s] [adp] data
[03/14 19:13:26    155s] [adp] weight, nr nets, wire length
[03/14 19:13:26    155s] [adp]      0    12563  119701.087000
[03/14 19:13:26    155s] [adp] 0.000000|0.000000|0.000000
[03/14 19:13:26    155s] Iteration 13: Total net bbox = 1.200e+05 (5.39e+04 6.62e+04)
[03/14 19:13:26    155s]               Est.  stn bbox = 1.525e+05 (6.58e+04 8.68e+04)
[03/14 19:13:26    155s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1002.6M
[03/14 19:13:26    155s] Finished Global Placement (cpu=0:01:57, real=0:02:00, mem=1002.6M)
[03/14 19:13:27    155s] 0 delay mode for cte disabled.
[03/14 19:13:27    155s] SKP cleared!
[03/14 19:13:27    155s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/14 19:13:27    155s] net ignore based on current view = 0
[03/14 19:13:27    155s] Solver runtime cpu: 0:01:46 real: 0:01:48
[03/14 19:13:27    155s] Core Placement runtime cpu: 0:01:56 real: 0:02:00
[03/14 19:13:27    155s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1002.6M
[03/14 19:13:27    155s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1002.6M
[03/14 19:13:27    155s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:13:27    155s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1002.6M
[03/14 19:13:27    155s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1002.6M
[03/14 19:13:27    155s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:13:27    156s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:13:27    156s] SiteArray: use 391,920 bytes
[03/14 19:13:27    156s] SiteArray: current memory after site array memory allocation 1002.6M
[03/14 19:13:27    156s] SiteArray: FP blocked sites are writable
[03/14 19:13:27    156s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:13:27    156s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.050, REAL:0.054, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.090, REAL:0.089, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF:       Starting CMU at level 4, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:1002.6M
[03/14 19:13:27    156s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1002.6MB).
[03/14 19:13:27    156s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.134, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.134, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF: Starting RefinePlace at level 1, MEM:1002.6M
[03/14 19:13:27    156s] *** Starting place_detail (0:02:36 mem=1002.6M) ***
[03/14 19:13:27    156s] Total net bbox length = 1.200e+05 (5.386e+04 6.617e+04) (ext = 5.067e+03)
[03/14 19:13:27    156s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:13:27    156s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1002.6M
[03/14 19:13:27    156s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1002.6M
[03/14 19:13:27    156s] Starting refinePlace ...
[03/14 19:13:27    156s] ** Cut row section cpu time 0:00:00.0.
[03/14 19:13:27    156s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 19:13:27    156s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1002.6MB) @(0:02:36 - 0:02:36).
[03/14 19:13:27    156s] Move report: preRPlace moves 11608 insts, mean move: 0.47 um, max move: 2.29 um
[03/14 19:13:27    156s] 	Max move on inst (g183717): (138.12, 121.16) --> (138.51, 123.06)
[03/14 19:13:27    156s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[03/14 19:13:27    156s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 19:13:27    156s] Placement tweakage begins.
[03/14 19:13:27    156s] wire length = 1.510e+05
[03/14 19:13:30    159s] wire length = 1.458e+05
[03/14 19:13:30    159s] Placement tweakage ends.
[03/14 19:13:30    159s] Move report: tweak moves 3177 insts, mean move: 1.31 um, max move: 11.97 um
[03/14 19:13:30    159s] 	Max move on inst (mem_addr_reg[28]): (16.72, 6.86) --> (4.75, 6.86)
[03/14 19:13:30    159s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.3, real=0:00:03.0, mem=1002.6MB) @(0:02:36 - 0:02:40).
[03/14 19:13:30    159s] 
[03/14 19:13:30    159s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 19:13:31    160s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:13:31    160s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1002.6MB) @(0:02:40 - 0:02:40).
[03/14 19:13:31    160s] Move report: Detail placement moves 11608 insts, mean move: 0.75 um, max move: 12.21 um
[03/14 19:13:31    160s] 	Max move on inst (mem_addr_reg[28]): (16.67, 7.15) --> (4.75, 6.86)
[03/14 19:13:31    160s] 	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1002.6MB
[03/14 19:13:31    160s] Statistics of distance of Instance movement in refine placement:
[03/14 19:13:31    160s]   maximum (X+Y) =        12.21 um
[03/14 19:13:31    160s]   inst (mem_addr_reg[28]) with max move: (16.672, 7.1455) -> (4.75, 6.86)
[03/14 19:13:31    160s]   mean    (X+Y) =         0.75 um
[03/14 19:13:31    160s] Summary Report:
[03/14 19:13:31    160s] Instances move: 11608 (out of 11608 movable)
[03/14 19:13:31    160s] Instances flipped: 0
[03/14 19:13:31    160s] Mean displacement: 0.75 um
[03/14 19:13:31    160s] Max displacement: 12.21 um (Instance: mem_addr_reg[28]) (16.672, 7.1455) -> (4.75, 6.86)
[03/14 19:13:31    160s] 	Length: 26 sites, height: 1 rows, site name: [03/14 19:13:31    160s] Total instances moved : 11608
FreePDK45_38x28_10R_NP_162NW_34O, cell type: SDFFR_X2
[03/14 19:13:31    160s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.290, REAL:4.346, MEM:1002.6M
[03/14 19:13:31    160s] Total net bbox length = 1.171e+05 (5.027e+04 6.679e+04) (ext = 5.058e+03)
[03/14 19:13:31    160s] Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1002.6MB
[03/14 19:13:31    160s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:04.0, mem=1002.6MB) @(0:02:36 - 0:02:40).
[03/14 19:13:31    160s] *** Finished place_detail (0:02:40 mem=1002.6M) ***
[03/14 19:13:31    160s] OPERPROF: Finished RefinePlace at level 1, CPU:4.380, REAL:4.428, MEM:1002.6M
[03/14 19:13:31    160s] *** Finished Initial Placement (cpu=0:02:03, real=0:02:07, mem=1002.6M) ***
[03/14 19:13:31    160s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:13:31    160s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1002.6M
[03/14 19:13:31    160s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1002.6M
[03/14 19:13:31    160s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:13:31    160s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:13:31    160s] SiteArray: use 391,920 bytes
[03/14 19:13:31    160s] SiteArray: current memory after site array memory allocation 1002.6M
[03/14 19:13:31    160s] SiteArray: FP blocked sites are writable
[03/14 19:13:31    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:13:31    160s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1002.6M
[03/14 19:13:31    160s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.050, REAL:0.051, MEM:1002.6M
[03/14 19:13:31    160s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1002.6M
[03/14 19:13:31    160s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.088, MEM:1002.6M
[03/14 19:13:31    160s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1002.6M
[03/14 19:13:31    160s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.011, MEM:1002.6M
[03/14 19:13:31    160s] default core: bins with density > 0.750 = 23.61 % ( 34 / 144 )
[03/14 19:13:31    160s] Density distribution unevenness ratio = 5.719%
[03/14 19:13:31    160s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:13:31    160s] UM:                                                                   final
[03/14 19:13:31    160s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:13:31    160s] UM:                                                                   global_place
[03/14 19:13:32    160s] User Input Parameters:
[03/14 19:13:32    160s] - Congestion Driven    : On
[03/14 19:13:32    160s] - Timing Driven        : Off
[03/14 19:13:32    160s] - Area-Violation Based : On
[03/14 19:13:32    160s] - Start Rollback Level : -5
[03/14 19:13:32    160s] - Legalized            : On
[03/14 19:13:32    160s] - Window Based         : Off
[03/14 19:13:32    160s] - eDen incr mode       : Off
[03/14 19:13:32    160s] 
[03/14 19:13:32    160s] 
[03/14 19:13:32    160s] Starting congestion repair ...
[03/14 19:13:32    160s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1002.6M
[03/14 19:13:32    160s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:1002.6M
[03/14 19:13:32    160s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1002.6M
[03/14 19:13:32    160s] Starting Early Global Route congestion estimation: mem = 1002.6M
[03/14 19:13:32    160s] (I)       Reading DB...
[03/14 19:13:32    160s] (I)       Read data from FE... (mem=1002.6M)
[03/14 19:13:32    160s] (I)       Read nodes and places... (mem=1002.6M)
[03/14 19:13:32    160s] (I)       Done Read nodes and places (cpu=0.020s, mem=1002.6M)
[03/14 19:13:32    160s] (I)       Read nets... (mem=1002.6M)
[03/14 19:13:32    160s] (I)       Done Read nets (cpu=0.060s, mem=1002.6M)
[03/14 19:13:32    160s] (I)       Done Read data from FE (cpu=0.080s, mem=1002.6M)
[03/14 19:13:32    160s] (I)       before initializing RouteDB syMemory usage = 1002.6 MB
[03/14 19:13:32    160s] (I)       congestionReportName   : 
[03/14 19:13:32    160s] (I)       layerRangeFor2DCongestion : 
[03/14 19:13:32    160s] (I)       buildTerm2TermWires    : 1
[03/14 19:13:32    160s] (I)       doTrackAssignment      : 1
[03/14 19:13:32    160s] (I)       dumpBookshelfFiles     : 0
[03/14 19:13:32    160s] (I)       numThreads             : 1
[03/14 19:13:32    160s] (I)       bufferingAwareRouting  : false
[03/14 19:13:32    160s] (I)       honorPin               : false
[03/14 19:13:32    160s] (I)       honorPinGuide          : true
[03/14 19:13:32    160s] (I)       honorPartition         : false
[03/14 19:13:32    160s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:13:32    160s] (I)       allowPartitionCrossover: false
[03/14 19:13:32    160s] (I)       honorSingleEntry       : true
[03/14 19:13:32    160s] (I)       honorSingleEntryStrong : true
[03/14 19:13:32    160s] (I)       handleViaSpacingRule   : false
[03/14 19:13:32    160s] (I)       handleEolSpacingRule   : false
[03/14 19:13:32    160s] (I)       PDConstraint           : none
[03/14 19:13:32    160s] (I)       expBetterNDRHandling   : false
[03/14 19:13:32    160s] (I)       routingEffortLevel     : 3
[03/14 19:13:32    160s] (I)       [03/14 19:13:32    160s] [NR-eGR] honorMsvRouteConstraint: false
effortLevel            : standard
[03/14 19:13:32    160s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:13:32    160s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:13:32    160s] (I)       [03/14 19:13:32    160s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:13:32    160s] [NR-eGR] minRouteLayer          : 2
[03/14 19:13:32    160s] [NR-eGR] maxRouteLayer          : 127
numRowsPerGCell        : 1
[03/14 19:13:32    160s] (I)       speedUpLargeDesign     : 0
[03/14 19:13:32    160s] (I)       multiThreadingTA       : 1
[03/14 19:13:32    160s] (I)       optimizationMode       : false
[03/14 19:13:32    160s] (I)       routeSecondPG          : false
[03/14 19:13:32    160s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:13:32    160s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:13:32    160s] (I)       punchThroughDistance   : 500.00
[03/14 19:13:32    160s] (I)       scenicBound            : 1.15
[03/14 19:13:32    160s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:13:32    160s] (I)       source-to-sink ratio   : 0.00
[03/14 19:13:32    160s] (I)       targetCongestionRatioH : 1.00
[03/14 19:13:32    160s] (I)       targetCongestionRatioV : 1.00
[03/14 19:13:32    160s] (I)       layerCongestionRatio   : 0.70
[03/14 19:13:32    160s] (I)       m1CongestionRatio      : 0.10
[03/14 19:13:32    160s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:13:32    160s] (I)       localRouteEffort       : 1.00
[03/14 19:13:32    160s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:13:32    160s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:13:32    160s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:13:32    160s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:13:32    160s] (I)       routeVias              : 
[03/14 19:13:32    160s] (I)       readTROption           : true
[03/14 19:13:32    160s] (I)       extraSpacingFactor     : 1.00
[03/14 19:13:32    160s] (I)       routeSelectedNetsOnly  : false
[03/14 19:13:32    160s] (I)       clkNetUseMaxDemand     : false
[03/14 19:13:32    160s] (I)       extraDemandForClocks   : 0
[03/14 19:13:32    160s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:13:32    160s] (I)       steinerRemoveLayers    : false
[03/14 19:13:32    160s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:13:32    160s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:13:32    160s] (I)       similarTopologyRoutingFast : false
[03/14 19:13:32    160s] (I)       spanningTreeRefinement : false
[03/14 19:13:32    160s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:13:32    160s] (I)       starting read tracks
[03/14 19:13:32    160s] (I)       build grid graph
[03/14 19:13:32    160s] (I)       build grid graph start
[03/14 19:13:32    160s] (I)       build grid graph end
[03/14 19:13:32    160s] [NR-eGR] metal1 has no routable track
[03/14 19:13:32    160s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:13:32    160s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:13:32    160s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:13:32    160s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:13:32    160s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:13:32    160s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:13:32    160s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:13:32    160s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:13:32    160s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:13:32    160s] (I)       ===========================================================================
[03/14 19:13:32    160s] (I)       == Report All Rule Vias ==
[03/14 19:13:32    160s] (I)       ===========================================================================
[03/14 19:13:32    160s] (I)        Via Rule : (Default)
[03/14 19:13:32    160s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:13:32    160s] (I)       ---------------------------------------------------------------------------
[03/14 19:13:32    160s] (I)        1    9 : via1_8                      1 : via1_4                   
[03/14 19:13:32    160s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:13:32    160s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:13:32    160s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:13:32    160s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:13:32    160s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:13:32    160s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:13:32    160s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:13:32    160s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:13:32    160s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:13:32    160s] (I)       ===========================================================================
[03/14 19:13:32    160s] [NR-eGR] Read 38759 PG shapes in 0.010 seconds
[03/14 19:13:32    160s] 
[03/14 19:13:32    160s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:13:32    160s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:13:32    160s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:13:32    161s] (I)       readDataFromPlaceDB
[03/14 19:13:32    161s] (I)       Read net information..
[03/14 19:13:32    161s] (I)       Read testcase time = 0.010 seconds
[03/14 19:13:32    161s] 
[03/14 19:13:32    161s] [NR-eGR] Read numTotalNets=12564  numIgnoredNets=0
[03/14 19:13:32    161s] (I)       early_global_route_priority property id does not exist.
[03/14 19:13:32    161s] (I)       Start initializing grid graph
[03/14 19:13:32    161s] (I)       End initializing grid graph
[03/14 19:13:32    161s] (I)       Model blockages into capacity
[03/14 19:13:32    161s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:13:32    161s] (I)       Num blockages on layer 1: 7540
[03/14 19:13:32    161s] (I)       Num blockages on layer 2: 7540
[03/14 19:13:32    161s] (I)       Num blockages on layer 3: 7540
[03/14 19:13:32    161s] (I)       Num blockages on layer 4: 7540
[03/14 19:13:32    161s] (I)       Num blockages on layer 5: 6185
[03/14 19:13:32    161s] (I)       Num blockages on layer 6: 2414
[03/14 19:13:32    161s] (I)       Num blockages on layer 7: 0
[03/14 19:13:32    161s] (I)       Num blockages on layer 8: 0
[03/14 19:13:32    161s] (I)       Num blockages on layer 9: 0
[03/14 19:13:32    161s] (I)       Modeling time = 0.010 seconds
[03/14 19:13:32    161s] 
[03/14 19:13:32    161s] (I)       Number of ignored nets = 0
[03/14 19:13:32    161s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:13:32    161s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:13:32    161s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:13:32    161s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:13:32    161s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:13:32    161s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:13:32    161s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:13:32    161s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:13:32    161s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:13:32    161s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:13:32    161s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1002.6 MB
[03/14 19:13:32    161s] (I)       Ndr track 0 does not exist
[03/14 19:13:32    161s] (I)       Layer1  viaCost=200.00
[03/14 19:13:32    161s] (I)       Layer2  viaCost=200.00
[03/14 19:13:32    161s] (I)       Layer3  viaCost=100.00
[03/14 19:13:32    161s] (I)       Layer4  viaCost=100.00
[03/14 19:13:32    161s] (I)       Layer5  viaCost=100.00
[03/14 19:13:32    161s] (I)       Layer6  viaCost=100.00
[03/14 19:13:32    161s] (I)       Layer7  viaCost=100.00
[03/14 19:13:32    161s] (I)       Layer8  viaCost=100.00
[03/14 19:13:32    161s] (I)       Layer9  viaCost=100.00
[03/14 19:13:32    161s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:13:32    161s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:13:32    161s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:13:32    161s] (I)       Site width          :   380  (dbu)
[03/14 19:13:32    161s] (I)       Row height          :  2800  (dbu)
[03/14 19:13:32    161s] (I)       GCell width         :  2800  (dbu)
[03/14 19:13:32    161s] (I)       GCell height        :  2800  (dbu)
[03/14 19:13:32    161s] (I)       Grid                :   121   120    10
[03/14 19:13:32    161s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:13:32    161s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:13:32    161s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:13:32    161s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:13:32    161s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:13:32    161s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:13:32    161s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:13:32    161s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:13:32    161s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:13:32    161s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:13:32    161s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:13:32    161s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:13:32    161s] (I)       --------------------------------------------------------
[03/14 19:13:32    161s] 
[03/14 19:13:32    161s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:13:32    161s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:13:32    161s] (I)       NumUsedTracks:  L1=1  L2=1[03/14 19:13:32    161s] [NR-eGR] ============ Routing rule table ============
[03/14 19:13:32    161s] [NR-eGR] Rule id: 0  Nets: 12564 
  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:13:32    161s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:13:32    161s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:13:32    161s] [NR-eGR] ========================================
[03/14 19:13:32    161s] [NR-eGR] 
[03/14 19:13:32    161s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 19:13:32    161s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:13:32    161s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:13:32    161s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:13:32    161s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 19:13:32    161s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 19:13:32    161s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:13:32    161s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:13:32    161s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:13:32    161s] (I)       After initializing earlyGlobalRoute syMemory usage = 1002.6 MB
[03/14 19:13:32    161s] (I)       Loading and dumping file time : 0.15 seconds
[03/14 19:13:32    161s] (I)       ============= Initialization =============
[03/14 19:13:32    161s] (I)       totalPins=39379  totalGlobalPin=36277 (92.12%)
[03/14 19:13:32    161s] (I)       total 2D Cap : 468137 = (226286 H, 241851 V)
[03/14 19:13:32    161s] (I)       ============  Phase 1a Route ============
[03/14 19:13:32    161s] [NR-eGR] Layer group 1: route 12564 net(s) in layer range [2, 10]
[03/14 19:13:32    161s] (I)       Phase 1a runs 0.04 seconds
[03/14 19:13:32    161s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:13:32    161s] (I)       Usage: 100847 = (43532 H, 57315 V) = (19.24% H, 23.70% V) = (6.094e+04um H, 8.024e+04um V)
[03/14 19:13:32    161s] (I)       
[03/14 19:13:32    161s] (I)       ============  Phase 1b Route ============
[03/14 19:13:32    161s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:13:32    161s] (I)       Usage: 100929 = (43602 H, 57327 V) = (19.27% H, 23.70% V) = (6.104e+04um H, 8.026e+04um V)
[03/14 19:13:32    161s] (I)       
[03/14 19:13:32    161s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.36% V. EstWL: 1.413006e+05um
[03/14 19:13:32    161s] (I)       ============  Phase 1c Route ============
[03/14 19:13:32    161s] (I)       Level2 Grid: 25 x 24
[03/14 19:13:32    161s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:13:32    161s] (I)       Usage: 100929 = (43602 H, 57327 V) = (19.27% H, 23.70% V) = (6.104e+04um H, 8.026e+04um V)
[03/14 19:13:32    161s] (I)       
[03/14 19:13:32    161s] (I)       ============  Phase 1d Route ============
[03/14 19:13:32    161s] (I)       Phase 1d runs 0.01 seconds
[03/14 19:13:32    161s] (I)       Usage: 100946 = (43618 H, 57328 V) = (19.28% H, 23.70% V) = (6.107e+04um H, 8.026e+04um V)
[03/14 19:13:32    161s] (I)       
[03/14 19:13:32    161s] (I)       ============  Phase 1e Route ============
[03/14 19:13:32    161s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:13:32    161s] (I)       Usage: 100946 = (43618 H, 57328 V) = (19.28% H, 23.70% V) = (6.107e+04um H, 8.026e+04um V)
[03/14 19:13:32    161s] (I)       
[03/14 19:13:32    161s] (I)       ============  Phase 1l Route ============
[03/14 19:13:32    161s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 1.413244e+05um
[03/14 19:13:32    161s] [NR-eGR] 
[03/14 19:13:32    161s] (I)       Phase 1l runs 0.09 seconds
[03/14 19:13:32    161s] (I)       
[03/14 19:13:32    161s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:13:32    161s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/14 19:13:32    161s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/14 19:13:32    161s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/14 19:13:32    161s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 19:13:32    161s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:32    161s] [NR-eGR]  metal2  (2)       249( 1.73%)        13( 0.09%)         1( 0.01%)   ( 1.83%) 
[03/14 19:13:32    161s] [NR-eGR]  metal3  (3)         3( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/14 19:13:32    161s] [NR-eGR]  metal4  (4)       163( 1.13%)         0( 0.00%)         0( 0.00%)   ( 1.13%) 
[03/14 19:13:32    161s] [NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/14 19:13:32    161s] [NR-eGR]  metal6  (6)         4( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/14 19:13:32    161s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:32    161s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:32    161s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:32    161s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:32    161s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 19:13:32    161s] [NR-eGR] Total              420( 0.36%)        13( 0.01%)         1( 0.00%)   ( 0.37%) 
[03/14 19:13:32    161s] [NR-eGR] 
[03/14 19:13:32    161s] (I)       Total Global Routing Runtime: 0.25 seconds
[03/14 19:13:32    161s] (I)       total 2D Cap : 474985 = (229912 H, 245073 V)
[03/14 19:13:32    161s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[03/14 19:13:32    161s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[03/14 19:13:32    161s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 1002.6M
[03/14 19:13:32    161s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.410, REAL:0.461, MEM:1002.6M
[03/14 19:13:32    161s] OPERPROF: Starting HotSpotCal at level 1, MEM:1002.6M
[03/14 19:13:32    161s] [hotspot] +------------+---------------+---------------+
[03/14 19:13:32    161s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 19:13:32    161s] [hotspot] +------------+---------------+---------------+
[03/14 19:13:32    161s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 19:13:32    161s] [hotspot] +------------+---------------+---------------+
[03/14 19:13:32    161s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 19:13:32    161s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 19:13:32    161s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:1002.6M
[03/14 19:13:32    161s] 
[03/14 19:13:32    161s] === incrementalPlace Internal Loop 1 ===
[03/14 19:13:32    161s] Skipped repairing congestion.
[03/14 19:13:32    161s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1002.6M
[03/14 19:13:32    161s] Starting Early Global Route wiring: mem = 1002.6M
[03/14 19:13:32    161s] (I)       ============= track Assignment ============
[03/14 19:13:32    161s] (I)       extract Global 3D Wires
[03/14 19:13:32    161s] (I)       Extract Global WL : time=0.01
[03/14 19:13:32    161s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[03/14 19:13:32    161s] (I)       Initialization real time=0.00 seconds
[03/14 19:13:32    161s] (I)       Run Multi-thread track assignment
[03/14 19:13:32    161s] (I)       Kernel real time=0.23 seconds
[03/14 19:13:32    161s] (I)       End Greedy Track Assignment
[03/14 19:13:33    161s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:13:33    161s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 39143
[03/14 19:13:33    161s] [NR-eGR] metal2  (2V) length: 3.843734e+04um, number of vias: 49329
[03/14 19:13:33    161s] [NR-eGR] metal3  (3H) length: 5.312077e+04um, number of vias: 15978
[03/14 19:13:33    161s] [NR-eGR] metal4  (4V) length: 3.241272e+04um, number of vias: 2672
[03/14 19:13:33    161s] [NR-eGR] metal5  (5H) length: 1.161242e+04um, number of vias: 2121
[03/14 19:13:33    161s] [NR-eGR] metal6  (6V) length: 1.440378e+04um, number of vias: 210
[03/14 19:13:33    161s] [NR-eGR] metal7  (7H) length: 6.488595e+02um, number of vias: 161
[03/14 19:13:33    161s] [NR-eGR] metal8  (8V) length: 2.224912e+03um, number of vias: 2
[03/14 19:13:33    161s] [NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[03/14 19:13:33    161s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[03/14 19:13:33    161s] [NR-eGR] Total length: 1.528616e+05um, number of vias: 109616
[03/14 19:13:33    161s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:13:33    161s] [NR-eGR] Total eGR-routed clock nets wire length: 5.399855e+03um 
[03/14 19:13:33    161s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:13:33    161s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.490, REAL:0.494, MEM:974.2M
[03/14 19:13:33    161s] Early Global Route wiring runtime: 0.49 seconds, mem = 974.2M
[03/14 19:13:33    161s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[03/14 19:13:33    161s] ***** Total cpu  0:2:7
[03/14 19:13:33    161s] ***** Total real time  0:2:12
[03/14 19:13:33    162s] **place_design ... cpu = 0: 2: 8, real = 0: 2:12, mem = 972.1M **
[03/14 19:13:33    162s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 19:13:33    162s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:13:33    162s] UM:                                                                   final
[03/14 19:13:33    162s] OPERPROF: Starting spInitSiteArr at level 1, MEM:972.1M
[03/14 19:13:33    162s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:972.1M
[03/14 19:13:34    162s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:972.1M
[03/14 19:13:34    162s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.050, REAL:0.051, MEM:972.1M
[03/14 19:13:34    162s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:972.1M
[03/14 19:13:34    162s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.086, MEM:972.1M
[03/14 19:13:34    163s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:13:34    163s] UM:        133.88            631                                      place_design
[03/14 19:13:34    163s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[03/14 19:13:34    163s] Info: 1 threads available for lower-level modules during optimization.
[03/14 19:13:34    163s] GigaOpt running with 1 threads.
[03/14 19:13:34    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:972.1M
[03/14 19:13:34    163s] #spOpts: N=45 minPadR=1.1 
[03/14 19:13:34    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:972.1M
[03/14 19:13:34    163s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:972.1M
[03/14 19:13:34    163s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:13:34    163s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:13:34    163s] SiteArray: use 391,920 bytes
[03/14 19:13:34    163s] SiteArray: current memory after site array memory allocation 972.1M
[03/14 19:13:34    163s] SiteArray: FP blocked sites are writable
[03/14 19:13:34    163s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:13:34    163s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:972.1M
[03/14 19:13:34    163s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.051, MEM:972.1M
[03/14 19:13:34    163s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.083, MEM:972.1M
[03/14 19:13:34    163s] OPERPROF:     Starting CMU at level 3, MEM:972.1M
[03/14 19:13:34    163s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:972.1M
[03/14 19:13:34    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.091, MEM:972.1M
[03/14 19:13:34    163s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=972.1MB).
[03/14 19:13:34    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.120, MEM:972.1M
[03/14 19:13:35    163s] Updating RC grid for preRoute extraction ...
[03/14 19:13:35    163s] Initializing multi-corner capacitance tables ... 
[03/14 19:13:35    164s] Initializing multi-corner resistance tables ...
[03/14 19:13:35    164s] 
[03/14 19:13:35    164s] Creating Lib Analyzer ...
[03/14 19:13:35    164s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:13:35    164s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:13:35    164s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:13:35    164s] 
[03/14 19:13:35    164s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:45 mem=974.1M
[03/14 19:13:35    164s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:45 mem=974.1M
[03/14 19:13:35    164s] Creating Lib Analyzer, finished. 
[03/14 19:13:35    164s] #optDebug: fT-S <1 2 3 1 0>
[03/14 19:13:35    164s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/14 19:13:35    164s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/14 19:13:35    164s] *** Timing Optimization ... ***
[03/14 19:13:35    164s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 731.5M, totSessionCpu=0:02:45 **
[03/14 19:13:35    164s] *** opt_design -pre_cts ***
[03/14 19:13:35    164s] DRC Margin: user margin 0.0; extra margin 0.2
[03/14 19:13:35    164s] Setup Target Slack: user slack 0; extra slack 0.0
[03/14 19:13:35    164s] Hold Target Slack: user slack 0
[03/14 19:13:35    164s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/14 19:13:35    164s] Type 'man IMPOPT-3195' for more detail.
[03/14 19:13:36    164s] OPERPROF: Starting spInitSiteArr at level 1, MEM:974.1M
[03/14 19:13:36    164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:974.1M
[03/14 19:13:36    164s] Multi-VT timing optimization disabled based on library information.
[03/14 19:13:36    164s] Deleting Cell Server ...
[03/14 19:13:36    164s] Deleting Lib Analyzer.
[03/14 19:13:36    164s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 19:13:36    164s] Summary for sequential cells identification: 
[03/14 19:13:36    164s]   Identified SBFF number: 16
[03/14 19:13:36    164s]   Identified MBFF number: 0
[03/14 19:13:36    164s]   Identified SB Latch number: 0
[03/14 19:13:36    164s]   Identified MB Latch number: 0
[03/14 19:13:36    164s]   Not identified SBFF number: 0
[03/14 19:13:36    164s]   Not identified MBFF number: 0
[03/14 19:13:36    164s]   Not identified SB Latch number: 0
[03/14 19:13:36    164s]   Not identified MB Latch number: 0
[03/14 19:13:36    164s]   Number of sequential cells which are not FFs: 13
[03/14 19:13:36    164s]  Visiting view : default_emulate_view
[03/14 19:13:36    164s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[03/14 19:13:36    164s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[03/14 19:13:36    164s]  Visiting view : default_emulate_view
[03/14 19:13:36    164s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[03/14 19:13:36    164s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[03/14 19:13:36    164s]  Setting StdDelay to 10.10
[03/14 19:13:36    164s] Creating Cell Server, finished. 
[03/14 19:13:36    164s] 
[03/14 19:13:36    164s] Deleting Cell Server ...
[03/14 19:13:36    164s] 
[03/14 19:13:36    164s] Creating Lib Analyzer ...
[03/14 19:13:36    164s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 19:13:36    164s] Summary for sequential cells identification: 
[03/14 19:13:36    164s]   Identified SBFF number: 16
[03/14 19:13:36    164s]   Identified MBFF number: 0
[03/14 19:13:36    164s]   Identified SB Latch number: 0
[03/14 19:13:36    164s]   Identified MB Latch number: 0
[03/14 19:13:36    164s]   Not identified SBFF number: 0
[03/14 19:13:36    164s]   Not identified MBFF number: 0
[03/14 19:13:36    164s]   Not identified SB Latch number: 0
[03/14 19:13:36    164s]   Not identified MB Latch number: 0
[03/14 19:13:36    164s]   Number of sequential cells which are not FFs: 13
[03/14 19:13:36    164s]  Visiting view : default_emulate_view
[03/14 19:13:36    164s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[03/14 19:13:36    164s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[03/14 19:13:36    164s]  Visiting view : default_emulate_view
[03/14 19:13:36    164s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[03/14 19:13:36    164s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[03/14 19:13:36    164s]  Setting StdDelay to 10.10
[03/14 19:13:36    164s] Creating Cell Server, finished. 
[03/14 19:13:36    164s] 
[03/14 19:13:36    164s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:13:36    164s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:13:36    164s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:13:36    164s] 
[03/14 19:13:36    165s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:45 mem=974.1M
[03/14 19:13:36    165s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:45 mem=974.1M
[03/14 19:13:36    165s] Creating Lib Analyzer, finished. 
[03/14 19:13:36    165s] ### Creating LA Mngr. totSessionCpu=0:02:45 mem=974.1M
[03/14 19:13:36    165s] ### Creating LA Mngr, finished. totSessionCpu=0:02:45 mem=974.1M
[03/14 19:13:36    165s] [NR-eGR] Started earlyGlobalRoute kernel
[03/14 19:13:36    165s] [NR-eGR] Initial Peak syMemory usage = 974.1 MB
[03/14 19:13:36    165s] (I)       Reading DB...
[03/14 19:13:36    165s] (I)       Read data from FE... (mem=974.1M)
[03/14 19:13:36    165s] (I)       Read nodes and places... (mem=974.1M)
[03/14 19:13:36    165s] (I)       Number of ignored instance 0
[03/14 19:13:36    165s] (I)       numMoveCells=11608, numMacros=0  numPads=402  numMultiRowHeightInsts=0
[03/14 19:13:36    165s] (I)       Done Read nodes and places (cpu=0.020s, mem=976.2M)
[03/14 19:13:36    165s] (I)       Read nets... (mem=976.2M)
[03/14 19:13:36    165s] (I)       numNets=12564  ignoredNets=635
[03/14 19:13:36    165s] (I)       Done Read nets (cpu=0.060s, mem=978.2M)
[03/14 19:13:36    165s] (I)       Read rows... (mem=978.2M)
[03/14 19:13:36    165s] (I)       Done Read rows (cpu=0.000s, mem=978.2M)
[03/14 19:13:36    165s] (I)       Identified Clock instances: Flop 1555, Clock buffer/inverter 0, Gate 0
[03/14 19:13:36    165s] (I)       Read module constraints... (mem=978.2M)
[03/14 19:13:36    165s] (I)       Done Read module constraints (cpu=0.000s, mem=978.2M)
[03/14 19:13:36    165s] (I)       Done Read data from FE (cpu=0.090s, mem=978.2M)
[03/14 19:13:36    165s] (I)       before initializing RouteDB syMemory usage = 978.2 MB
[03/14 19:13:36    165s] (I)       congestionReportName   : 
[03/14 19:13:36    165s] (I)       layerRangeFor2DCongestion : 
[03/14 19:13:36    165s] (I)       buildTerm2TermWires    : 1
[03/14 19:13:36    165s] (I)       doTrackAssignment      : 1
[03/14 19:13:36    165s] (I)       dumpBookshelfFiles     : 0
[03/14 19:13:36    165s] (I)       numThreads             : 1
[03/14 19:13:36    165s] (I)       bufferingAwareRouting  : true
[03/14 19:13:36    165s] (I)       honorPin               : false
[03/14 19:13:36    165s] (I)       honorPinGuide          : true
[03/14 19:13:36    165s] (I)       honorPartition         : false
[03/14 19:13:36    165s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:13:36    165s] (I)       allowPartitionCrossover: false
[03/14 19:13:36    165s] (I)       honorSingleEntry       : true
[03/14 19:13:36    165s] (I)       honorSingleEntryStrong : true
[03/14 19:13:36    165s] (I)       handleViaSpacingRule   : false
[03/14 19:13:36    165s] (I)       handleEolSpacingRule   : false
[03/14 19:13:36    165s] (I)       PDConstraint           : none
[03/14 19:13:36    165s] (I)       expBetterNDRHandling   : false
[03/14 19:13:36    165s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:13:36    165s] (I)       routingEffortLevel     : 3
[03/14 19:13:36    165s] (I)       effortLevel            : standard
[03/14 19:13:36    165s] (I)       [03/14 19:13:36    165s] [NR-eGR] honorClockSpecNDR      : 0
relaxedTopLayerCeiling : 127
[03/14 19:13:36    165s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:13:36    165s] (I)       numRowsPerGCell        : 1
[03/14 19:13:36    165s] [NR-eGR] minRouteLayer          : 2
[03/14 19:13:36    165s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:13:36    165s] (I)       speedUpLargeDesign     : 0
[03/14 19:13:36    165s] (I)       multiThreadingTA       : 1
[03/14 19:13:36    165s] (I)       optimizationMode       : false
[03/14 19:13:36    165s] (I)       routeSecondPG          : false
[03/14 19:13:36    165s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:13:36    165s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:13:36    165s] (I)       punchThroughDistance   : 1977.26
[03/14 19:13:36    165s] (I)       scenicBound            : 1.15
[03/14 19:13:36    165s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:13:36    165s] (I)       source-to-sink ratio   : 0.30
[03/14 19:13:36    165s] (I)       targetCongestionRatioH : 1.00
[03/14 19:13:36    165s] (I)       targetCongestionRatioV : 1.00
[03/14 19:13:36    165s] (I)       layerCongestionRatio   : 0.70
[03/14 19:13:36    165s] (I)       m1CongestionRatio      : 0.10
[03/14 19:13:36    165s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:13:36    165s] (I)       localRouteEffort       : 1.00
[03/14 19:13:36    165s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:13:36    165s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:13:36    165s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:13:36    165s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:13:36    165s] (I)       routeVias              : 
[03/14 19:13:36    165s] (I)       readTROption           : true
[03/14 19:13:36    165s] (I)       extraSpacingFactor     : 1.00
[03/14 19:13:36    165s] (I)       routeSelectedNetsOnly  : false
[03/14 19:13:36    165s] (I)       clkNetUseMaxDemand     : false
[03/14 19:13:36    165s] (I)       extraDemandForClocks   : 0
[03/14 19:13:36    165s] (I)       [03/14 19:13:36    165s] [NR-eGR] numTracksPerClockWire  : 0
steinerRemoveLayers    : false
[03/14 19:13:36    165s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:13:36    165s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:13:36    165s] (I)       similarTopologyRoutingFast : false
[03/14 19:13:36    165s] (I)       spanningTreeRefinement : false
[03/14 19:13:36    165s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:13:36    165s] (I)       starting read tracks
[03/14 19:13:36    165s] (I)       build grid graph
[03/14 19:13:36    165s] (I)       build grid graph start
[03/14 19:13:36    165s] (I)       build grid graph end
[03/14 19:13:36    165s] (I)       ===========================================================================
[03/14 19:13:36    165s] (I)       == Report All Rule Vias ==
[03/14 19:13:36    165s] (I)       ===========================================================================
[03/14 19:13:36    165s] [NR-eGR] metal1 has no routable track
[03/14 19:13:36    165s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:13:36    165s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:13:36    165s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:13:36    165s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:13:36    165s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:13:36    165s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:13:36    165s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:13:36    165s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:13:36    165s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:13:36    165s] (I)        Via Rule : (Default)
[03/14 19:13:36    165s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:13:36    165s] (I)       ---------------------------------------------------------------------------
[03/14 19:13:36    165s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:13:36    165s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:13:36    165s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:13:36    165s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:13:36    165s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:13:36    165s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:13:36    165s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:13:36    165s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:13:36    165s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:13:36    165s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:13:36    165s] (I)       ===========================================================================
[03/14 19:13:36    165s] [NR-eGR] Read 38759 PG shapes in 0.010 seconds
[03/14 19:13:36    165s] 
[03/14 19:13:36    165s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:13:36    165s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:13:36    165s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:13:36    165s] (I)       readDataFromPlaceDB
[03/14 19:13:36    165s] (I)       Read net information..
[03/14 19:13:36    165s] (I)       Read testcase time = 0.000 seconds
[03/14 19:13:36    165s] 
[03/14 19:13:36    165s] [NR-eGR] Read numTotalNets=12564  numIgnoredNets=0
[03/14 19:13:36    165s] (I)       early_global_route_priority property id does not exist.
[03/14 19:13:36    165s] (I)       Start initializing grid graph
[03/14 19:13:36    165s] (I)       End initializing grid graph
[03/14 19:13:36    165s] (I)       Model blockages into capacity
[03/14 19:13:36    165s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:13:36    165s] (I)       Num blockages on layer 1: 7540
[03/14 19:13:36    165s] (I)       Num blockages on layer 2: 7540
[03/14 19:13:36    165s] (I)       Num blockages on layer 3: 7540
[03/14 19:13:36    165s] (I)       Num blockages on layer 4: 7540
[03/14 19:13:36    165s] (I)       Num blockages on layer 5: 6185
[03/14 19:13:36    165s] (I)       Num blockages on layer 6: 2414
[03/14 19:13:36    165s] (I)       Num blockages on layer 7: 0
[03/14 19:13:36    165s] (I)       Num blockages on layer 8: 0
[03/14 19:13:36    165s] (I)       Num blockages on layer 9: 0
[03/14 19:13:36    165s] (I)       Modeling time = 0.010 seconds
[03/14 19:13:36    165s] 
[03/14 19:13:36    165s] (I)       Number of ignored nets = 0
[03/14 19:13:36    165s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:13:36    165s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:13:36    165s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:13:36    165s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:13:36    165s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:13:36    165s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:13:36    165s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:13:36    165s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:13:36    165s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:13:36    165s] (I)       Constructing bin map
[03/14 19:13:36    165s] (I)       Initialize bin information with width=5600 height=5600
[03/14 19:13:36    165s] (I)       Done constructing bin map
[03/14 19:13:36    165s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:13:36    165s] (I)       Before initializing earlyGlobalRoute syMemory usage = 980.3 MB
[03/14 19:13:36    165s] (I)       Ndr track 0 does not exist
[03/14 19:13:36    165s] (I)       Layer1  viaCost=200.00
[03/14 19:13:36    165s] (I)       Layer2  viaCost=200.00
[03/14 19:13:36    165s] (I)       Layer3  viaCost=100.00
[03/14 19:13:36    165s] (I)       Layer4  viaCost=100.00
[03/14 19:13:36    165s] (I)       Layer5  viaCost=100.00
[03/14 19:13:36    165s] (I)       Layer6  viaCost=100.00
[03/14 19:13:36    165s] (I)       Layer7  viaCost=100.00
[03/14 19:13:36    165s] (I)       Layer8  viaCost=100.00
[03/14 19:13:36    165s] (I)       Layer9  viaCost=100.00
[03/14 19:13:36    165s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:13:36    165s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:13:36    165s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:13:36    165s] (I)       Site width          :   380  (dbu)
[03/14 19:13:36    165s] (I)       Row height          :  2800  (dbu)
[03/14 19:13:36    165s] (I)       GCell width         :  2800  (dbu)
[03/14 19:13:36    165s] (I)       GCell height        :  2800  (dbu)
[03/14 19:13:36    165s] (I)       Grid                :   121   120    10
[03/14 19:13:36    165s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:13:36    165s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:13:36    165s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:13:36    165s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:13:36    165s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:13:36    165s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:13:36    165s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:13:36    165s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:13:36    165s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:13:36    165s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:13:36    165s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:13:36    165s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:13:36    165s] (I)       --------------------------------------------------------
[03/14 19:13:36    165s] 
[03/14 19:13:36    165s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:13:36    165s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200[03/14 19:13:36    165s] [NR-eGR] ============ Routing rule table ============
[03/14 19:13:36    165s] [NR-eGR] Rule id: 0  Nets: 12564 
  L10=3360
[03/14 19:13:36    165s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:13:36    165s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:13:36    165s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:13:36    165s] (I)       [03/14 19:13:36    165s] [NR-eGR] ========================================
[03/14 19:13:36    165s] [NR-eGR] 
blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 19:13:36    165s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:13:36    165s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:13:36    165s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:13:36    165s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 19:13:36    165s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 19:13:36    165s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:13:36    165s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:13:36    165s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:13:36    165s] (I)       After initializing earlyGlobalRoute syMemory usage = 980.3 MB
[03/14 19:13:36    165s] (I)       Loading and dumping file time : 0.15 seconds
[03/14 19:13:36    165s] (I)       ============= Initialization =============
[03/14 19:13:36    165s] (I)       totalPins=39379  totalGlobalPin=36277 (92.12%)
[03/14 19:13:36    165s] (I)       total 2D Cap : 468137 = (226286 H, 241851 V)
[03/14 19:13:36    165s] (I)       #blocked areas for congestion spreading : 0
[03/14 19:13:36    165s] (I)       ============  Phase 1a Route ============
[03/14 19:13:36    165s] [NR-eGR] Layer group 1: route 12564 net(s) in layer range [2, 10]
[03/14 19:13:36    165s] (I)       Phase 1a runs 0.03 seconds
[03/14 19:13:36    165s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:13:36    165s] (I)       Usage: 102267 = (44420 H, 57847 V) = (19.63% H, 23.92% V) = (6.219e+04um H, 8.099e+04um V)
[03/14 19:13:36    165s] (I)       
[03/14 19:13:36    165s] (I)       ============  Phase 1b Route ============
[03/14 19:13:36    165s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:13:36    165s] (I)       Usage: 102365 = (44502 H, 57863 V) = (19.67% H, 23.93% V) = (6.230e+04um H, 8.101e+04um V)
[03/14 19:13:36    165s] (I)       
[03/14 19:13:36    165s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.29% V. EstWL: 1.433110e+05um
[03/14 19:13:36    165s] (I)       ============  Phase 1c Route ============
[03/14 19:13:36    165s] (I)       Level2 Grid: 25 x 24
[03/14 19:13:36    165s] (I)       Phase 1c runs 0.01 seconds
[03/14 19:13:36    165s] (I)       Usage: 102365 = (44502 H, 57863 V) = (19.67% H, 23.93% V) = (6.230e+04um H, 8.101e+04um V)
[03/14 19:13:36    165s] (I)       
[03/14 19:13:36    165s] (I)       ============  Phase 1d Route ============
[03/14 19:13:36    165s] (I)       Phase 1d runs 0.01 seconds
[03/14 19:13:36    165s] (I)       Usage: 102392 = (44527 H, 57865 V) = (19.68% H, 23.93% V) = (6.234e+04um H, 8.101e+04um V)
[03/14 19:13:36    165s] (I)       
[03/14 19:13:36    165s] (I)       ============  Phase 1e Route ============
[03/14 19:13:36    165s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:13:36    165s] (I)       Usage: 102392 = (44527 H, 57865 V) = (19.68% H, 23.93% V) = (6.234e+04um H, 8.101e+04um V)
[03/14 19:13:36    165s] (I)       
[03/14 19:13:36    165s] (I)       ============  Phase 1l Route ============
[03/14 19:13:36    165s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 1.433488e+05um
[03/14 19:13:36    165s] [NR-eGR] 
[03/14 19:13:36    165s] (I)       Phase 1l runs 0.10 seconds
[03/14 19:13:36    165s] (I)       
[03/14 19:13:36    165s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:13:37    165s] [NR-eGR]                        OverCon           OverCon            
[03/14 19:13:37    165s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 19:13:37    165s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/14 19:13:37    165s] [NR-eGR] ---------------------------------------------------------------
[03/14 19:13:37    165s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:37    165s] [NR-eGR]  metal2  (2)       273( 1.90%)        15( 0.10%)   ( 2.00%) 
[03/14 19:13:37    165s] [NR-eGR]  metal3  (3)         4( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/14 19:13:37    165s] [NR-eGR]  metal4  (4)       166( 1.15%)         1( 0.01%)   ( 1.16%) 
[03/14 19:13:37    165s] [NR-eGR]  metal5  (5)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/14 19:13:37    165s] [NR-eGR]  metal6  (6)         8( 0.07%)         0( 0.00%)   ( 0.07%) 
[03/14 19:13:37    165s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:37    165s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:37    165s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:37    165s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:13:37    165s] [NR-eGR] ---------------------------------------------------------------
[03/14 19:13:37    165s] [NR-eGR] Total              454( 0.39%)        16( 0.01%)   ( 0.40%) 
[03/14 19:13:37    165s] [NR-eGR] 
[03/14 19:13:37    165s] (I)       Total Global Routing Runtime: 0.24 seconds
[03/14 19:13:37    165s] (I)       total 2D Cap : 474985 = (229912 H, 245073 V)
[03/14 19:13:37    165s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/14 19:13:37    165s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/14 19:13:37    165s] (I)       ============= track Assignment ============
[03/14 19:13:37    165s] (I)       extract Global 3D Wires
[03/14 19:13:37    165s] (I)       Extract Global WL : time=0.01
[03/14 19:13:37    165s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[03/14 19:13:37    165s] (I)       Initialization real time=0.00 seconds
[03/14 19:13:37    165s] (I)       Run Multi-thread track assignment
[03/14 19:13:37    165s] (I)       Kernel real time=0.22 seconds
[03/14 19:13:37    165s] (I)       End Greedy Track Assignment
[03/14 19:13:37    166s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:13:37    166s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 39143
[03/14 19:13:37    166s] [NR-eGR] metal2  (2V) length: 3.933205e+04um, number of vias: 49349
[03/14 19:13:37    166s] [NR-eGR] metal3  (3H) length: 5.387727e+04um, number of vias: 15853
[03/14 19:13:37    166s] [NR-eGR] metal4  (4V) length: 3.227650e+04um, number of vias: 2691
[03/14 19:13:37    166s] [NR-eGR] metal5  (5H) length: 1.188429e+04um, number of vias: 2169
[03/14 19:13:37    166s] [NR-eGR] metal6  (6V) length: 1.438149e+04um, number of vias: 240
[03/14 19:13:37    166s] [NR-eGR] metal7  (7H) length: 8.728130e+02um, number of vias: 181
[03/14 19:13:37    166s] [NR-eGR] metal8  (8V) length: 2.422613e+03um, number of vias: 0
[03/14 19:13:37    166s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[03/14 19:13:37    166s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[03/14 19:13:37    166s] [NR-eGR] Total length: 1.550470e+05um, number of vias: 109626
[03/14 19:13:37    166s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:13:37    166s] [NR-eGR] Total eGR-routed clock nets wire length: 5.719870e+03um 
[03/14 19:13:37    166s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:13:37    166s] [NR-eGR] End Peak syMemory usage = 976.2 MB
[03/14 19:13:37    166s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.87 seconds
[03/14 19:13:37    166s] Extraction called for design 'picorv32' of instances=11608 and nets=13439 using extraction engine 'pre_route' .
[03/14 19:13:37    166s] pre_route RC Extraction called for design picorv32.
[03/14 19:13:37    166s] RC Extraction called in multi-corner(1) mode.
[03/14 19:13:37    166s] RCMode: PreRoute
[03/14 19:13:37    166s]       RC Corner Indexes            0   
[03/14 19:13:37    166s] Capacitance Scaling Factor   : 1.00000 
[03/14 19:13:37    166s] Resistance Scaling Factor    : 1.00000 
[03/14 19:13:37    166s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 19:13:37    166s] Clock Res. Scaling Factor    : 1.00000 
[03/14 19:13:37    166s] Shrink Factor                : 1.00000
[03/14 19:13:37    166s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 19:13:37    166s] Using capacitance table file ...
[03/14 19:13:37    166s] Updating RC grid for preRoute extraction ...
[03/14 19:13:37    166s] Initializing multi-corner capacitance tables ... 
[03/14 19:13:37    166s] Initializing multi-corner resistance tables ...
[03/14 19:13:37    166s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 974.082M)
[03/14 19:13:38    166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:974.1M
[03/14 19:13:38    166s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:974.1M
[03/14 19:13:38    166s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:974.1M
[03/14 19:13:38    166s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.050, REAL:0.051, MEM:974.1M
[03/14 19:13:38    166s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:974.1M
[03/14 19:13:38    166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.088, MEM:974.1M
[03/14 19:13:38    166s] Starting delay calculation for setup views
[03/14 19:13:38    166s] #################################################################################
[03/14 19:13:38    166s] # Design Stage: PreRoute
[03/14 19:13:38    166s] # Design Name: picorv32
[03/14 19:13:38    166s] # Design Mode: 45nm
[03/14 19:13:38    166s] # Analysis Mode: MMMC Non-OCV 
[03/14 19:13:38    166s] # Parasitics Mode: No SPEF/RCDB
[03/14 19:13:38    166s] # Signoff Settings: SI Off 
[03/14 19:13:38    166s] #################################################################################
[03/14 19:13:38    167s] Calculate delays in Single mode...
[03/14 19:13:38    167s] Topological Sorting (REAL = 0:00:00.0, MEM = 977.9M, InitMEM = 976.1M)
[03/14 19:13:38    167s] Start delay calculation (fullDC) (1 T). (MEM=977.871)
[03/14 19:13:39    167s] End AAE Lib Interpolated Model. (MEM=994.207 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:13:39    167s] First Iteration Infinite Tw... 
[03/14 19:13:43    172s] Total number of fetched objects 13199
[03/14 19:13:43    172s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 19:13:44    172s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/14 19:13:44    172s] End delay calculation. (MEM=1053.43 CPU=0:00:03.6 REAL=0:00:04.0)
[03/14 19:13:44    172s] End delay calculation (fullDC). (MEM=1041.89 CPU=0:00:05.0 REAL=0:00:06.0)
[03/14 19:13:44    172s] *** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 1041.9M) ***
[03/14 19:13:44    172s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:02:53 mem=1041.9M)
[03/14 19:13:45    173s] 
[03/14 19:13:45    173s] ------------------------------------------------------------
[03/14 19:13:45    173s]              Initial Summary                             
[03/14 19:13:45    173s] ------------------------------------------------------------
[03/14 19:13:45    173s] 
[03/14 19:13:45    173s] Setup views included:
[03/14 19:13:45    173s]  default_emulate_view 
[03/14 19:13:45    173s] 
[03/14 19:13:45    173s] +--------------------+---------+
[03/14 19:13:45    173s] |     Setup mode     |   all   |
[03/14 19:13:45    173s] +--------------------+---------+
[03/14 19:13:45    173s] |           WNS (ns):| -0.704  |
[03/14 19:13:45    173s] |           TNS (ns):|-457.580 |
[03/14 19:13:45    173s] |    Violating Paths:|  1610   |
[03/14 19:13:45    173s] |          All Paths:|  1713   |
[03/14 19:13:45    173s] +--------------------+---------+
[03/14 19:13:45    173s] 
[03/14 19:13:45    173s] +----------------+-------------------------------+------------------+
[03/14 19:13:45    173s] |                |              Real             |       Total      |
[03/14 19:13:45    173s] |    DRVs        +------------------+------------+------------------|
[03/14 19:13:45    173s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 19:13:45    173s] +----------------+------------------+------------+------------------+
[03/14 19:13:45    173s] |   max_cap      |      4 (4)       |   -0.081   |      4 (4)       |
[03/14 19:13:45    173s] |   max_tran     |     3 (118)      |   -0.054   |     3 (118)      |
[03/14 19:13:45    173s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 19:13:45    173s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 19:13:45    173s] +----------------+------------------+------------+------------------+
[03/14 19:13:45    173s] 
[03/14 19:13:45    173s] Density: 68.075%
[03/14 19:13:45    173s] ------------------------------------------------------------
[03/14 19:13:45    173s] **opt_design ... cpu = 0:00:09, real = 0:00:10, mem = 774.5M, totSessionCpu=0:02:54 **
[03/14 19:13:45    173s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/14 19:13:45    173s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 19:13:45    173s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=996.2M
[03/14 19:13:45    173s] OPERPROF: Starting DPlace-Init at level 1, MEM:996.2M
[03/14 19:13:45    173s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:13:45    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:996.2M
[03/14 19:13:45    173s] OPERPROF:     Starting CMU at level 3, MEM:996.2M
[03/14 19:13:45    173s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:996.2M
[03/14 19:13:45    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:996.2M
[03/14 19:13:45    173s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=996.2MB).
[03/14 19:13:45    173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:996.2M
[03/14 19:13:45    173s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=996.2M
[03/14 19:13:45    173s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 19:13:45    173s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=996.2M
[03/14 19:13:45    173s] OPERPROF: Starting DPlace-Init at level 1, MEM:996.2M
[03/14 19:13:45    173s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:13:45    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:996.2M
[03/14 19:13:45    173s] OPERPROF:     Starting CMU at level 3, MEM:996.2M
[03/14 19:13:45    173s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:996.2M
[03/14 19:13:45    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:996.2M
[03/14 19:13:45    173s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=996.2MB).
[03/14 19:13:45    173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.060, MEM:996.2M
[03/14 19:13:45    174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=996.2M
[03/14 19:13:45    174s] *** Starting optimizing excluded clock nets MEM= 996.2M) ***
[03/14 19:13:45    174s] *info: No excluded clock nets to be optimized.
[03/14 19:13:45    174s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 996.2M) ***
[03/14 19:13:45    174s] The useful skew maximum allowed delay is: 0.15
[03/14 19:13:46    174s] Deleting Lib Analyzer.
[03/14 19:13:46    174s] Info: 1 clock net  excluded from IPO operation.
[03/14 19:13:46    174s] ### Creating LA Mngr. totSessionCpu=0:02:55 mem=996.2M
[03/14 19:13:46    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:55 mem=996.2M
[03/14 19:13:46    174s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:54.8/0:11:12.1 (0.3), mem = 996.2M
[03/14 19:13:46    174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.1
[03/14 19:13:46    174s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 19:13:46    174s] ### Creating PhyDesignMc. totSessionCpu=0:02:55 mem=1004.2M
[03/14 19:13:46    174s] OPERPROF: Starting DPlace-Init at level 1, MEM:1004.2M
[03/14 19:13:46    174s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:13:46    174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1004.2M
[03/14 19:13:46    174s] OPERPROF:     Starting CMU at level 3, MEM:1004.2M
[03/14 19:13:46    174s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1004.2M
[03/14 19:13:46    174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1004.2M
[03/14 19:13:46    174s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1004.2MB).
[03/14 19:13:46    174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:1004.2M
[03/14 19:13:46    174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:55 mem=1004.2M
[03/14 19:13:46    175s] 
[03/14 19:13:46    175s] Footprint cell information for calculating maxBufDist
[03/14 19:13:46    175s] *info: There are 9 candidate Buffer cells
[03/14 19:13:46    175s] *info: There are 6 candidate Inverter cells
[03/14 19:13:46    175s] 
[03/14 19:13:47    175s] 
[03/14 19:13:47    175s] Creating Lib Analyzer ...
[03/14 19:13:47    175s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:13:47    175s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:13:47    175s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:13:47    175s] 
[03/14 19:13:47    176s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:56 mem=1152.6M
[03/14 19:13:47    176s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:56 mem=1152.6M
[03/14 19:13:47    176s] Creating Lib Analyzer, finished. 
[03/14 19:13:47    176s] 
[03/14 19:13:47    176s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[03/14 19:13:49    177s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1171.7M
[03/14 19:13:49    177s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1171.7M
[03/14 19:13:49    177s] 
[03/14 19:13:49    177s] Netlist preparation processing... 
[03/14 19:13:49    177s] Removed 0 instance
[03/14 19:13:49    177s] *info: Marking 0 isolation instances dont touch
[03/14 19:13:49    177s] *info: Marking 0 level shifter instances dont touch
[03/14 19:13:49    177s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.1
[03/14 19:13:49    177s] *** AreaOpt [finish] : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:02:57.8/0:11:15.1 (0.3), mem = 1152.6M
[03/14 19:13:49    178s] Deleting Lib Analyzer.
[03/14 19:13:49    178s] Begin: GigaOpt high fanout net optimization
[03/14 19:13:49    178s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 19:13:49    178s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 19:13:50    178s] Info: 1 clock net  excluded from IPO operation.
[03/14 19:13:50    178s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.2
[03/14 19:13:50    178s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:58.5/0:11:15.8 (0.3), mem = 1071.7M
[03/14 19:13:50    178s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 19:13:50    178s] ### Creating PhyDesignMc. totSessionCpu=0:02:58 mem=1071.7M
[03/14 19:13:50    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:1071.7M
[03/14 19:13:50    178s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:13:50    178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1071.7M
[03/14 19:13:50    178s] OPERPROF:     Starting CMU at level 3, MEM:1071.7M
[03/14 19:13:50    178s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1071.7M
[03/14 19:13:50    178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1071.7M
[03/14 19:13:50    178s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1071.7MB).
[03/14 19:13:50    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.085, MEM:1071.7M
[03/14 19:13:50    178s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:59 mem=1071.7M
[03/14 19:13:50    178s] 
[03/14 19:13:50    178s] Creating Lib Analyzer ...
[03/14 19:13:50    178s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:13:50    178s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:13:50    178s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:13:50    178s] 
[03/14 19:13:50    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:59 mem=1071.7M
[03/14 19:13:50    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:59 mem=1071.7M
[03/14 19:13:50    179s] Creating Lib Analyzer, finished. 
[03/14 19:13:50    179s] 
[03/14 19:13:50    179s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[03/14 19:13:52    181s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1090.8M
[03/14 19:13:52    181s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1090.8M
[03/14 19:13:53    181s] +----------+---------+--------+--------+------------+--------+
[03/14 19:13:53    181s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 19:13:53    181s] +----------+---------+--------+--------+------------+--------+
[03/14 19:13:53    181s] |    68.08%|        -|  -0.704|-457.584|   0:00:00.0| 1090.8M|
[03/14 19:13:53    181s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 19:13:53    181s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 19:13:53    181s] |    68.08%|        -|  -0.704|-457.584|   0:00:00.0| 1090.8M|
[03/14 19:13:53    181s] +----------+---------+--------+--------+------------+--------+
[03/14 19:13:53    181s] 
[03/14 19:13:53    181s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1090.8M) ***
[03/14 19:13:53    181s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:13:53    181s] 0 Ndr or Layer constraints added by optimization 
[03/14 19:13:53    181s] **** End NDR-Layer Usage Statistics ****
[03/14 19:13:53    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.2
[03/14 19:13:53    181s] *** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:03:01.7/0:11:19.0 (0.3), mem = 1071.7M
[03/14 19:13:53    181s] End: GigaOpt high fanout net optimization
[03/14 19:13:53    181s] Begin: GigaOpt DRV Optimization
[03/14 19:13:53    181s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 19:13:53    181s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 19:13:53    181s] Info: 1 clock net  excluded from IPO operation.
[03/14 19:13:53    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.3
[03/14 19:13:53    181s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:01.8/0:11:19.1 (0.3), mem = 1071.7M
[03/14 19:13:53    181s] PhyDesignGrid: maxLocalDensity 3.00
[03/14 19:13:53    181s] ### Creating PhyDesignMc. totSessionCpu=0:03:02 mem=1071.7M
[03/14 19:13:53    181s] OPERPROF: Starting DPlace-Init at level 1, MEM:1071.7M
[03/14 19:13:53    181s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:13:53    181s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1071.7M
[03/14 19:13:53    181s] OPERPROF:     Starting CMU at level 3, MEM:1071.7M
[03/14 19:13:53    181s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1071.7M
[03/14 19:13:53    181s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:1071.7M
[03/14 19:13:53    181s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1071.7MB).
[03/14 19:13:53    181s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:1071.7M
[03/14 19:13:53    181s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:02 mem=1071.7M
[03/14 19:13:53    182s] 
[03/14 19:13:53    182s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[03/14 19:13:55    184s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1090.8M
[03/14 19:13:55    184s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1090.8M
[03/14 19:13:55    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 19:13:55    184s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/14 19:13:55    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 19:13:55    184s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/14 19:13:55    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 19:13:56    184s] Info: violation cost 62.849209 (cap = 4.637608, tran = 58.211601, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 19:13:56    184s] |     4|   144|    -0.09|    10|    10|    -0.11|     0|     0|     0|     0|    -0.70|  -457.58|       0|       0|       0|  68.08|          |         |
[03/14 19:13:57    185s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 19:13:57    185s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.50|  -391.14|      10|       0|       7|  68.11| 0:00:01.0|  1134.9M|
[03/14 19:13:57    185s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 19:13:57    185s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.50|  -391.14|       0|       0|       0|  68.11| 0:00:00.0|  1134.9M|
[03/14 19:13:57    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 19:13:57    185s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:13:57    185s] 0 Ndr or Layer constraints added by optimization 
[03/14 19:13:57    185s] **** End NDR-Layer Usage Statistics ****
[03/14 19:13:57    185s] 
[03/14 19:13:57    185s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1134.9M) ***
[03/14 19:13:57    185s] 
[03/14 19:13:57    185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.3
[03/14 19:13:57    185s] *** DrvOpt [finish] : cpu/real = 0:00:03.9/0:00:04.0 (1.0), totSession cpu/real = 0:03:05.7/0:11:23.1 (0.3), mem = 1115.9M
[03/14 19:13:57    185s] End: GigaOpt DRV Optimization
[03/14 19:13:57    185s] G[03/14 19:13:57    185s] GigaOpt DRV: restore maxLocalDensity to 0.98
igaOpt DRV: restore maxLocalDensity to 0.98
[03/14 19:13:57    185s] **opt_design ... cpu = 0:00:21, real = 0:00:22, mem = 870.1M, totSessionCpu=0:03:06 **
[03/14 19:13:57    185s] 
[03/14 19:13:57    185s] Active setup views:
[03/14 19:13:57    185s]  default_emulate_view
[03/14 19:13:57    185s]   Dominating endpoints: 0
[03/14 19:13:57    185s]   Dominating TNS: -0.000
[03/14 19:13:57    185s] 
[03/14 19:13:57    185s] Deleting Lib Analyzer.
[03/14 19:13:57    185s] Begin: GigaOpt Global Optimization
[03/14 19:13:57    185s] *info: use new DP (enabled)
[03/14 19:13:57    185s] G[03/14 19:13:57    185s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
igaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/14 19:13:57    185s] Info: 1 clock net  excluded from IPO operation.
[03/14 19:13:57    185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.4
[03/14 19:13:57    185s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:05.9/0:11:23.3 (0.3), mem = 1077.7M
[03/14 19:13:57    185s] PhyDesignGrid: maxLocalDensity 1.20
[03/14 19:13:57    185s] ### Creating PhyDesignMc. totSessionCpu=0:03:06 mem=1077.7M
[03/14 19:13:57    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:1077.7M
[03/14 19:13:57    185s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:13:57    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1077.7M
[03/14 19:13:57    185s] OPERPROF:     Starting CMU at level 3, MEM:1077.7M
[03/14 19:13:57    185s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1077.7M
[03/14 19:13:57    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:1077.7M
[03/14 19:13:57    185s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1077.7MB).
[03/14 19:13:57    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1077.7M
[03/14 19:13:57    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:06 mem=1077.7M
[03/14 19:13:57    186s] 
[03/14 19:13:57    186s] Creating Lib Analyzer ...
[03/14 19:13:57    186s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:13:57    186s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:13:57    186s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:13:57    186s] 
[03/14 19:13:58    186s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=1077.7M
[03/14 19:13:58    186s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=1077.7M
[03/14 19:13:58    186s] Creating Lib Analyzer, finished. 
[03/14 19:13:58    186s] 
[03/14 19:13:58    186s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[03/14 19:14:02    190s] *info: 1 clock net excluded
[03/14 19:14:02    190s] *info: 2 special nets excluded.
[03/14 19:14:02    190s] *info: 173 no-driver nets excluded.
[03/14 19:14:03    191s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1097.8M
[03/14 19:14:03    191s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1097.8M
[03/14 19:14:03    191s] ** GigaOpt Global Opt WNS Slack -0.495  TNS Slack -391.142 
[03/14 19:14:03    191s] +--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:14:03    191s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 19:14:03    191s] +--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:14:03    191s] |  -0.495|-391.142|    68.11%|   0:00:00.0| 1115.8M|default_emulate_view|  default| reg_next_pc_reg[28]/D                       |
[03/14 19:14:18    206s] |  -0.378|-313.234|    68.36%|   0:00:15.0| 1176.8M|default_emulate_view|  default| reg_op2_reg[6]/D                            |
[03/14 19:14:29    217s] |  -0.372|-292.436|    68.70%|   0:00:11.0| 1183.6M|default_emulate_view|  default| reg_op2_reg[13]/D                           |
[03/14 19:14:34    222s] |  -0.319|-285.125|    68.90%|   0:00:05.0| 1183.6M|default_emulate_view|  default| reg_next_pc_reg[28]/D                       |
[03/14 19:14:59    246s] |  -0.306|-274.867|    69.20%|   0:00:25.0| 1183.6M|default_emulate_view|  default| reg_op2_reg[28]/D                           |
[03/14 19:15:12    259s] |  -0.306|-270.757|    69.40%|   0:00:13.0| 1185.6M|default_emulate_view|  default| reg_next_pc_reg[28]/D                       |
[03/14 19:15:16    263s] |  -0.306|-270.407|    69.47%|   0:00:04.0| 1187.1M|default_emulate_view|  default| reg_next_pc_reg[28]/D                       |
[03/14 19:15:18    265s] |  -0.306|-270.242|    69.47%|   0:00:02.0| 1187.1M|default_emulate_view|  default| reg_next_pc_reg[28]/D                       |
[03/14 19:15:20    267s] |  -0.303|-267.660|    69.65%|   0:00:02.0| 1187.1M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:24    271s] |  -0.303|-263.323|    69.69%|   0:00:04.0| 1187.1M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:26    273s] |  -0.303|-263.246|    69.73%|   0:00:02.0| 1187.1M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:27    274s] |  -0.303|-263.116|    69.76%|   0:00:01.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:29    276s] |  -0.303|-262.533|    69.86%|   0:00:02.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:33    280s] |  -0.303|-262.140|    69.92%|   0:00:04.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:34    281s] |  -0.303|-262.104|    69.95%|   0:00:01.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:36    283s] |  -0.303|-262.037|    69.98%|   0:00:02.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:38    284s] |  -0.303|-261.910|    70.08%|   0:00:02.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:41    288s] |  -0.303|-261.848|    70.14%|   0:00:03.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:42    289s] |  -0.303|-261.839|    70.17%|   0:00:01.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:44    290s] |  -0.303|-261.849|    70.18%|   0:00:02.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:15:45    292s] |  -0.303|-261.872|    70.24%|   0:00:01.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[29]/D                       |
[03/14 19:16:01    307s] |  -0.283|-259.709|    70.34%|   0:00:16.0| 1189.3M|default_emulate_view|  default| reg_next_pc_reg[28]/D                       |
[03/14 19:16:01    307s] +--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:16:01    307s] 
[03/14 19:16:01    307s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:56 real=0:01:58 mem=1189.3M) ***
[03/14 19:16:01    307s] 
[03/14 19:16:01    307s] *** Finish pre-CTS Setup Fixing (cpu=0:01:56 real=0:01:58 mem=1189.3M) ***
[03/14 19:16:01    307s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:16:01    307s] Layer 4 has 189 constrained nets 
[03/14 19:16:01    307s] **** End NDR-Layer Usage Statistics ****
[03/14 19:16:01    307s] ** GigaOpt Global Opt End WNS Slack -0.283  TNS Slack -259.709 
[03/14 19:16:01    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.4
[03/14 19:16:01    307s] *** SetupOpt [finish] : cpu/real = 0:02:01.9/0:02:03.7 (1.0), totSession cpu/real = 0:05:07.7/0:13:27.0 (0.4), mem = 1154.2M
[03/14 19:16:01    307s] End: GigaOpt Global Optimization
[03/14 19:16:01    307s] *** Timing NOT met, worst failing slack is -0.283
[03/14 19:16:01    307s] *** Check timing (0:00:00.0)
[03/14 19:16:01    307s] Deleting Lib Analyzer.
[03/14 19:16:01    307s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/14 19:16:01    307s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/14 19:16:01    307s] Info: 1 clock net  excluded from IPO operation.
[03/14 19:16:01    307s] ### Creating LA Mngr. totSessionCpu=0:05:08 mem=1108.4M
[03/14 19:16:01    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:08 mem=1108.4M
[03/14 19:16:01    307s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1108.4M
[03/14 19:16:01    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:1108.4M
[03/14 19:16:01    308s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 19:16:01    308s] ### Creating PhyDesignMc. totSessionCpu=0:05:08 mem=1127.4M
[03/14 19:16:01    308s] OPERPROF: Starting DPlace-Init at level 1, MEM:1127.4M
[03/14 19:16:01    308s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:16:01    308s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1127.4M
[03/14 19:16:01    308s] OPERPROF:     Starting CMU at level 3, MEM:1127.4M
[03/14 19:16:01    308s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1127.4M
[03/14 19:16:01    308s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1127.4M
[03/14 19:16:01    308s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1127.4MB).
[03/14 19:16:01    308s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.066, MEM:1127.4M
[03/14 19:16:01    308s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:08 mem=1127.4M
[03/14 19:16:01    308s] 
[03/14 19:16:01    308s] Creating Lib Analyzer ...
[03/14 19:16:01    308s] Begin: Area Reclaim Optimization
[03/14 19:16:01    308s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:16:01    308s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:16:01    308s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:16:01    308s] 
[03/14 19:16:02    308s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:09 mem=1145.5M
[03/14 19:16:02    308s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:09 mem=1145.5M
[03/14 19:16:02    308s] Creating Lib Analyzer, finished. 
[03/14 19:16:02    308s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:08.6/0:13:27.9 (0.4), mem = 1145.5M
[03/14 19:16:02    308s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.5
[03/14 19:16:02    308s] 
[03/14 19:16:02    308s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[03/14 19:16:02    309s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1145.5M
[03/14 19:16:02    309s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1145.5M
[03/14 19:16:02    309s] Reclaim Optimization WNS Slack -0.283  TNS Slack -259.709 Density 70.34
[03/14 19:16:02    309s] +----------+---------+--------+--------+------------+--------+
[03/14 19:16:02    309s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 19:16:02    309s] +----------+---------+--------+--------+------------+--------+
[03/14 19:16:02    309s] |    70.34%|        -|  -0.283|-259.709|   0:00:00.0| 1145.5M|
[03/14 19:16:04    311s] |    70.34%|        0|  -0.283|-259.709|   0:00:02.0| 1164.5M|
[03/14 19:16:04    311s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 19:16:05    311s] |    70.34%|        2|  -0.283|-259.638|   0:00:01.0| 1183.6M|
[03/14 19:16:07    313s] |    70.30%|       11|  -0.283|-259.888|   0:00:02.0| 1183.6M|
[03/14 19:16:10    316s] |    70.01%|      187|  -0.275|-259.678|   0:00:03.0| 1183.6M|
[03/14 19:16:10    317s] |    70.01%|        1|  -0.275|-259.678|   0:00:00.0| 1183.6M|
[03/14 19:16:10    317s] |    70.01%|        0|  -0.275|-259.678|   0:00:00.0| 1183.6M|
[03/14 19:16:10    317s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 19:16:11    318s] |    70.01%|        0|  -0.275|-259.678|   0:00:01.0| 1183.6M|
[03/14 19:16:11    318s] +----------+---------+--------+--------+------------+--------+
[03/14 19:16:11    318s] Reclaim Optimization End WNS Slack -0.275  TNS Slack -259.678 Density 70.01
[03/14 19:16:11    318s] 
[03/14 19:16:11    318s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 8 Resize = 151 **
[03/14 19:16:11    318s] --------------------------------------------------------------
[03/14 19:16:11    318s] |                                   | Total     | Sequential |
[03/14 19:16:11    318s] --------------------------------------------------------------
[03/14 19:16:11    318s] | Num insts resized                 |     151  |      16    |
[03/14 19:16:11    318s] | Num insts undone                  |      37  |       0    |
[03/14 19:16:11    318s] | Num insts Downsized               |     151  |      16    |
[03/14 19:16:11    318s] | Num insts Samesized               |       0  |       0    |
[03/14 19:16:11    318s] | Num insts Upsized                 |       0  |       0    |
[03/14 19:16:11    318s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 19:16:11    318s] --------------------------------------------------------------
[03/14 19:16:11    318s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:16:11    318s] Layer 4 has 187 constrained nets 
[03/14 19:16:11    318s] **** End NDR-Layer Usage Statistics ****
[03/14 19:16:11    318s] End: Core Area Reclaim Optimization (cpu = 0:00:09.8) (real = 0:00:10.0) **
[03/14 19:16:11    318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.5
[03/14 19:16:11    318s] *** AreaOpt [finish] : cpu/real = 0:00:09.4/0:00:09.5 (1.0), totSession cpu/real = 0:05:18.0/0:13:37.5 (0.4), mem = 1183.6M
[03/14 19:16:11    318s] Executing incremental physical updates
[03/14 19:16:11    318s] Executing incremental physical updates
[03/14 19:16:11    318s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1110.38M, totSessionCpu=0:05:18).
[03/14 19:16:12    318s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1110.4M
[03/14 19:16:12    318s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.060, MEM:1110.4M
[03/14 19:16:12    318s] User Input Parameters:
[03/14 19:16:12    318s] - Congestion Driven    : On
[03/14 19:16:12    318s] - Timing Driven        : On
[03/14 19:16:12    318s] - Area-Violation Based : On
[03/14 19:16:12    318s] - Start Rollback Level : -5
[03/14 19:16:12    318s] - Legalized            : On
[03/14 19:16:12    318s] - Window Based         : Off
[03/14 19:16:12    318s] - eDen incr mode       : Off
[03/14 19:16:12    318s] 
[03/14 19:16:12    318s] 
[03/14 19:16:12    318s] *** Start incrementalPlace ***
[03/14 19:16:12    318s] no activity file in design. spp won't run.
[03/14 19:16:13    319s] Effort level <high> specified for reg2reg path_group
[03/14 19:16:13    319s] No Views given, use default active views for adaptive view pruning
[03/14 19:16:13    319s] SKP will enable view:
[03/14 19:16:13    319s]   default_emulate_view
[03/14 19:16:13    319s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1112.4M
[03/14 19:16:13    319s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:1112.4M
[03/14 19:16:13    319s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1112.4M
[03/14 19:16:13    319s] Starting Early Global Route congestion estimation: mem = 1112.4M
[03/14 19:16:13    319s] (I)       Reading DB...
[03/14 19:16:13    319s] (I)       Read data from FE... (mem=1112.4M)
[03/14 19:16:13    319s] (I)       Read nodes and places... (mem=1112.4M)
[03/14 19:16:13    319s] (I)       Done Read nodes and places (cpu=0.030s, mem=1114.5M)
[03/14 19:16:13    319s] (I)       Read nets... (mem=1114.5M)
[03/14 19:16:13    319s] (I)       Done Read nets (cpu=0.070s, mem=1116.5M)
[03/14 19:16:13    319s] (I)       Done Read data from FE (cpu=0.100s, mem=1116.5M)
[03/14 19:16:13    319s] (I)       before initializing RouteDB syMemory usage = 1116.5 MB
[03/14 19:16:13    319s] (I)       congestionReportName   : 
[03/14 19:16:13    319s] (I)       layerRangeFor2DCongestion : 
[03/14 19:16:13    319s] (I)       buildTerm2TermWires    : 1
[03/14 19:16:13    319s] (I)       doTrackAssignment      : 1
[03/14 19:16:13    319s] (I)       dumpBookshelfFiles     : 0
[03/14 19:16:13    319s] (I)       numThreads             : 1
[03/14 19:16:13    319s] (I)       bufferingAwareRouting  : false
[03/14 19:16:13    319s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:16:13    319s] (I)       honorPin               : false
[03/14 19:16:13    319s] (I)       honorPinGuide          : true
[03/14 19:16:13    319s] (I)       honorPartition         : false
[03/14 19:16:13    319s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:16:13    319s] (I)       allowPartitionCrossover: false
[03/14 19:16:13    319s] (I)       honorSingleEntry       : true
[03/14 19:16:13    319s] (I)       honorSingleEntryStrong : true
[03/14 19:16:13    319s] (I)       handleViaSpacingRule   : false
[03/14 19:16:13    319s] (I)       handleEolSpacingRule   : false
[03/14 19:16:13    319s] (I)       PDConstraint           : none
[03/14 19:16:13    319s] (I)       expBetterNDRHandling   : false
[03/14 19:16:13    319s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:16:13    319s] (I)       routingEffortLevel     : 3
[03/14 19:16:13    319s] (I)       effortLevel            : standard
[03/14 19:16:13    319s] [NR-eGR] minRouteLayer          : 2
[03/14 19:16:13    319s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:16:13    319s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:16:13    319s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:16:13    319s] (I)       numRowsPerGCell        : 1
[03/14 19:16:13    319s] (I)       speedUpLargeDesign     : 0
[03/14 19:16:13    319s] (I)       multiThreadingTA       : 1
[03/14 19:16:13    319s] (I)       optimizationMode       : false
[03/14 19:16:13    319s] (I)       routeSecondPG          : false
[03/14 19:16:13    319s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:16:13    319s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:16:13    319s] (I)       punchThroughDistance   : 500.00
[03/14 19:16:13    319s] (I)       scenicBound            : 1.15
[03/14 19:16:13    319s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:16:13    319s] (I)       source-to-sink ratio   : 0.00
[03/14 19:16:13    319s] (I)       targetCongestionRatioH : 1.00
[03/14 19:16:13    319s] (I)       targetCongestionRatioV : 1.00
[03/14 19:16:13    319s] (I)       layerCongestionRatio   : 0.70
[03/14 19:16:13    319s] (I)       m1CongestionRatio      : 0.10
[03/14 19:16:13    319s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:16:13    319s] (I)       localRouteEffort       : 1.00
[03/14 19:16:13    319s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:16:13    319s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:16:13    319s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:16:13    319s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:16:13    319s] (I)       routeVias              : 
[03/14 19:16:13    319s] (I)       readTROption           : true
[03/14 19:16:13    319s] (I)       extraSpacingFactor     : 1.00
[03/14 19:16:13    319s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:16:13    319s] (I)       routeSelectedNetsOnly  : false
[03/14 19:16:13    319s] (I)       clkNetUseMaxDemand     : false
[03/14 19:16:13    319s] (I)       extraDemandForClocks   : 0
[03/14 19:16:13    319s] (I)       steinerRemoveLayers    : false
[03/14 19:16:13    319s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:16:13    319s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:16:13    319s] (I)       similarTopologyRoutingFast : false
[03/14 19:16:13    319s] (I)       spanningTreeRefinement : false
[03/14 19:16:13    319s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:16:13    319s] (I)       starting read tracks
[03/14 19:16:13    319s] (I)       build grid graph
[03/14 19:16:13    319s] (I)       build grid graph start
[03/14 19:16:13    319s] [NR-eGR] metal1 has no routable track
[03/14 19:16:13    319s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:16:13    319s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:16:13    319s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:16:13    319s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:16:13    319s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:16:13    319s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:16:13    319s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:16:13    319s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:16:13    319s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:16:13    319s] (I)       build grid graph end
[03/14 19:16:13    319s] (I)       ===========================================================================
[03/14 19:16:13    319s] (I)       == Report All Rule Vias ==
[03/14 19:16:13    319s] (I)       ===========================================================================
[03/14 19:16:13    319s] (I)        Via Rule : (Default)
[03/14 19:16:13    319s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:16:13    319s] (I)       ---------------------------------------------------------------------------
[03/14 19:16:13    319s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:16:13    319s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:16:13    319s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:16:13    319s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:16:13    319s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:16:13    319s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:16:13    319s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:16:13    319s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:16:13    319s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:16:13    319s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:16:13    319s] (I)       ===========================================================================
[03/14 19:16:13    319s] [NR-eGR] Read 38759 PG shapes in 0.020 seconds
[03/14 19:16:13    319s] 
[03/14 19:16:13    319s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:16:13    319s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:16:13    319s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:16:13    319s] (I)       readDataFromPlaceDB
[03/14 19:16:13    319s] (I)       Read net information..
[03/14 19:16:13    319s] [NR-eGR] Read numTotalNets=12870  numIgnoredNets=0
[03/14 19:16:13    319s] (I)       Read testcase time = 0.010 seconds
[03/14 19:16:13    319s] 
[03/14 19:16:13    319s] (I)       early_global_route_priority property id does not exist.
[03/14 19:16:13    319s] (I)       Start initializing grid graph
[03/14 19:16:13    319s] (I)       End initializing grid graph
[03/14 19:16:13    319s] (I)       Model blockages into capacity
[03/14 19:16:13    319s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:16:13    319s] (I)       Num blockages on layer 1: 7540
[03/14 19:16:13    319s] (I)       Num blockages on layer 2: 7540
[03/14 19:16:13    319s] (I)       Num blockages on layer 3: 7540
[03/14 19:16:13    319s] (I)       Num blockages on layer 4: 7540
[03/14 19:16:13    319s] (I)       Num blockages on layer 5: 6185
[03/14 19:16:13    319s] (I)       Num blockages on layer 6: 2414
[03/14 19:16:13    319s] (I)       Num blockages on layer 7: 0
[03/14 19:16:13    319s] (I)       Num blockages on layer 8: 0
[03/14 19:16:13    319s] (I)       Num blockages on layer 9: 0
[03/14 19:16:13    319s] (I)       Modeling time = 0.010 seconds
[03/14 19:16:13    319s] 
[03/14 19:16:13    319s] (I)       Number of ignored nets = 0
[03/14 19:16:13    319s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:16:13    319s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:16:13    319s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:16:13    319s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:16:13    319s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:16:13    319s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:16:13    319s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:16:13    319s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:16:13    319s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:16:13    319s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:16:13    319s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1118.7 MB
[03/14 19:16:13    319s] (I)       Ndr track 0 does not exist
[03/14 19:16:13    319s] (I)       Layer1  viaCost=200.00
[03/14 19:16:13    319s] (I)       Layer2  viaCost=200.00
[03/14 19:16:13    319s] (I)       Layer3  viaCost=100.00
[03/14 19:16:13    319s] (I)       Layer4  viaCost=100.00
[03/14 19:16:13    319s] (I)       Layer5  viaCost=100.00
[03/14 19:16:13    319s] (I)       Layer6  viaCost=100.00
[03/14 19:16:13    319s] (I)       Layer7  viaCost=100.00
[03/14 19:16:13    319s] (I)       Layer8  viaCost=100.00
[03/14 19:16:13    319s] (I)       Layer9  viaCost=100.00
[03/14 19:16:13    319s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:16:13    319s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:16:13    319s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:16:13    319s] (I)       Site width          :   380  (dbu)
[03/14 19:16:13    319s] (I)       Row height          :  2800  (dbu)
[03/14 19:16:13    319s] (I)       GCell width         :  2800  (dbu)
[03/14 19:16:13    319s] (I)       GCell height        :  2800  (dbu)
[03/14 19:16:13    319s] (I)       Grid                :   121   120    10
[03/14 19:16:13    319s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:16:13    319s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:16:13    319s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:16:13    319s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:16:13    319s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:16:13    319s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:16:13    319s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:16:13    319s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:16:13    319s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:16:13    319s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:16:13    319s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:16:13    319s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:16:13    319s] (I)       --------------------------------------------------------
[03/14 19:16:13    319s] 
[03/14 19:16:13    319s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:16:13    319s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560[03/14 19:16:13    319s] [NR-eGR] ============ Routing rule table ============
[03/14 19:16:13    319s] [NR-eGR] Rule id: 0  Nets: 12870 
  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:16:13    319s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:16:13    319s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:16:13    319s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:16:13    319s] [NR-eGR] ========================================
[03/14 19:16:13    319s] [NR-eGR] 
[03/14 19:16:13    319s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 19:16:13    319s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:16:13    319s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:16:13    319s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:16:13    319s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 19:16:13    319s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 19:16:13    319s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:16:13    319s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:16:13    319s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:16:13    319s] (I)       After initializing earlyGlobalRoute syMemory usage = 1118.7 MB
[03/14 19:16:13    319s] (I)       Loading and dumping file time : 0.17 seconds
[03/14 19:16:13    319s] (I)       ============= Initialization =============
[03/14 19:16:13    319s] (I)       totalPins=39988  totalGlobalPin=36569 (91.45%)
[03/14 19:16:13    319s] (I)       total 2D Cap : 229307 = (86619 H, 142688 V)
[03/14 19:16:13    319s] (I)       ============  Phase 1a Route ============
[03/14 19:16:13    319s] [NR-eGR] Layer group 1: route 187 net(s) in layer range [4, 10]
[03/14 19:16:13    319s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:16:13    319s] (I)       Usage: 14612 = (7895 H, 6717 V) = (9.11% H, 4.71% V) = (1.105e+04um H, 9.404e+03um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] (I)       ============  Phase 1b Route ============
[03/14 19:16:13    319s] (I)       Usage: 14612 = (7895 H, 6717 V) = (9.11% H, 4.71% V) = (1.105e+04um H, 9.404e+03um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.045680e+04um
[03/14 19:16:13    319s] (I)       ============  Phase 1c Route ============
[03/14 19:16:13    319s] (I)       Usage: 14612 = (7895 H, 6717 V) = (9.11% H, 4.71% V) = (1.105e+04um H, 9.404e+03um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] (I)       ============  Phase 1d Route ============
[03/14 19:16:13    319s] (I)       Usage: 14612 = (7895 H, 6717 V) = (9.11% H, 4.71% V) = (1.105e+04um H, 9.404e+03um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] (I)       ============  Phase 1e Route ============
[03/14 19:16:13    319s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:16:13    319s] (I)       Usage: 14612 = (7895 H, 6717 V) = (9.11% H, 4.71% V) = (1.105e+04um H, 9.404e+03um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.045680e+04um
[03/14 19:16:13    319s] [NR-eGR] 
[03/14 19:16:13    319s] (I)       Phase 1l runs 0.01 seconds
[03/14 19:16:13    319s] (I)       total 2D Cap : 468137 = (226286 H, 241851 V)
[03/14 19:16:13    319s] (I)       ============  Phase 1a Route ============
[03/14 19:16:13    319s] [NR-eGR] Layer group 2: route 12683 net(s) in layer range [2, 10]
[03/14 19:16:13    319s] (I)       Phase 1a runs 0.05 seconds
[03/14 19:16:13    319s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:16:13    319s] (I)       Usage: 102163 = (44253 H, 57910 V) = (19.56% H, 23.94% V) = (6.195e+04um H, 8.107e+04um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] (I)       ============  Phase 1b Route ============
[03/14 19:16:13    319s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:16:13    319s] (I)       Usage: 102253 = (44326 H, 57927 V) = (19.59% H, 23.95% V) = (6.206e+04um H, 8.110e+04um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] (I)       earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.65% V. EstWL: 1.226974e+05um
[03/14 19:16:13    319s] (I)       ============  Phase 1c Route ============
[03/14 19:16:13    319s] (I)       Level2 Grid: 25 x 24
[03/14 19:16:13    319s] (I)       Phase 1c runs 0.01 seconds
[03/14 19:16:13    319s] (I)       Usage: 102253 = (44326 H, 57927 V) = (19.59% H, 23.95% V) = (6.206e+04um H, 8.110e+04um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] (I)       ============  Phase 1d Route ============
[03/14 19:16:13    319s] (I)       Phase 1d runs 0.01 seconds
[03/14 19:16:13    319s] (I)       Usage: 102269 = (44341 H, 57928 V) = (19.60% H, 23.95% V) = (6.208e+04um H, 8.110e+04um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] (I)       ============  Phase 1e Route ============
[03/14 19:16:13    319s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:16:13    319s] (I)       Usage: 102269 = (44341 H, 57928 V) = (19.60% H, 23.95% V) = (6.208e+04um H, 8.110e+04um V)
[03/14 19:16:13    319s] (I)       
[03/14 19:16:13    319s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.48% V. EstWL: 1.227198e+05um
[03/14 19:16:13    319s] [NR-eGR] 
[03/14 19:16:13    320s] (I)       Phase 1l runs 0.09 seconds
[03/14 19:16:13    320s] (I)       ============  Phase 1l Route ============
[03/14 19:16:13    320s] (I)       
[03/14 19:16:13    320s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:16:13    320s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/14 19:16:13    320s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/14 19:16:13    320s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[03/14 19:16:13    320s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/14 19:16:13    320s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:16:13    320s] [NR-eGR]  metal2  (2)       337( 2.34%)        29( 0.20%)         1( 0.01%)         1( 0.01%)   ( 2.56%) 
[03/14 19:16:13    320s] [NR-eGR]  metal3  (3)         3( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/14 19:16:13    320s] [NR-eGR]  metal4  (4)       205( 1.42%)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 1.44%) 
[03/14 19:16:13    320s] [NR-eGR]  metal5  (5)         6( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[03/14 19:16:13    320s] [NR-eGR]  metal6  (6)        18( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[03/14 19:16:13    320s] [NR-eGR]  metal7  (7)         3( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/14 19:16:13    320s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:16:13    320s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:16:13    320s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:16:13    320s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/14 19:16:13    320s] [NR-eGR] Total              572( 0.49%)        31( 0.03%)         1( 0.00%)         1( 0.00%)   ( 0.51%) 
[03/14 19:16:13    320s] [NR-eGR] 
[03/14 19:16:13    320s] (I)       Total Global Routing Runtime: 0.27 seconds
[03/14 19:16:13    320s] (I)       total 2D Cap : 474985 = (229912 H, 245073 V)
[03/14 19:16:13    320s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.10% V
[03/14 19:16:13    320s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.13% V
[03/14 19:16:13    320s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1118.7M
[03/14 19:16:13    320s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.460, REAL:0.543, MEM:1118.7M
[03/14 19:16:13    320s] OPERPROF: Starting HotSpotCal at level 1, MEM:1118.7M
[03/14 19:16:13    320s] [hotspot] +------------+---------------+---------------+
[03/14 19:16:13    320s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 19:16:13    320s] [hotspot] +------------+---------------+---------------+
[03/14 19:16:13    320s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 19:16:13    320s] [hotspot] +------------+---------------+---------------+
[03/14 19:16:13    320s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 19:16:13    320s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 19:16:13    320s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1118.7M
[03/14 19:16:13    320s] 
[03/14 19:16:13    320s] === incrementalPlace Internal Loop 1 ===
[03/14 19:16:13    320s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=0 pMaxM=-1
[03/14 19:16:13    320s] OPERPROF: Starting IPInitSPData at level 1, MEM:1118.7M
[03/14 19:16:13    320s] #spOpts: N=45 minPadR=1.1 
[03/14 19:16:13    320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1118.7M
[03/14 19:16:13    320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:1118.7M
[03/14 19:16:13    320s] OPERPROF:   Starting post-place ADS at level 2, MEM:1118.7M
[03/14 19:16:14    320s] ADSU 0.700 -> 0.700
[03/14 19:16:14    320s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.053, MEM:1118.7M
[03/14 19:16:14    320s] OPERPROF:   Starting spMPad at level 2, MEM:1118.7M
[03/14 19:16:14    320s] OPERPROF:     Starting spContextMPad at level 3, MEM:1118.7M
[03/14 19:16:14    320s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1118.7M
[03/14 19:16:14    320s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.008, MEM:1118.7M
[03/14 19:16:14    320s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1118.7M
[03/14 19:16:14    320s] no activity file in design. spp won't run.
[03/14 19:16:14    320s] [spp] 0
[03/14 19:16:14    320s] [adp] 0:1:1:3
[03/14 19:16:14    320s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.008, MEM:1118.7M
[03/14 19:16:14    320s] SP #FI/SF FL/PI 0/0 11914/0
[03/14 19:16:14    320s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.160, REAL:0.170, MEM:1118.7M
[03/14 19:16:14    320s] PP off. flexM 0
[03/14 19:16:14    320s] OPERPROF: Starting CDPad at level 1, MEM:1118.7M
[03/14 19:16:14    320s] 3DP is on.
[03/14 19:16:14    320s] 3DP OF M2 0.033, M4 0.017. Diff 0
[03/14 19:16:14    320s] design sh 0.068.
[03/14 19:16:14    321s] CDPadU 0.893 -> 0.830. R=0.700, N=11914
[03/14 19:16:15    321s] OPERPROF: Finished CDPad at level 1, CPU:0.880, REAL:0.893, MEM:1118.7M
[03/14 19:16:15    321s] OPERPROF: Starting InitSKP at level 1, MEM:1118.7M
[03/14 19:16:15    321s] no activity file in design. spp won't run.
[03/14 19:16:15    321s] no activity file in design. spp won't run.
[03/14 19:16:17    323s] *** Finished SKP initialization (cpu=0:00:02.5, real=0:00:02.0)***
[03/14 19:16:17    323s] OPERPROF: Finished InitSKP at level 1, CPU:2.460, REAL:2.491, MEM:1123.2M
[03/14 19:16:17    323s] NP #FI/FS/SF FL/PI: 0/0/0 11914/0
[03/14 19:16:17    323s] no activity file in design. spp won't run.
[03/14 19:16:17    323s] 
[03/14 19:16:17    323s] AB Est...
[03/14 19:16:17    323s] OPERPROF: Starting npPlace at level 1, MEM:1127.3M
[03/14 19:16:17    323s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.064, MEM:1156.8M
[03/14 19:16:17    323s] Iteration  4: Skipped, with CDP Off
[03/14 19:16:17    323s] 
[03/14 19:16:17    323s] AB Est...
[03/14 19:16:17    323s] OPERPROF: Starting npPlace at level 1, MEM:1156.8M
[03/14 19:16:17    324s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.061, MEM:1156.8M
[03/14 19:16:17    324s] Iteration  5: Skipped, with CDP Off
[03/14 19:16:18    324s] OPERPROF: Starting npPlace at level 1, MEM:1156.8M
[03/14 19:16:18    324s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[03/14 19:16:18    324s] No instances found in the vector
[03/14 19:16:18    324s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1156.8M, DRC: 0)
[03/14 19:16:18    324s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:16:31    337s] Iteration  6: Total net bbox = 1.156e+05 (5.04e+04 6.52e+04)
[03/14 19:16:31    337s]               Est.  stn bbox = 1.452e+05 (6.10e+04 8.41e+04)
[03/14 19:16:31    337s]               cpu = 0:00:13.1 real = 0:00:13.0 mem = 1175.2M
[03/14 19:16:31    337s] OPERPROF: Finished npPlace at level 1, CPU:13.120, REAL:13.550, MEM:1175.2M
[03/14 19:16:31    337s] no activity file in design. spp won't run.
[03/14 19:16:31    337s] NP #FI/FS/SF FL/PI: 0/0/0 11914/0
[03/14 19:16:31    337s] no activity file in design. spp won't run.
[03/14 19:16:31    337s] OPERPROF: Starting npPlace at level 1, MEM:1175.2M
[03/14 19:16:31    337s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/14 19:16:31    337s] No instances found in the vector
[03/14 19:16:31    337s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1175.2M, DRC: 0)
[03/14 19:16:31    337s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:16:46    352s] Iteration  7: Total net bbox = 1.173e+05 (5.16e+04 6.57e+04)
[03/14 19:16:46    352s]               Est.  stn bbox = 1.473e+05 (6.23e+04 8.50e+04)
[03/14 19:16:46    352s]               cpu = 0:00:14.5 real = 0:00:15.0 mem = 1168.5M
[03/14 19:16:46    352s] OPERPROF: Finished npPlace at level 1, CPU:14.570, REAL:14.996, MEM:1168.5M
[03/14 19:16:47    352s] no activity file in design. spp won't run.
[03/14 19:16:47    352s] NP #FI/FS/SF FL/PI: 0/0/0 11914/0
[03/14 19:16:47    352s] no activity file in design. spp won't run.
[03/14 19:16:47    352s] OPERPROF: Starting npPlace at level 1, MEM:1168.5M
[03/14 19:16:47    352s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 19:16:47    352s] No instances found in the vector
[03/14 19:16:47    352s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1168.5M, DRC: 0)
[03/14 19:16:47    352s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:17:01    366s] Iteration  8: Total net bbox = 1.166e+05 (5.12e+04 6.54e+04)
[03/14 19:17:01    366s]               Est.  stn bbox = 1.467e+05 (6.19e+04 8.48e+04)
[03/14 19:17:01    366s]               cpu = 0:00:14.1 real = 0:00:14.0 mem = 1164.5M
[03/14 19:17:01    366s] OPERPROF: Finished npPlace at level 1, CPU:14.180, REAL:14.660, MEM:1164.5M
[03/14 19:17:02    366s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1164.5M
[03/14 19:17:02    366s] Starting Early Global Route rough congestion estimation: mem = 1164.5M
[03/14 19:17:02    366s] (I)       Reading DB...
[03/14 19:17:02    366s] (I)       Read data from FE... (mem=1164.5M)
[03/14 19:17:02    366s] (I)       Read nodes and places... (mem=1164.5M)
[03/14 19:17:02    366s] (I)       Done Read nodes and places (cpu=0.030s, mem=1164.5M)
[03/14 19:17:02    366s] (I)       Read nets... (mem=1164.5M)
[03/14 19:17:02    366s] (I)       Done Read nets (cpu=0.070s, mem=1167.8M)
[03/14 19:17:02    366s] (I)       Done Read data from FE (cpu=0.100s, mem=1167.8M)
[03/14 19:17:02    366s] (I)       before initializing RouteDB syMemory usage = 1167.8 MB
[03/14 19:17:02    366s] (I)       congestionReportName   : 
[03/14 19:17:02    366s] (I)       layerRangeFor2DCongestion : 
[03/14 19:17:02    366s] (I)       buildTerm2TermWires    : 1
[03/14 19:17:02    366s] (I)       doTrackAssignment      : 1
[03/14 19:17:02    366s] (I)       dumpBookshelfFiles     : 0
[03/14 19:17:02    366s] (I)       numThreads             : 1
[03/14 19:17:02    366s] (I)       bufferingAwareRouting  : false
[03/14 19:17:02    366s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:17:02    366s] (I)       honorPin               : false
[03/14 19:17:02    366s] (I)       honorPinGuide          : true
[03/14 19:17:02    366s] (I)       honorPartition         : false
[03/14 19:17:02    366s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:17:02    366s] (I)       allowPartitionCrossover: false
[03/14 19:17:02    366s] (I)       honorSingleEntry       : true
[03/14 19:17:02    366s] (I)       honorSingleEntryStrong : true
[03/14 19:17:02    366s] (I)       handleViaSpacingRule   : false
[03/14 19:17:02    366s] (I)       handleEolSpacingRule   : false
[03/14 19:17:02    366s] (I)       PDConstraint           : none
[03/14 19:17:02    366s] (I)       expBetterNDRHandling   : false
[03/14 19:17:02    366s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:17:02    366s] (I)       routingEffortLevel     : 3
[03/14 19:17:02    366s] (I)       effortLevel            : standard
[03/14 19:17:02    366s] [NR-eGR] minRouteLayer          : 2
[03/14 19:17:02    366s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:17:02    366s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:17:02    366s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:17:02    366s] (I)       numRowsPerGCell        : 2
[03/14 19:17:02    366s] (I)       speedUpLargeDesign     : 0
[03/14 19:17:02    366s] (I)       multiThreadingTA       : 1
[03/14 19:17:02    366s] (I)       optimizationMode       : false
[03/14 19:17:02    366s] (I)       routeSecondPG          : false
[03/14 19:17:02    366s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:17:02    366s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:17:02    366s] (I)       punchThroughDistance   : 500.00
[03/14 19:17:02    366s] (I)       scenicBound            : 1.15
[03/14 19:17:02    366s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:17:02    366s] (I)       source-to-sink ratio   : 0.00
[03/14 19:17:02    366s] (I)       targetCongestionRatioH : 1.00
[03/14 19:17:02    366s] (I)       targetCongestionRatioV : 1.00
[03/14 19:17:02    366s] (I)       layerCongestionRatio   : 0.70
[03/14 19:17:02    366s] (I)       m1CongestionRatio      : 0.10
[03/14 19:17:02    366s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:17:02    366s] (I)       localRouteEffort       : 1.00
[03/14 19:17:02    366s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:17:02    366s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:17:02    366s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:17:02    366s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:17:02    366s] (I)       routeVias              : 
[03/14 19:17:02    366s] (I)       readTROption           : true
[03/14 19:17:02    366s] (I)       extraSpacingFactor     : 1.00
[03/14 19:17:02    366s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:17:02    366s] (I)       routeSelectedNetsOnly  : false
[03/14 19:17:02    366s] (I)       clkNetUseMaxDemand     : false
[03/14 19:17:02    366s] (I)       extraDemandForClocks   : 0
[03/14 19:17:02    366s] (I)       steinerRemoveLayers    : false
[03/14 19:17:02    366s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:17:02    366s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:17:02    366s] (I)       similarTopologyRoutingFast : false
[03/14 19:17:02    366s] (I)       spanningTreeRefinement : false
[03/14 19:17:02    366s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:17:02    366s] (I)       starting read tracks
[03/14 19:17:02    366s] (I)       build grid graph
[03/14 19:17:02    366s] (I)       build grid graph start
[03/14 19:17:02    366s] [NR-eGR] metal1 has no routable track
[03/14 19:17:02    366s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:17:02    366s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:17:02    366s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:17:02    366s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:17:02    366s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:17:02    366s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:17:02    366s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:17:02    366s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:17:02    366s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:17:02    366s] (I)       build grid graph end
[03/14 19:17:02    366s] (I)       ===========================================================================
[03/14 19:17:02    366s] (I)       == Report All Rule Vias ==
[03/14 19:17:02    366s] (I)       ===========================================================================
[03/14 19:17:02    366s] (I)        Via Rule : (Default)
[03/14 19:17:02    366s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:17:02    366s] (I)       ---------------------------------------------------------------------------
[03/14 19:17:02    366s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:17:02    366s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:17:02    366s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:17:02    366s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:17:02    366s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:17:02    366s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:17:02    366s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:17:02    366s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:17:02    366s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:17:02    366s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:17:02    366s] (I)       ===========================================================================
[03/14 19:17:02    366s] [NR-eGR] Read 38759 PG shapes in 0.010 seconds
[03/14 19:17:02    366s] 
[03/14 19:17:02    366s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:17:02    366s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:17:02    366s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:17:02    366s] (I)       readDataFromPlaceDB
[03/14 19:17:02    366s] (I)       Read net information..
[03/14 19:17:02    366s] [NR-eGR] Read numTotalNets=12870  numIgnoredNets=0
[03/14 19:17:02    366s] (I)       Read testcase time = 0.010 seconds
[03/14 19:17:02    366s] 
[03/14 19:17:02    366s] (I)       early_global_route_priority property id does not exist.
[03/14 19:17:02    366s] (I)       Start initializing grid graph
[03/14 19:17:02    366s] (I)       End initializing grid graph
[03/14 19:17:02    366s] (I)       Model blockages into capacity
[03/14 19:17:02    366s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:17:02    366s] (I)       Num blockages on layer 1: 7540
[03/14 19:17:02    366s] (I)       Num blockages on layer 2: 7540
[03/14 19:17:02    366s] (I)       Num blockages on layer 3: 7540
[03/14 19:17:02    366s] (I)       Num blockages on layer 4: 7540
[03/14 19:17:02    366s] (I)       Num blockages on layer 5: 6185
[03/14 19:17:02    366s] (I)       Num blockages on layer 6: 2414
[03/14 19:17:02    366s] (I)       Num blockages on layer 7: 0
[03/14 19:17:02    366s] (I)       Num blockages on layer 8: 0
[03/14 19:17:02    366s] (I)       Num blockages on layer 9: 0
[03/14 19:17:02    366s] (I)       Modeling time = 0.010 seconds
[03/14 19:17:02    366s] 
[03/14 19:17:02    366s] (I)       Number of ignored nets = 0
[03/14 19:17:02    366s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:17:02    366s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:17:02    366s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:17:02    366s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:17:02    366s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:17:02    366s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:17:02    366s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:17:02    366s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:17:02    366s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:17:02    366s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:17:02    366s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1171.2 MB
[03/14 19:17:02    366s] (I)       Ndr track 0 does not exist
[03/14 19:17:02    366s] (I)       Layer1  viaCost=200.00
[03/14 19:17:02    366s] (I)       Layer2  viaCost=200.00
[03/14 19:17:02    366s] (I)       Layer3  viaCost=100.00
[03/14 19:17:02    366s] (I)       Layer4  viaCost=100.00
[03/14 19:17:02    366s] (I)       Layer5  viaCost=100.00
[03/14 19:17:02    366s] (I)       Layer6  viaCost=100.00
[03/14 19:17:02    366s] (I)       Layer7  viaCost=100.00
[03/14 19:17:02    366s] (I)       Layer8  viaCost=100.00
[03/14 19:17:02    366s] (I)       Layer9  viaCost=100.00
[03/14 19:17:02    366s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:17:02    366s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:17:02    366s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:17:02    366s] (I)       Site width          :   380  (dbu)
[03/14 19:17:02    366s] (I)       Row height          :  2800  (dbu)
[03/14 19:17:02    366s] (I)       GCell width         :  5600  (dbu)
[03/14 19:17:02    366s] (I)       GCell height        :  5600  (dbu)
[03/14 19:17:02    366s] (I)       Grid                :    61    60    10
[03/14 19:17:02    366s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:17:02    366s] (I)       Vertical capacity   :     0  5600     0  5600     0  5600     0  5600     0  5600
[03/14 19:17:02    366s] (I)       Horizontal capacity :     0     0  5600     0  5600     0  5600     0  5600     0
[03/14 19:17:02    366s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:17:02    366s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:17:02    366s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:17:02    366s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:17:02    366s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:17:02    366s] (I)       Num tracks per GCell: 20.74 14.74 20.00 10.00 10.00 10.00  3.33  3.33  1.75  1.67
[03/14 19:17:02    366s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:17:02    366s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:17:02    366s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:17:02    366s] (I)       --------------------------------------------------------
[03/14 19:17:02    366s] 
[03/14 19:17:02    366s] [NR-eGR] ============ Routing rule table ============
[03/14 19:17:02    366s] [NR-eGR] Rule id: 0  Nets: 12870 
[03/14 19:17:02    366s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:17:02    366s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:17:02    366s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:17:02    366s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:17:02    366s] [NR-eGR] ========================================
[03/14 19:17:02    366s] [NR-eGR] 
[03/14 19:17:02    366s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:17:02    366s] (I)       blocked tracks on layer2 : = 12809 / 53760 (23.83%)
[03/14 19:17:02    366s] (I)       blocked tracks on layer3 : = 8700 / 73688 (11.81%)
[03/14 19:17:02    366s] (I)       blocked tracks on layer4 : = 11116 / 36420 (30.52%)
[03/14 19:17:02    366s] (I)       blocked tracks on layer5 : = 9396 / 36844 (25.50%)
[03/14 19:17:02    366s] (I)       blocked tracks on layer6 : = 14700 / 36420 (40.36%)
[03/14 19:17:02    366s] (I)       blocked tracks on layer7 : = 6120 / 12261 (49.91%)
[03/14 19:17:02    366s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:17:02    366s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:17:02    366s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:17:02    366s] (I)       After initializing earlyGlobalRoute syMemory usage = 1171.2 MB
[03/14 19:17:02    366s] (I)       Loading and dumping file time : 0.16 seconds
[03/14 19:17:02    366s] (I)       ============= Initialization =============
[03/14 19:17:02    366s] (I)       numLocalWires=18534  numGlobalNetBranches=4245  numLocalNetBranches=5030
[03/14 19:17:02    366s] (I)       totalPins=39988  totalGlobalPin=25974 (64.95%)
[03/14 19:17:02    366s] (I)       total 2D Cap : 236808 = (114832 H, 121976 V)
[03/14 19:17:02    366s] (I)       ============  Phase 1a Route ============
[03/14 19:17:02    366s] (I)       Phase 1a runs 0.01 seconds
[03/14 19:17:02    366s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:17:02    366s] (I)       Usage: 50534 = (22695 H, 27839 V) = (19.76% H, 22.82% V) = (6.355e+04um H, 7.795e+04um V)
[03/14 19:17:02    366s] (I)       
[03/14 19:17:02    367s] (I)       ============  Phase 1b Route ============
[03/14 19:17:02    367s] (I)       Usage: 50534 = (22695 H, 27839 V) = (19.76% H, 22.82% V) = (6.355e+04um H, 7.795e+04um V)
[03/14 19:17:02    367s] (I)       
[03/14 19:17:02    367s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.48% V
[03/14 19:17:02    367s] 
[03/14 19:17:02    367s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.27% V
[03/14 19:17:02    367s] Finished Early Global Route rough congestion estimation: mem = 1171.2M
[03/14 19:17:02    367s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.230, REAL:0.241, MEM:1171.2M
[03/14 19:17:02    367s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/14 19:17:02    367s] OPERPROF: Starting CDPad at level 1, MEM:1171.2M
[03/14 19:17:02    367s] CDPadU 0.830 -> 0.830. R=0.700, N=11914
[03/14 19:17:02    367s] OPERPROF: Finished CDPad at level 1, CPU:0.250, REAL:0.251, MEM:1171.2M
[03/14 19:17:02    367s] no activity file in design. spp won't run.
[03/14 19:17:02    367s] NP #FI/FS/SF FL/PI: 0/0/0 11914/0
[03/14 19:17:02    367s] no activity file in design. spp won't run.
[03/14 19:17:02    367s] OPERPROF: Starting npPlace at level 1, MEM:1171.2M
[03/14 19:17:02    367s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 19:17:02    367s] No instances found in the vector
[03/14 19:17:02    367s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1171.2M, DRC: 0)
[03/14 19:17:02    367s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:17:03    368s] OPERPROF: Finished npPlace at level 1, CPU:0.960, REAL:1.026, MEM:1171.2M
[03/14 19:17:03    368s] no activity file in design. spp won't run.
[03/14 19:17:03    368s] NP #FI/FS/SF FL/PI: 0/0/0 11914/0
[03/14 19:17:03    368s] no activity file in design. spp won't run.
[03/14 19:17:04    368s] OPERPROF: Starting npPlace at level 1, MEM:1171.2M
[03/14 19:17:04    368s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 19:17:04    368s] No instances found in the vector
[03/14 19:17:04    368s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1171.2M, DRC: 0)
[03/14 19:17:04    368s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:17:30    394s] Iteration  9: Total net bbox = 1.192e+05 (5.28e+04 6.65e+04)
[03/14 19:17:30    394s]               Est.  stn bbox = 1.488e+05 (6.34e+04 8.54e+04)
[03/14 19:17:30    394s]               cpu = 0:00:26.1 real = 0:00:26.0 mem = 1167.9M
[03/14 19:17:30    394s] OPERPROF: Finished npPlace at level 1, CPU:26.090, REAL:26.722, MEM:1167.9M
[03/14 19:17:30    395s] no activity file in design. spp won't run.
[03/14 19:17:30    395s] NP #FI/FS/SF FL/PI: 0/0/0 11914/0
[03/14 19:17:31    395s] no activity file in design. spp won't run.
[03/14 19:17:31    395s] OPERPROF: Starting npPlace at level 1, MEM:1167.9M
[03/14 19:17:31    395s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 19:17:31    395s] No instances found in the vector
[03/14 19:17:31    395s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1167.9M, DRC: 0)
[03/14 19:17:31    395s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:17:37    401s] Iteration 10: Total net bbox = 1.247e+05 (5.52e+04 6.95e+04)
[03/14 19:17:37    401s]               Est.  stn bbox = 1.543e+05 (6.58e+04 8.85e+04)
[03/14 19:17:37    401s]               cpu = 0:00:06.2 real = 0:00:06.0 mem = 1169.9M
[03/14 19:17:37    401s] OPERPROF: Finished npPlace at level 1, CPU:6.270, REAL:6.367, MEM:1169.9M
[03/14 19:17:37    401s] Move report: Timing Driven Placement moves 11914 insts, mean move: 10.10 um, max move: 104.33 um
[03/14 19:17:37    401s] 	Max move on inst (FE_OFC386_n_7880): (67.26, 37.66) --> (77.72, 131.53)
[03/14 19:17:37    401s] no activity file in design. spp won't run.
[03/14 19:17:37    401s] SKP cleared!
[03/14 19:17:37    401s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.021, MEM:1169.9M
[03/14 19:17:37    401s] 
[03/14 19:17:37    401s] CongRepair sets shifter mode to gplace
[03/14 19:17:37    401s] Finished Incremental Placement (cpu=0:01:22, real=0:01:24, mem=1169.9M)
[03/14 19:17:37    401s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1169.9M
[03/14 19:17:37    401s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:17:37    401s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1169.9M
[03/14 19:17:37    401s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:17:37    401s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:17:37    401s] SiteArray: use 391,920 bytes
[03/14 19:17:37    401s] SiteArray: current memory after site array memory allocation 1169.9M
[03/14 19:17:37    401s] SiteArray: FP blocked sites are writable
[03/14 19:17:37    401s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:17:37    401s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.050, REAL:0.054, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.090, REAL:0.089, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:         Starting CMU at level 5, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.098, MEM:1169.9M
[03/14 19:17:37    401s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1169.9MB).
[03/14 19:17:37    401s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.128, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.128, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:   Starting RefinePlace at level 2, MEM:1169.9M
[03/14 19:17:37    401s] *** Starting place_detail (0:06:42 mem=1169.9M) ***
[03/14 19:17:37    401s] Total net bbox length = 1.270e+05 (5.713e+04 6.984e+04) (ext = 5.432e+03)
[03/14 19:17:37    401s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:17:37    401s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:1169.9M
[03/14 19:17:37    401s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1169.9M
[03/14 19:17:37    401s] Starting refinePlace ...
[03/14 19:17:38    401s] ** Cut row section cpu time 0:00:00.0.
[03/14 19:17:38    401s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 19:17:38    402s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1169.9MB) @(0:06:42 - 0:06:42).
[03/14 19:17:38    402s] Move report: preRPlace moves 11914 insts, mean move: 0.44 um, max move: 2.22 um
[03/14 19:17:38    402s] 	Max move on inst (g163382): (119.19, 60.78) --> (119.32, 62.86)
[03/14 19:17:38    402s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[03/14 19:17:38    402s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 19:17:38    402s] Placement tweakage begins.
[03/14 19:17:38    402s] wire length = 1.551e+05
[03/14 19:17:40    403s] wire length = 1.498e+05
[03/14 19:17:40    403s] Placement tweakage ends.
[03/14 19:17:40    403s] Move report: tweak moves 2729 insts, mean move: 1.15 um, max move: 10.64 um
[03/14 19:17:40    403s] 	Max move on inst (FE_OFC134_n_1567): (34.77, 8.26) --> (45.41, 8.26)
[03/14 19:17:40    403s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:02.0, mem=1169.9MB) @(0:06:42 - 0:06:44).
[03/14 19:17:40    404s] 
[03/14 19:17:40    404s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 19:17:40    404s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:17:40    404s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=1169.9MB) @(0:06:44 - 0:06:45).
[03/14 19:17:40    404s] Move report: Detail placement moves 11914 insts, mean move: 0.67 um, max move: 10.64 um
[03/14 19:17:40    404s] 	Max move on inst (FE_OFC134_n_1567): (34.83, 8.32) --> (45.41, 8.26)
[03/14 19:17:40    404s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1169.9MB
[03/14 19:17:40    404s] Statistics of distance of Instance movement in refine placement:
[03/14 19:17:40    404s]   maximum (X+Y) =        10.64 um
[03/14 19:17:40    404s]   inst (FE_OFC134_n_1567) with max move: (34.8305, 8.319) -> (45.41, 8.26)
[03/14 19:17:40    404s]   mean    (X+Y) =         0.67 um
[03/14 19:17:40    404s] Total instances moved : 11914
[03/14 19:17:40    404s] Summary Report:
[03/14 19:17:40    404s] Instances move: 11914 (out of 11914 movable)
[03/14 19:17:40    404s] Instances flipped: 0
[03/14 19:17:40    404s] Mean displacement: 0.67 um
[03/14 19:17:40    404s] Max displacement: 10.64 um (Instance: FE_OFC134_n_1567) (34.8305, 8.319) -> (45.41, 8.26)
[03/14 19:17:40    404s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[03/14 19:17:40    404s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.930, REAL:2.988, MEM:1169.9M
[03/14 19:17:40    404s] Total net bbox length = 1.236e+05 (5.313e+04 7.051e+04) (ext = 5.435e+03)
[03/14 19:17:40    404s] Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1169.9MB
[03/14 19:17:40    404s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:03.0, mem=1169.9MB) @(0:06:42 - 0:06:45).
[03/14 19:17:40    404s] *** Finished place_detail (0:06:45 mem=1169.9M) ***
[03/14 19:17:40    404s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.020, REAL:3.064, MEM:1169.9M
[03/14 19:17:40    404s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.200, REAL:3.252, MEM:1169.9M
[03/14 19:17:40    404s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1169.9M
[03/14 19:17:40    404s] Starting Early Global Route congestion estimation: mem = 1169.9M
[03/14 19:17:40    404s] (I)       Reading DB...
[03/14 19:17:40    404s] (I)       Read data from FE... (mem=1169.9M)
[03/14 19:17:40    404s] (I)       Read nodes and places... (mem=1169.9M)
[03/14 19:17:41    404s] (I)       Done Read nodes and places (cpu=0.020s, mem=1169.9M)
[03/14 19:17:41    404s] (I)       Read nets... (mem=1169.9M)
[03/14 19:17:41    404s] (I)       Done Read nets (cpu=0.070s, mem=1169.9M)
[03/14 19:17:41    404s] (I)       Done Read data from FE (cpu=0.090s, mem=1169.9M)
[03/14 19:17:41    404s] (I)       before initializing RouteDB syMemory usage = 1169.9 MB
[03/14 19:17:41    404s] (I)       congestionReportName   : 
[03/14 19:17:41    404s] (I)       layerRangeFor2DCongestion : 
[03/14 19:17:41    404s] (I)       buildTerm2TermWires    : 1
[03/14 19:17:41    404s] (I)       doTrackAssignment      : 1
[03/14 19:17:41    404s] (I)       dumpBookshelfFiles     : 0
[03/14 19:17:41    404s] (I)       numThreads             : 1
[03/14 19:17:41    404s] (I)       bufferingAwareRouting  : false
[03/14 19:17:41    404s] (I)       honorPin               : false
[03/14 19:17:41    404s] (I)       honorPinGuide          : true
[03/14 19:17:41    404s] (I)       honorPartition         : false
[03/14 19:17:41    404s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:17:41    404s] (I)       allowPartitionCrossover: false
[03/14 19:17:41    404s] (I)       honorSingleEntry       : true
[03/14 19:17:41    404s] (I)       honorSingleEntryStrong : true
[03/14 19:17:41    404s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:17:41    404s] (I)       handleViaSpacingRule   : false
[03/14 19:17:41    404s] (I)       handleEolSpacingRule   : false
[03/14 19:17:41    404s] (I)       PDConstraint           : none
[03/14 19:17:41    404s] (I)       expBetterNDRHandling   : false
[03/14 19:17:41    404s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:17:41    404s] (I)       routingEffortLevel     : 3
[03/14 19:17:41    404s] (I)       effortLevel            : standard
[03/14 19:17:41    404s] [NR-eGR] minRouteLayer          : 2
[03/14 19:17:41    404s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:17:41    404s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:17:41    404s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:17:41    404s] (I)       numRowsPerGCell        : 1
[03/14 19:17:41    404s] (I)       speedUpLargeDesign     : 0
[03/14 19:17:41    404s] (I)       multiThreadingTA       : 1
[03/14 19:17:41    404s] (I)       optimizationMode       : false
[03/14 19:17:41    404s] (I)       routeSecondPG          : false
[03/14 19:17:41    404s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:17:41    404s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:17:41    404s] (I)       punchThroughDistance   : 500.00
[03/14 19:17:41    404s] (I)       scenicBound            : 1.15
[03/14 19:17:41    404s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:17:41    404s] (I)       source-to-sink ratio   : 0.00
[03/14 19:17:41    404s] (I)       targetCongestionRatioH : 1.00
[03/14 19:17:41    404s] (I)       targetCongestionRatioV : 1.00
[03/14 19:17:41    404s] (I)       layerCongestionRatio   : 0.70
[03/14 19:17:41    404s] (I)       m1CongestionRatio      : 0.10
[03/14 19:17:41    404s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:17:41    404s] (I)       localRouteEffort       : 1.00
[03/14 19:17:41    404s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:17:41    404s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:17:41    404s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:17:41    404s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:17:41    404s] (I)       routeVias              : 
[03/14 19:17:41    404s] (I)       readTROption           : true
[03/14 19:17:41    404s] (I)       extraSpacingFactor     : 1.00
[03/14 19:17:41    404s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:17:41    404s] (I)       routeSelectedNetsOnly  : false
[03/14 19:17:41    404s] (I)       clkNetUseMaxDemand     : false
[03/14 19:17:41    404s] (I)       extraDemandForClocks   : 0
[03/14 19:17:41    404s] (I)       steinerRemoveLayers    : false
[03/14 19:17:41    404s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:17:41    404s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:17:41    404s] (I)       similarTopologyRoutingFast : false
[03/14 19:17:41    404s] (I)       spanningTreeRefinement : false
[03/14 19:17:41    404s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:17:41    404s] (I)       starting read tracks
[03/14 19:17:41    404s] (I)       build grid graph
[03/14 19:17:41    404s] (I)       build grid graph start
[03/14 19:17:41    404s] [NR-eGR] metal1 has no routable track
[03/14 19:17:41    404s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:17:41    404s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:17:41    404s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:17:41    404s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:17:41    404s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:17:41    404s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:17:41    404s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:17:41    404s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:17:41    404s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:17:41    404s] (I)       build grid graph end
[03/14 19:17:41    404s] (I)       ===========================================================================
[03/14 19:17:41    404s] (I)       == Report All Rule Vias ==
[03/14 19:17:41    404s] (I)       ===========================================================================
[03/14 19:17:41    404s] (I)        Via Rule : (Default)
[03/14 19:17:41    404s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:17:41    404s] (I)       ---------------------------------------------------------------------------
[03/14 19:17:41    404s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:17:41    404s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:17:41    404s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:17:41    404s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:17:41    404s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:17:41    404s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:17:41    404s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:17:41    404s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:17:41    404s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:17:41    404s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:17:41    404s] (I)       ===========================================================================
[03/14 19:17:41    404s] [NR-eGR] Read 38759 PG shapes in 0.010 seconds
[03/14 19:17:41    404s] 
[03/14 19:17:41    404s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:17:41    404s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:17:41    405s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:17:41    405s] (I)       readDataFromPlaceDB
[03/14 19:17:41    405s] (I)       Read net information..
[03/14 19:17:41    405s] [NR-eGR] Read numTotalNets=12870  numIgnoredNets=0
[03/14 19:17:41    405s] (I)       Read testcase time = 0.010 seconds
[03/14 19:17:41    405s] 
[03/14 19:17:41    405s] (I)       early_global_route_priority property id does not exist.
[03/14 19:17:41    405s] (I)       Start initializing grid graph
[03/14 19:17:41    405s] (I)       End initializing grid graph
[03/14 19:17:41    405s] (I)       Model blockages into capacity
[03/14 19:17:41    405s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:17:41    405s] (I)       Num blockages on layer 1: 7540
[03/14 19:17:41    405s] (I)       Num blockages on layer 2: 7540
[03/14 19:17:41    405s] (I)       Num blockages on layer 3: 7540
[03/14 19:17:41    405s] (I)       Num blockages on layer 4: 7540
[03/14 19:17:41    405s] (I)       Num blockages on layer 5: 6185
[03/14 19:17:41    405s] (I)       Num blockages on layer 6: 2414
[03/14 19:17:41    405s] (I)       Num blockages on layer 7: 0
[03/14 19:17:41    405s] (I)       Num blockages on layer 8: 0
[03/14 19:17:41    405s] (I)       Num blockages on layer 9: 0
[03/14 19:17:41    405s] (I)       Modeling time = 0.010 seconds
[03/14 19:17:41    405s] 
[03/14 19:17:41    405s] (I)       Number of ignored nets = 0
[03/14 19:17:41    405s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:17:41    405s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:17:41    405s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:17:41    405s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:17:41    405s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:17:41    405s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:17:41    405s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:17:41    405s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:17:41    405s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:17:41    405s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:17:41    405s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1169.9 MB
[03/14 19:17:41    405s] (I)       Ndr track 0 does not exist
[03/14 19:17:41    405s] (I)       Layer1  viaCost=200.00
[03/14 19:17:41    405s] (I)       Layer2  viaCost=200.00
[03/14 19:17:41    405s] (I)       Layer3  viaCost=100.00
[03/14 19:17:41    405s] (I)       Layer4  viaCost=100.00
[03/14 19:17:41    405s] (I)       Layer5  viaCost=100.00
[03/14 19:17:41    405s] (I)       Layer6  viaCost=100.00
[03/14 19:17:41    405s] (I)       Layer7  viaCost=100.00
[03/14 19:17:41    405s] (I)       Layer8  viaCost=100.00
[03/14 19:17:41    405s] (I)       Layer9  viaCost=100.00
[03/14 19:17:41    405s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:17:41    405s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:17:41    405s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:17:41    405s] (I)       Site width          :   380  (dbu)
[03/14 19:17:41    405s] (I)       Row height          :  2800  (dbu)
[03/14 19:17:41    405s] (I)       GCell width         :  2800  (dbu)
[03/14 19:17:41    405s] (I)       GCell height        :  2800  (dbu)
[03/14 19:17:41    405s] (I)       Grid                :   121   120    10
[03/14 19:17:41    405s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:17:41    405s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:17:41    405s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:17:41    405s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:17:41    405s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:17:41    405s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:17:41    405s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:17:41    405s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:17:41    405s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:17:41    405s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:17:41    405s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:17:41    405s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:17:41    405s] (I)       --------------------------------------------------------
[03/14 19:17:41    405s] 
[03/14 19:17:41    405s] [NR-eGR] ============ Routing rule table ============
[03/14 19:17:41    405s] [NR-eGR] Rule id: 0  Nets: 12870 
[03/14 19:17:41    405s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:17:41    405s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:17:41    405s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:17:41    405s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:17:41    405s] [NR-eGR] ========================================
[03/14 19:17:41    405s] [NR-eGR] 
[03/14 19:17:41    405s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:17:41    405s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 19:17:41    405s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:17:41    405s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:17:41    405s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:17:41    405s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 19:17:41    405s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 19:17:41    405s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:17:41    405s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:17:41    405s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:17:41    405s] (I)       After initializing earlyGlobalRoute syMemory usage = 1169.9 MB
[03/14 19:17:41    405s] (I)       Loading and dumping file time : 0.17 seconds
[03/14 19:17:41    405s] (I)       ============= Initialization =============
[03/14 19:17:41    405s] (I)       totalPins=39988  totalGlobalPin=37368 (93.45%)
[03/14 19:17:41    405s] (I)       total 2D Cap : 229307 = (86619 H, 142688 V)
[03/14 19:17:41    405s] [NR-eGR] Layer group 1: route 187 net(s) in layer range [4, 10]
[03/14 19:17:41    405s] (I)       ============  Phase 1a Route ============
[03/14 19:17:41    405s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:17:41    405s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:17:41    405s] (I)       Usage: 14831 = (7935 H, 6896 V) = (9.16% H, 4.83% V) = (1.111e+04um H, 9.654e+03um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] (I)       ============  Phase 1b Route ============
[03/14 19:17:41    405s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:17:41    405s] (I)       Usage: 14831 = (7935 H, 6896 V) = (9.16% H, 4.83% V) = (1.111e+04um H, 9.654e+03um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.076340e+04um
[03/14 19:17:41    405s] (I)       ============  Phase 1c Route ============
[03/14 19:17:41    405s] (I)       Level2 Grid: 25 x 24
[03/14 19:17:41    405s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:17:41    405s] (I)       Usage: 14831 = (7935 H, 6896 V) = (9.16% H, 4.83% V) = (1.111e+04um H, 9.654e+03um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] (I)       ============  Phase 1d Route ============
[03/14 19:17:41    405s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:17:41    405s] (I)       Usage: 14831 = (7935 H, 6896 V) = (9.16% H, 4.83% V) = (1.111e+04um H, 9.654e+03um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] (I)       ============  Phase 1e Route ============
[03/14 19:17:41    405s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:17:41    405s] (I)       Usage: 14831 = (7935 H, 6896 V) = (9.16% H, 4.83% V) = (1.111e+04um H, 9.654e+03um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.076340e+04um
[03/14 19:17:41    405s] [NR-eGR] 
[03/14 19:17:41    405s] (I)       Phase 1l runs 0.01 seconds
[03/14 19:17:41    405s] (I)       total 2D Cap : 468137 = (226286 H, 241851 V)
[03/14 19:17:41    405s] (I)       ============  Phase 1a Route ============
[03/14 19:17:41    405s] [NR-eGR] Layer group 2: route 12683 net(s) in layer range [2, 10]
[03/14 19:17:41    405s] (I)       Phase 1a runs 0.03 seconds
[03/14 19:17:41    405s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:17:41    405s] (I)       Usage: 103548 = (45064 H, 58484 V) = (19.91% H, 24.18% V) = (6.309e+04um H, 8.188e+04um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] (I)       ============  Phase 1b Route ============
[03/14 19:17:41    405s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:17:41    405s] (I)       Usage: 103607 = (45110 H, 58497 V) = (19.93% H, 24.19% V) = (6.315e+04um H, 8.190e+04um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.20% V. EstWL: 1.242864e+05um
[03/14 19:17:41    405s] (I)       ============  Phase 1c Route ============
[03/14 19:17:41    405s] (I)       Level2 Grid: 25 x 24
[03/14 19:17:41    405s] (I)       Phase 1c runs 0.01 seconds
[03/14 19:17:41    405s] (I)       Usage: 103607 = (45110 H, 58497 V) = (19.93% H, 24.19% V) = (6.315e+04um H, 8.190e+04um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] (I)       ============  Phase 1d Route ============
[03/14 19:17:41    405s] (I)       Phase 1d runs 0.01 seconds
[03/14 19:17:41    405s] (I)       Usage: 103620 = (45122 H, 58498 V) = (19.94% H, 24.19% V) = (6.317e+04um H, 8.190e+04um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] (I)       ============  Phase 1e Route ============
[03/14 19:17:41    405s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:17:41    405s] (I)       Usage: 103620 = (45122 H, 58498 V) = (19.94% H, 24.19% V) = (6.317e+04um H, 8.190e+04um V)
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.13% V. EstWL: 1.243046e+05um
[03/14 19:17:41    405s] [NR-eGR] 
[03/14 19:17:41    405s] (I)       Phase 1l runs 0.09 seconds
[03/14 19:17:41    405s] (I)       ============  Phase 1l Route ============
[03/14 19:17:41    405s] (I)       
[03/14 19:17:41    405s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:17:41    405s] [NR-eGR]                        OverCon           OverCon            
[03/14 19:17:41    405s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 19:17:41    405s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/14 19:17:41    405s] [NR-eGR] ---------------------------------------------------------------
[03/14 19:17:41    405s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:17:41    405s] [NR-eGR]  metal2  (2)       194( 1.35%)        12( 0.08%)   ( 1.43%) 
[03/14 19:17:41    405s] [NR-eGR]  metal3  (3)         1( 0.01%)         1( 0.01%)   ( 0.01%) 
[03/14 19:17:41    405s] [NR-eGR]  metal4  (4)       180( 1.25%)         2( 0.01%)   ( 1.26%) 
[03/14 19:17:41    405s] [NR-eGR]  metal5  (5)        10( 0.07%)         0( 0.00%)   ( 0.07%) 
[03/14 19:17:41    405s] [NR-eGR]  metal6  (6)         7( 0.06%)         0( 0.00%)   ( 0.06%) 
[03/14 19:17:41    405s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:17:41    405s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:17:41    405s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:17:41    405s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:17:41    405s] [NR-eGR] ---------------------------------------------------------------
[03/14 19:17:41    405s] [NR-eGR] Total              392( 0.33%)        15( 0.01%)   ( 0.35%) 
[03/14 19:17:41    405s] [NR-eGR] 
[03/14 19:17:41    405s] (I)       Total Global Routing Runtime: 0.27 seconds
[03/14 19:17:41    405s] (I)       total 2D Cap : 474985 = (229912 H, 245073 V)
[03/14 19:17:41    405s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[03/14 19:17:41    405s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[03/14 19:17:41    405s] Early Global Route congestion estimation runtime: 0.44 seconds, mem = 1169.9M
[03/14 19:17:41    405s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.440, REAL:0.481, MEM:1169.9M
[03/14 19:17:41    405s] OPERPROF: Starting HotSpotCal at level 1, MEM:1169.9M
[03/14 19:17:41    405s] [hotspot] +------------+---------------+---------------+
[03/14 19:17:41    405s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 19:17:41    405s] [hotspot] +------------+---------------+---------------+
[03/14 19:17:41    405s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 19:17:41    405s] [hotspot] +------------+---------------+---------------+
[03/14 19:17:41    405s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 19:17:41    405s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 19:17:41    405s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1169.9M
[03/14 19:17:41    405s] 
[03/14 19:17:41    405s] === incrementalPlace Internal Loop 2 ===
[03/14 19:17:41    405s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1169.9M
[03/14 19:17:41    405s] Starting Early Global Route wiring: mem = 1169.9M
[03/14 19:17:41    405s] (I)       ============= track Assignment ============
[03/14 19:17:41    405s] (I)       extract Global 3D Wires
[03/14 19:17:41    405s] (I)       Extract Global WL : time=0.01
[03/14 19:17:41    405s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[03/14 19:17:41    405s] (I)       Initialization real time=0.00 seconds
[03/14 19:17:41    405s] (I)       Run Multi-thread track assignment
[03/14 19:17:41    405s] (I)       Kernel real time=0.24 seconds
[03/14 19:17:41    405s] (I)       End Greedy Track Assignment
[03/14 19:17:41    405s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:17:41    405s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 39752
[03/14 19:17:41    405s] [NR-eGR] metal2  (2V) length: 3.794752e+04um, number of vias: 49898
[03/14 19:17:41    405s] [NR-eGR] metal3  (3H) length: 5.002690e+04um, number of vias: 16701
[03/14 19:17:41    405s] [NR-eGR] metal4  (4V) length: 3.319743e+04um, number of vias: 5197
[03/14 19:17:41    405s] [NR-eGR] metal5  (5H) length: 1.691821e+04um, number of vias: 2450
[03/14 19:17:41    405s] [NR-eGR] metal6  (6V) length: 1.524282e+04um, number of vias: 261
[03/14 19:17:41    405s] [NR-eGR] metal7  (7H) length: 1.133128e+03um, number of vias: 160
[03/14 19:17:41    405s] [NR-eGR] metal8  (8V) length: 2.343352e+03um, number of vias: 0
[03/14 19:17:41    405s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[03/14 19:17:41    405s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[03/14 19:17:41    405s] [NR-eGR] Total length: 1.568094e+05um, number of vias: 114419
[03/14 19:17:41    405s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:17:41    405s] [NR-eGR] Total eGR-routed clock nets wire length: 5.437024e+03um 
[03/14 19:17:41    405s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:17:42    405s] Early Global Route wiring runtime: 0.67 seconds, mem = 1127.0M
[03/14 19:17:42    405s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.670, REAL:0.693, MEM:1127.0M
[03/14 19:17:42    406s] 
[03/14 19:17:42    406s] *** Finished incrementalPlace (cpu=0:01:27, real=0:01:30)***
[03/14 19:17:42    406s] Start to check current routing status for nets...
[03/14 19:17:42    406s] All nets are already routed correctly.
[03/14 19:17:42    406s] End to check current routing status for nets (mem=1127.0M)
[03/14 19:17:42    406s] Extraction called for design 'picorv32' of instances=11914 and nets=13745 using extraction engine 'pre_route' .
[03/14 19:17:42    406s] pre_route RC Extraction called for design picorv32.
[03/14 19:17:42    406s] RC Extraction called in multi-corner(1) mode.
[03/14 19:17:42    406s] RCMode: PreRoute
[03/14 19:17:42    406s]       RC Corner Indexes            0   
[03/14 19:17:42    406s] Capacitance Scaling Factor   : 1.00000 
[03/14 19:17:42    406s] Resistance Scaling Factor    : 1.00000 
[03/14 19:17:42    406s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 19:17:42    406s] Clock Res. Scaling Factor    : 1.00000 
[03/14 19:17:42    406s] Shrink Factor                : 1.00000
[03/14 19:17:42    406s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 19:17:42    406s] Using capacitance table file ...
[03/14 19:17:42    406s] Updating RC grid for preRoute extraction ...
[03/14 19:17:42    406s] Initializing multi-corner capacitance tables ... 
[03/14 19:17:43    406s] Initializing multi-corner resistance tables ...
[03/14 19:17:43    406s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1126.980M)
[03/14 19:17:43    407s] Compute RC Scale Done ...
[03/14 19:17:43    407s] **opt_design ... cpu = 0:04:03, real = 0:04:08, mem = 856.2M, totSessionCpu=0:06:48 **
[03/14 19:17:43    407s] #################################################################################
[03/14 19:17:43    407s] # Design Stage: PreRoute
[03/14 19:17:43    407s] # Design Name: picorv32
[03/14 19:17:43    407s] # Design Mode: 45nm
[03/14 19:17:43    407s] # Analysis Mode: MMMC Non-OCV 
[03/14 19:17:43    407s] # Parasitics Mode: No SPEF/RCDB
[03/14 19:17:43    407s] # Signoff Settings: SI Off 
[03/14 19:17:43    407s] #################################################################################
[03/14 19:17:44    408s] AAE_INFO: 1 threads acquired from CTE.
[03/14 19:17:44    408s] Calculate delays in Single mode...
[03/14 19:17:44    408s] Topological Sorting (REAL = 0:00:00.0, MEM = 1122.8M, InitMEM = 1122.8M)
[03/14 19:17:44    408s] Start delay calculation (fullDC) (1 T). (MEM=1122.82)
[03/14 19:17:45    408s] End AAE Lib Interpolated Model. (MEM=1139.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:17:49    413s] Total number of fetched objects 13505
[03/14 19:17:49    413s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 19:17:49    413s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:17:49    413s] End delay calculation. (MEM=1186.86 CPU=0:00:03.5 REAL=0:00:03.0)
[03/14 19:17:49    413s] End delay calculation (fullDC). (MEM=1186.86 CPU=0:00:04.8 REAL=0:00:05.0)
[03/14 19:17:49    413s] *** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 1186.9M) ***
[03/14 19:17:50    413s] *** Timing NOT met, worst failing slack is -0.286
[03/14 19:17:50    413s] *** Check timing (0:00:06.1)
[03/14 19:17:50    413s] Deleting Lib Analyzer.
[03/14 19:17:50    413s] Begin: GigaOpt Optimization in TNS mode
[03/14 19:17:51    415s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/14 19:17:51    415s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/14 19:17:51    415s] Info: 1 clock net  excluded from IPO operation.
[03/14 19:17:51    415s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.6
[03/14 19:17:51    415s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:55.2/0:15:17.3 (0.5), mem = 1186.9M
[03/14 19:17:51    415s] PhyDesignGrid: maxLocalDensity 0.95
[03/14 19:17:51    415s] ### Creating PhyDesignMc. totSessionCpu=0:06:55 mem=1186.9M
[03/14 19:17:51    415s] OPERPROF: Starting DPlace-Init at level 1, MEM:1186.9M
[03/14 19:17:51    415s] #spOpts: N=45 minPadR=1.1 
[03/14 19:17:51    415s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1186.9M
[03/14 19:17:51    415s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1186.9M
[03/14 19:17:51    415s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:17:51    415s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:17:51    415s] SiteArray: use 391,920 bytes
[03/14 19:17:51    415s] SiteArray: current memory after site array memory allocation 1186.9M
[03/14 19:17:51    415s] SiteArray: FP blocked sites are writable
[03/14 19:17:51    415s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:17:51    415s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1186.9M
[03/14 19:17:51    415s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.060, MEM:1186.9M
[03/14 19:17:51    415s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.103, MEM:1186.9M
[03/14 19:17:51    415s] OPERPROF:     Starting CMU at level 3, MEM:1186.9M
[03/14 19:17:51    415s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1186.9M
[03/14 19:17:51    415s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.113, MEM:1186.9M
[03/14 19:17:51    415s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1186.9MB).
[03/14 19:17:51    415s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.169, MEM:1186.9M
[03/14 19:17:51    415s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:56 mem=1186.9M
[03/14 19:17:51    415s] 
[03/14 19:17:51    415s] Creating Lib Analyzer ...
[03/14 19:17:52    415s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:17:52    415s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:17:52    415s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:17:52    415s] 
[03/14 19:17:52    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:56 mem=1186.9M
[03/14 19:17:52    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:56 mem=1186.9M
[03/14 19:17:52    416s] Creating Lib Analyzer, finished. 
[03/14 19:17:52    416s] 
[03/14 19:17:52    416s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[03/14 19:17:52    416s] ### Creating LA Mngr. totSessionCpu=0:06:56 mem=1186.9M
[03/14 19:17:52    416s] ### Creating LA Mngr, finished. totSessionCpu=0:06:56 mem=1186.9M
[03/14 19:17:57    421s] *info: 1 clock net excluded
[03/14 19:17:57    421s] *info: 2 special nets excluded.
[03/14 19:17:57    421s] *info: 173 no-driver nets excluded.
[03/14 19:17:58    422s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25911.1
[03/14 19:17:58    422s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 19:17:58    422s] ** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -267.430 Density 70.01
[03/14 19:17:58    422s] Optimizer TNS Opt
[03/14 19:17:58    422s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1205.9M
[03/14 19:17:58    422s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1205.9M
[03/14 19:17:59    422s] Active Path Group: reg2reg  
[03/14 19:17:59    422s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:17:59    422s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 19:17:59    422s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:17:59    422s] |  -0.286|   -0.286|-267.430| -267.430|    70.01%|   0:00:00.0| 1221.9M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:00    424s] |  -0.283|   -0.283|-266.839| -266.839|    70.05%|   0:00:01.0| 1221.9M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:02    425s] |  -0.274|   -0.274|-266.041| -266.041|    70.09%|   0:00:02.0| 1221.9M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:08    431s] |  -0.271|   -0.271|-265.221| -265.221|    70.20%|   0:00:06.0| 1243.0M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:09    432s] |  -0.268|   -0.268|-265.071| -265.071|    70.23%|   0:00:01.0| 1243.0M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:15    438s] |  -0.265|   -0.265|-265.186| -265.186|    70.30%|   0:00:06.0| 1243.0M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:18    442s] |  -0.262|   -0.262|-264.903| -264.903|    70.38%|   0:00:03.0| 1243.0M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:24    447s] |  -0.258|   -0.258|-264.869| -264.869|    70.47%|   0:00:06.0| 1243.0M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:29    452s] |  -0.254|   -0.254|-264.745| -264.745|    70.54%|   0:00:05.0| 1243.0M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:37    460s] |  -0.254|   -0.254|-264.551| -264.551|    70.65%|   0:00:08.0| 1243.0M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:40    463s] |  -0.254|   -0.254|-264.425| -264.425|    70.81%|   0:00:03.0| 1243.0M|default_emulate_view|  reg2reg| alu_out_q_reg[0]/D                          |
[03/14 19:18:49    472s] |  -0.254|   -0.254|-260.375| -260.375|    70.95%|   0:00:09.0| 1243.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[22]/D                       |
[03/14 19:18:49    472s] |  -0.254|   -0.254|-260.364| -260.364|    70.97%|   0:00:00.0| 1243.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[22]/D                       |
[03/14 19:18:53    476s] |  -0.254|   -0.254|-260.285| -260.285|    71.05%|   0:00:04.0| 1243.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[22]/D                       |
[03/14 19:18:55    478s] |  -0.254|   -0.254|-260.267| -260.267|    71.10%|   0:00:02.0| 1243.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[22]/D                       |
[03/14 19:19:04    487s] |  -0.254|   -0.254|-256.452| -256.452|    71.29%|   0:00:09.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[20]/D                           |
[03/14 19:19:07    490s] |  -0.254|   -0.254|-256.400| -256.400|    71.37%|   0:00:03.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[24]/D                           |
[03/14 19:19:12    495s] |  -0.254|   -0.254|-254.800| -254.800|    71.46%|   0:00:05.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[24]/D                           |
[03/14 19:19:12    495s] |  -0.254|   -0.254|-254.785| -254.785|    71.48%|   0:00:00.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[24]/D                           |
[03/14 19:19:16    499s] |  -0.254|   -0.254|-253.015| -253.015|    71.58%|   0:00:04.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[24]/D                           |
[03/14 19:19:17    499s] |  -0.254|   -0.254|-253.005| -253.005|    71.61%|   0:00:01.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[24]/D                           |
[03/14 19:19:24    507s] |  -0.254|   -0.254|-252.726| -252.726|    71.74%|   0:00:07.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[4]/D                            |
[03/14 19:19:25    508s] |  -0.254|   -0.254|-252.713| -252.713|    71.77%|   0:00:01.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[4]/D                            |
[03/14 19:19:28    511s] |  -0.254|   -0.254|-252.545| -252.545|    71.86%|   0:00:03.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[31]/D                           |
[03/14 19:19:29    512s] |  -0.254|   -0.254|-252.526| -252.526|    71.93%|   0:00:01.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[31]/D                           |
[03/14 19:19:50    532s] |  -0.254|   -0.254|-251.323| -251.323|    72.03%|   0:00:21.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[7]/D                            |
[03/14 19:19:54    536s] |  -0.254|   -0.254|-251.214| -251.214|    72.06%|   0:00:04.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[7]/D                            |
[03/14 19:19:57    539s] |  -0.254|   -0.254|-250.611| -250.611|    72.13%|   0:00:03.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[7]/D                            |
[03/14 19:19:57    539s] |  -0.254|   -0.254|-250.588| -250.588|    72.13%|   0:00:00.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[7]/D                            |
[03/14 19:19:58    540s] |  -0.254|   -0.254|-250.525| -250.525|    72.16%|   0:00:01.0| 1243.0M|default_emulate_view|  reg2reg| reg_op1_reg[7]/D                            |
[03/14 19:20:03    545s] |  -0.254|   -0.254|-250.095| -250.095|    72.40%|   0:00:05.0| 1243.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[16]/D                       |
[03/14 19:20:03    545s] |  -0.254|   -0.254|-250.090| -250.090|    72.42%|   0:00:00.0| 1243.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[16]/D                       |
[03/14 19:20:06    548s] |  -0.254|   -0.254|-250.038| -250.038|    72.60%|   0:00:03.0| 1243.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[16]/D                       |
[03/14 19:20:08    549s] |  -0.254|   -0.254|-250.021| -250.021|    72.73%|   0:00:02.0| 1243.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[16]/D                       |
[03/14 19:20:17    559s] |  -0.254|   -0.254|-248.603| -248.603|    72.92%|   0:00:09.0| 1243.0M|default_emulate_view|  reg2reg| reg_op2_reg[1]/D                            |
[03/14 19:20:19    560s] |  -0.254|   -0.254|-248.469| -248.469|    73.00%|   0:00:02.0| 1243.0M|default_emulate_view|  reg2reg| reg_op2_reg[1]/D                            |
[03/14 19:20:21    563s] |  -0.254|   -0.254|-248.332| -248.332|    73.06%|   0:00:02.0| 1243.0M|default_emulate_view|  reg2reg| reg_op2_reg[1]/D                            |
[03/14 19:20:22    563s] |  -0.254|   -0.254|-248.310| -248.310|    73.12%|   0:00:01.0| 1243.0M|default_emulate_view|  reg2reg| reg_op2_reg[1]/D                            |
[03/14 19:20:24    565s] |  -0.254|   -0.254|-248.298| -248.298|    73.21%|   0:00:02.0| 1243.0M|default_emulate_view|  reg2reg| reg_op2_reg[1]/D                            |
[03/14 19:20:24    565s] |  -0.254|   -0.254|-248.288| -248.288|    73.23%|   0:00:00.0| 1243.0M|default_emulate_view|  reg2reg| reg_op2_reg[1]/D                            |
[03/14 19:20:33    575s] |  -0.254|   -0.254|-246.751| -246.751|    73.41%|   0:00:09.0| 1243.0M|default_emulate_view|  reg2reg| cpuregs_reg[20][27]/D                       |
[03/14 19:20:54    595s] |  -0.254|   -0.254|-246.006| -246.006|    73.93%|   0:00:21.0| 1243.0M|default_emulate_view|  reg2reg| cpuregs_reg[6][20]/D                        |
[03/14 19:20:57    598s] |  -0.254|   -0.254|-245.796| -245.796|    73.99%|   0:00:03.0| 1243.0M|default_emulate_view|  reg2reg| cpuregs_reg[6][20]/D                        |
[03/14 19:21:14    614s] |  -0.254|   -0.254|-245.307| -245.307|    74.25%|   0:00:17.0| 1243.0M|default_emulate_view|  reg2reg| cpuregs_reg[23][13]/D                       |
[03/14 19:21:15    615s] |  -0.254|   -0.254|-244.910| -244.910|    74.28%|   0:00:01.0| 1243.0M|default_emulate_view|  reg2reg| cpuregs_reg[14][11]/D                       |
[03/14 19:21:48    649s] |  -0.254|   -0.254|-244.087| -244.087|    74.43%|   0:00:33.0| 1243.0M|default_emulate_view|  reg2reg| cpuregs_reg[10][17]/D                       |
[03/14 19:21:49    649s] |  -0.254|   -0.254|-244.070| -244.070|    74.44%|   0:00:01.0| 1243.0M|default_emulate_view|  reg2reg| cpuregs_reg[10][17]/D                       |
[03/14 19:22:55    714s] |  -0.254|   -0.254|-243.722| -243.722|    74.91%|   0:01:06.0| 1248.7M|default_emulate_view|  reg2reg| cpuregs_reg[2][7]/D                         |
[03/14 19:22:56    715s] |  -0.254|   -0.254|-243.711| -243.711|    74.96%|   0:00:01.0| 1248.7M|default_emulate_view|  reg2reg| cpuregs_reg[2][7]/D                         |
[03/14 19:23:07    726s] |  -0.254|   -0.254|-243.321| -243.321|    75.08%|   0:00:11.0| 1248.7M|default_emulate_view|  reg2reg| cpuregs_reg[3][1]/D                         |
[03/14 19:23:17    736s] |  -0.254|   -0.254|-243.256| -243.256|    75.25%|   0:00:10.0| 1248.7M|default_emulate_view|  reg2reg| cpuregs_reg[12][5]/D                        |
[03/14 19:23:19    739s] |  -0.254|   -0.254|-243.198| -243.198|    75.26%|   0:00:02.0| 1248.7M|default_emulate_view|  reg2reg| cpuregs_reg[5][8]/D                         |
[03/14 19:23:37    756s] |  -0.254|   -0.254|-243.117| -243.117|    75.32%|   0:00:18.0| 1248.7M|default_emulate_view|  reg2reg| cpuregs_reg[20][0]/D                        |
[03/14 19:23:39    758s] |  -0.254|   -0.254|-243.102| -243.102|    75.34%|   0:00:02.0| 1248.7M|default_emulate_view|  reg2reg| cpuregs_reg[20][0]/D                        |
[03/14 19:23:46    765s] |  -0.254|   -0.254|-243.056| -243.056|    75.40%|   0:00:07.0| 1248.7M|default_emulate_view|  reg2reg| cpuregs_reg[24][5]/D                        |
[03/14 19:23:56    775s] |  -0.254|   -0.254|-242.882| -242.882|    75.51%|   0:00:10.0| 1229.6M|default_emulate_view|  reg2reg| instr_jal_reg/D                             |
[03/14 19:23:57    775s] |  -0.254|   -0.254|-242.678| -242.678|    75.51%|   0:00:01.0| 1229.6M|default_emulate_view|  reg2reg| instr_jal_reg/D                             |
[03/14 19:24:00    779s] |  -0.254|   -0.254|-242.613| -242.613|    75.55%|   0:00:03.0| 1229.6M|default_emulate_view|  reg2reg| count_cycle_reg[52]/D                       |
[03/14 19:24:00    779s] |  -0.254|   -0.254|-242.607| -242.607|    75.55%|   0:00:00.0| 1229.6M|default_emulate_view|  reg2reg| cpuregs_reg[28][2]/D                        |
[03/14 19:24:02    780s] |  -0.254|   -0.254|-242.570| -242.570|    75.58%|   0:00:02.0| 1229.6M|default_emulate_view|  reg2reg| cpuregs_reg[28][2]/D                        |
[03/14 19:24:05    784s] |  -0.254|   -0.254|-242.458| -242.458|    75.62%|   0:00:03.0| 1229.6M|default_emulate_view|  reg2reg| cpuregs_reg[1][15]/D                        |
[03/14 19:24:11    790s] |  -0.254|   -0.254|-242.420| -242.420|    75.64%|   0:00:06.0| 1229.6M|default_emulate_view|  reg2reg| reg_out_reg[6]/D                            |
[03/14 19:24:11    790s] |  -0.254|   -0.254|-242.358| -242.358|    75.64%|   0:00:00.0| 1229.6M|default_emulate_view|  reg2reg| reg_out_reg[6]/D                            |
[03/14 19:24:14    792s] |  -0.254|   -0.254|-242.296| -242.296|    75.65%|   0:00:03.0| 1229.6M|default_emulate_view|  reg2reg| reg_out_reg[3]/D                            |
[03/14 19:24:19    797s] |  -0.254|   -0.254|-241.907| -241.907|    75.67%|   0:00:05.0| 1248.7M|default_emulate_view|  reg2reg| reg_out_reg[0]/D                            |
[03/14 19:24:19    797s] |  -0.254|   -0.254|-241.902| -241.902|    75.67%|   0:00:00.0| 1248.7M|default_emulate_view|  reg2reg| count_cycle_reg[18]/D                       |
[03/14 19:24:19    798s] |  -0.254|   -0.254|-241.056| -241.056|    75.67%|   0:00:00.0| 1248.7M|default_emulate_view|  reg2reg| count_cycle_reg[18]/D                       |
[03/14 19:24:22    801s] |  -0.254|   -0.254|-240.529| -240.529|    75.70%|   0:00:03.0| 1248.7M|default_emulate_view|  reg2reg| decoded_imm_j_reg[18]/D                     |
[03/14 19:24:29    808s] |  -0.254|   -0.254|-240.329| -240.329|    75.78%|   0:00:07.0| 1248.7M|default_emulate_view|  reg2reg| mem_wdata_reg[23]/D                         |
[03/14 19:24:30    808s] |  -0.254|   -0.254|-240.323| -240.323|    75.78%|   0:00:01.0| 1248.7M|default_emulate_view|  reg2reg| mem_wdata_reg[23]/D                         |
[03/14 19:24:35    814s] |  -0.254|   -0.254|-239.731| -239.731|    75.81%|   0:00:05.0| 1229.6M|default_emulate_view|  reg2reg| count_cycle_reg[14]/D                       |
[03/14 19:24:35    814s] |  -0.254|   -0.254|-239.730| -239.730|    75.81%|   0:00:00.0| 1229.6M|default_emulate_view|  reg2reg| count_cycle_reg[14]/D                       |
[03/14 19:24:36    815s] |  -0.254|   -0.254|-239.584| -239.584|    75.84%|   0:00:01.0| 1229.6M|default_emulate_view|  reg2reg| count_cycle_reg[14]/D                       |
[03/14 19:24:36    815s] |  -0.254|   -0.254|-239.471| -239.471|    75.85%|   0:00:00.0| 1229.6M|default_emulate_view|  reg2reg| count_cycle_reg[14]/D                       |
[03/14 19:24:39    817s] |  -0.254|   -0.254|-239.440| -239.440|    75.90%|   0:00:03.0| 1248.7M|default_emulate_view|  reg2reg| reg_pc_reg[29]/D                            |
[03/14 19:24:41    820s] |  -0.254|   -0.254|-239.425| -239.425|    75.97%|   0:00:02.0| 1248.7M|default_emulate_view|  reg2reg| mem_addr_reg[16]/SE                         |
[03/14 19:24:43    821s] |  -0.255|   -0.255|-239.283| -239.283|    75.98%|   0:00:02.0| 1248.7M|default_emulate_view|  reg2reg| decoded_imm_reg[4]/D                        |
[03/14 19:24:43    821s] |  -0.255|   -0.255|-239.273| -239.273|    75.98%|   0:00:00.0| 1248.7M|default_emulate_view|  reg2reg| decoded_imm_reg[4]/D                        |
[03/14 19:24:49    827s] |  -0.255|   -0.255|-239.363| -239.363|    76.01%|   0:00:06.0| 1248.7M|default_emulate_view|  reg2reg| instr_sra_reg/D                             |
[03/14 19:24:50    828s] |  -0.255|   -0.255|-239.360| -239.360|    76.01%|   0:00:01.0| 1248.7M|default_emulate_view|  reg2reg| instr_lb_reg/D                              |
[03/14 19:24:52    830s] |  -0.255|   -0.255|-239.375| -239.375|    76.02%|   0:00:02.0| 1248.7M|default_emulate_view|  reg2reg| reg_next_pc_reg[30]/D                       |
[03/14 19:24:52    830s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:24:52    830s] 
[03/14 19:24:52    830s] *** Finish Core Optimize Step (cpu=0:06:47 real=0:06:53 mem=1248.7M) ***
[03/14 19:24:52    830s] 
[03/14 19:24:52    830s] *** Finished Optimize Step Cumulative (cpu=0:06:48 real=0:06:53 mem=1248.7M) ***
[03/14 19:24:52    830s] ** GigaOpt Optimizer WNS Slack -0.255 TNS Slack -239.375 Density 76.02
[03/14 19:24:52    830s] Placement Snapshot: Density distribution:
[03/14 19:24:52    830s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:24:52    830s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:24:52    830s] [0.90 - 0.95]: 1 (0.69%)
[03/14 19:24:52    830s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:24:52    830s] [0.80 - 0.85]: 0 (0.00%)
[03/14 19:24:52    830s] [0.75 - 0.80]: 1 (0.69%)
[03/14 19:24:52    830s] [0.70 - 0.75]: 0 (0.00%)
[03/14 19:24:52    830s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:24:52    830s] [0.60 - 0.65]: 1 (0.69%)
[03/14 19:24:52    830s] [0.55 - 0.60]: 2 (1.39%)
[03/14 19:24:52    830s] [0.50 - 0.55]: 2 (1.39%)
[03/14 19:24:52    830s] [0.45 - 0.50]: 1 (0.69%)
[03/14 19:24:52    830s] [0.40 - 0.45]: 3 (2.08%)
[03/14 19:24:52    830s] [0.35 - 0.40]: 12 (8.33%)
[03/14 19:24:52    830s] [0.30 - 0.35]: 34 (23.61%)
[03/14 19:24:52    830s] [0.25 - 0.30]: 47 (32.64%)
[03/14 19:24:52    830s] [0.20 - 0.25]: 33 (22.92%)
[03/14 19:24:52    830s] [0.15 - 0.20]: 3 (2.08%)
[03/14 19:24:52    830s] [0.10 - 0.15]: 4 (2.78%)
[03/14 19:24:52    830s] [0.05 - 0.10]: 0 (0.00%)
[03/14 19:24:52    830s] [0.00 - 0.05]: 0 (0.00%)
[03/14 19:24:52    830s] Begin: Area Reclaim Optimization
[03/14 19:24:52    830s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:50.2/0:22:17.9 (0.6), mem = 1248.7M
[03/14 19:24:52    830s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1248.7M
[03/14 19:24:52    830s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1248.7M
[03/14 19:24:52    830s] Reclaim Optimization WNS Slack -0.255  TNS Slack -239.375 Density 76.02
[03/14 19:24:52    830s] +----------+---------+--------+--------+------------+--------+
[03/14 19:24:52    830s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 19:24:52    830s] +----------+---------+--------+--------+------------+--------+
[03/14 19:24:52    830s] |    76.02%|        -|  -0.255|-239.375|   0:00:00.0| 1248.7M|
[03/14 19:24:52    830s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 19:24:56    834s] |    75.95%|       18|  -0.255|-239.369|   0:00:04.0| 1248.7M|
[03/14 19:24:59    837s] |    74.97%|      376|  -0.254|-238.120|   0:00:03.0| 1248.7M|
[03/14 19:25:00    837s] |    74.97%|        0|  -0.254|-238.120|   0:00:01.0| 1248.7M|
[03/14 19:25:00    837s] +----------+---------+--------+--------+------------+--------+
[03/14 19:25:00    837s] 
[03/14 19:25:00    837s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 12 Resize = 340 **
[03/14 19:25:00    837s] Reclaim Optimization End WNS Slack -0.254  TNS Slack -238.120 Density 74.97
[03/14 19:25:00    837s] --------------------------------------------------------------
[03/14 19:25:00    837s] |                                   | Total     | Sequential |
[03/14 19:25:00    837s] --------------------------------------------------------------
[03/14 19:25:00    837s] | Num insts resized                 |     340  |       0    |
[03/14 19:25:00    837s] | Num insts undone                  |      36  |       0    |
[03/14 19:25:00    837s] | Num insts Downsized               |     340  |       0    |
[03/14 19:25:00    837s] | Num insts Samesized               |       0  |       0    |
[03/14 19:25:00    837s] | Num insts Upsized                 |       0  |       0    |
[03/14 19:25:00    837s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 19:25:00    837s] --------------------------------------------------------------
[03/14 19:25:00    837s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:25:00    837s] Layer 4 has 180 constrained nets 
[03/14 19:25:00    837s] Layer 7 has 25 constrained nets 
[03/14 19:25:00    837s] Layer 9 has 8 constrained nets 
[03/14 19:25:00    837s] **** End NDR-Layer Usage Statistics ****
[03/14 19:25:00    837s] End: Core Area Reclaim Optimization (cpu = 0:00:07.7) (real = 0:00:08.0) **
[03/14 19:25:00    837s] *** AreaOpt [finish] : cpu/real = 0:00:07.7/0:00:07.9 (1.0), totSession cpu/real = 0:13:57.9/0:22:25.8 (0.6), mem = 1248.7M
[03/14 19:25:00    837s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1229.63M, totSessionCpu=0:13:58).
[03/14 19:25:00    837s] Placement Snapshot: Density distribution:
[03/14 19:25:00    837s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:25:00    837s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:25:00    837s] [0.90 - 0.95]: 1 (0.69%)
[03/14 19:25:00    837s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:25:00    837s] [0.80 - 0.85]: 0 (0.00%)
[03/14 19:25:00    837s] [0.75 - 0.80]: 1 (0.69%)
[03/14 19:25:00    837s] [0.70 - 0.75]: 0 (0.00%)
[03/14 19:25:00    837s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:25:00    837s] [0.60 - 0.65]: 1 (0.69%)
[03/14 19:25:00    837s] [0.55 - 0.60]: 2 (1.39%)
[03/14 19:25:00    837s] [0.50 - 0.55]: 2 (1.39%)
[03/14 19:25:00    837s] [0.45 - 0.50]: 1 (0.69%)
[03/14 19:25:00    837s] [0.40 - 0.45]: 3 (2.08%)
[03/14 19:25:00    837s] [0.35 - 0.40]: 14 (9.72%)
[03/14 19:25:00    837s] [0.30 - 0.35]: 43 (29.86%)
[03/14 19:25:00    837s] [0.25 - 0.30]: 48 (33.33%)
[03/14 19:25:00    837s] [0.20 - 0.25]: 22 (15.28%)
[03/14 19:25:00    837s] [0.15 - 0.20]: 6 (4.17%)
[03/14 19:25:00    837s] [0.10 - 0.15]: 0 (0.00%)
[03/14 19:25:00    837s] [0.05 - 0.10]: 0 (0.00%)
[03/14 19:25:00    837s] [0.00 - 0.05]: 0 (0.00%)
[03/14 19:25:00    837s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.1
[03/14 19:25:00    837s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.1
[03/14 19:25:00    838s] ** GigaOpt Optimizer WNS Slack -0.254 TNS Slack -238.120 Density 74.97
[03/14 19:25:00    838s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:25:00    838s] Layer 4 has 180 constrained nets 
[03/14 19:25:00    838s] Layer 7 has 25 constrained nets 
[03/14 19:25:00    838s] Layer 9 has 8 constrained nets 
[03/14 19:25:00    838s] **** End NDR-Layer Usage Statistics ****
[03/14 19:25:00    838s] 
[03/14 19:25:00    838s] *** Finish pre-CTS Setup Fixing (cpu=0:06:56 real=0:07:02 mem=[03/14 19:25:00    838s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25911.1
1229.6M) ***
[03/14 19:25:00    838s] 
[03/14 19:25:00    838s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.6
[03/14 19:25:00    838s] *** SetupOpt [finish] : cpu/real = 0:07:03.1/0:07:08.9 (1.0), totSession cpu/real = 0:13:58.3/0:22:26.1 (0.6), mem = 1194.6M
[03/14 19:25:00    838s] End: GigaOpt Optimization in TNS mode
[03/14 19:25:00    838s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1154.4M
[03/14 19:25:00    838s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.059, MEM:1154.4M
[03/14 19:25:01    838s] 
[03/14 19:25:01    838s] *** Start incrementalPlace ***
[03/14 19:25:01    838s] User Input Parameters:
[03/14 19:25:01    838s] - Congestion Driven    : On
[03/14 19:25:01    838s] - Timing Driven        : On
[03/14 19:25:01    838s] - Area-Violation Based : On
[03/14 19:25:01    838s] - Start Rollback Level : -5
[03/14 19:25:01    838s] - Legalized            : On
[03/14 19:25:01    838s] - Window Based         : Off
[03/14 19:25:01    838s] - eDen incr mode       : Off
[03/14 19:25:01    838s] 
[03/14 19:25:01    838s] no activity file in design. spp won't run.
[03/14 19:25:01    839s] No Views given, use default active views for adaptive view pruning
[03/14 19:25:01    839s] SKP will enable view:
[03/14 19:25:01    839s]   default_emulate_view
[03/14 19:25:01    839s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1154.4M
[03/14 19:25:01    839s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.011, MEM:1154.4M
[03/14 19:25:01    839s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1154.4M
[03/14 19:25:01    839s] Starting Early Global Route congestion estimation: mem = 1154.4M
[03/14 19:25:01    839s] (I)       Reading DB...
[03/14 19:25:01    839s] (I)       Read data from FE... (mem=1154.4M)
[03/14 19:25:01    839s] (I)       Read nodes and places... (mem=1154.4M)
[03/14 19:25:01    839s] (I)       Done Read nodes and places (cpu=0.010s, mem=1156.5M)
[03/14 19:25:01    839s] (I)       Read nets... (mem=1156.5M)
[03/14 19:25:01    839s] (I)       Done Read nets (cpu=0.080s, mem=1156.5M)
[03/14 19:25:01    839s] (I)       Done Read data from FE (cpu=0.090s, mem=1156.5M)
[03/14 19:25:01    839s] (I)       before initializing RouteDB syMemory usage = 1156.5 MB
[03/14 19:25:01    839s] (I)       congestionReportName   : 
[03/14 19:25:01    839s] (I)       layerRangeFor2DCongestion : 
[03/14 19:25:01    839s] (I)       buildTerm2TermWires    : 1
[03/14 19:25:01    839s] (I)       doTrackAssignment      : 1
[03/14 19:25:01    839s] (I)       dumpBookshelfFiles     : 0
[03/14 19:25:01    839s] (I)       numThreads             : 1
[03/14 19:25:01    839s] (I)       bufferingAwareRouting  : false
[03/14 19:25:01    839s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:25:01    839s] (I)       honorPin               : false
[03/14 19:25:01    839s] (I)       honorPinGuide          : true
[03/14 19:25:01    839s] (I)       honorPartition         : false
[03/14 19:25:01    839s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:25:01    839s] (I)       allowPartitionCrossover: false
[03/14 19:25:01    839s] (I)       honorSingleEntry       : true
[03/14 19:25:01    839s] (I)       honorSingleEntryStrong : true
[03/14 19:25:01    839s] (I)       handleViaSpacingRule   : false
[03/14 19:25:01    839s] (I)       handleEolSpacingRule   : false
[03/14 19:25:01    839s] (I)       PDConstraint           : none
[03/14 19:25:01    839s] (I)       expBetterNDRHandling   : false
[03/14 19:25:01    839s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:25:01    839s] (I)       routingEffortLevel     : 3
[03/14 19:25:01    839s] (I)       effortLevel            : standard
[03/14 19:25:01    839s] [NR-eGR] minRouteLayer          : 2
[03/14 19:25:01    839s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:25:01    839s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:25:01    839s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:25:01    839s] (I)       numRowsPerGCell        : 1
[03/14 19:25:01    839s] (I)       speedUpLargeDesign     : 0
[03/14 19:25:01    839s] (I)       multiThreadingTA       : 1
[03/14 19:25:01    839s] (I)       optimizationMode       : false
[03/14 19:25:01    839s] (I)       routeSecondPG          : false
[03/14 19:25:01    839s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:25:01    839s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:25:01    839s] (I)       punchThroughDistance   : 500.00
[03/14 19:25:01    839s] (I)       scenicBound            : 1.15
[03/14 19:25:01    839s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:25:01    839s] (I)       source-to-sink ratio   : 0.00
[03/14 19:25:01    839s] (I)       targetCongestionRatioH : 1.00
[03/14 19:25:01    839s] (I)       targetCongestionRatioV : 1.00
[03/14 19:25:01    839s] (I)       layerCongestionRatio   : 0.70
[03/14 19:25:01    839s] (I)       m1CongestionRatio      : 0.10
[03/14 19:25:01    839s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:25:01    839s] (I)       localRouteEffort       : 1.00
[03/14 19:25:01    839s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:25:01    839s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:25:01    839s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:25:01    839s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:25:01    839s] (I)       routeVias              : 
[03/14 19:25:01    839s] (I)       readTROption           : true
[03/14 19:25:01    839s] (I)       extraSpacingFactor     : 1.00
[03/14 19:25:01    839s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:25:01    839s] (I)       routeSelectedNetsOnly  : false
[03/14 19:25:01    839s] (I)       clkNetUseMaxDemand     : false
[03/14 19:25:01    839s] (I)       extraDemandForClocks   : 0
[03/14 19:25:01    839s] (I)       steinerRemoveLayers    : false
[03/14 19:25:01    839s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:25:01    839s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:25:01    839s] (I)       similarTopologyRoutingFast : false
[03/14 19:25:01    839s] (I)       spanningTreeRefinement : false
[03/14 19:25:01    839s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:25:01    839s] (I)       starting read tracks
[03/14 19:25:01    839s] (I)       build grid graph
[03/14 19:25:01    839s] (I)       build grid graph start
[03/14 19:25:01    839s] [NR-eGR] metal1 has no routable track
[03/14 19:25:01    839s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:25:01    839s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:25:01    839s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:25:01    839s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:25:01    839s] [NR-eGR] m[03/14 19:25:01    839s] (I)       build grid graph end
etal6 has single uniform track structure
[03/14 19:25:01    839s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:25:01    839s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:25:01    839s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:25:01    839s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:25:01    839s] (I)       ===========================================================================
[03/14 19:25:01    839s] (I)       == Report All Rule Vias ==
[03/14 19:25:01    839s] (I)       ===========================================================================
[03/14 19:25:01    839s] (I)        Via Rule : (Default)
[03/14 19:25:01    839s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:25:01    839s] (I)       ---------------------------------------------------------------------------
[03/14 19:25:01    839s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:25:01    839s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:25:01    839s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:25:01    839s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:25:01    839s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:25:01    839s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:25:01    839s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:25:01    839s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:25:01    839s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:25:01    839s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:25:01    839s] (I)       ===========================================================================
[03/14 19:25:01    839s] [NR-eGR] Read 38759 PG shapes in 0.020 seconds
[03/14 19:25:01    839s] 
[03/14 19:25:01    839s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:25:01    839s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:25:01    839s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:25:01    839s] (I)       readDataFromPlaceDB
[03/14 19:25:01    839s] (I)       Read net information..
[03/14 19:25:01    839s] (I)       Read testcase time = 0.010 seconds
[03/14 19:25:01    839s] 
[03/14 19:25:01    839s] [NR-eGR] Read numTotalNets=13422  numIgnoredNets=0
[03/14 19:25:01    839s] (I)       early_global_route_priority property id does not exist.
[03/14 19:25:01    839s] (I)       Start initializing grid graph
[03/14 19:25:01    839s] (I)       End initializing grid graph
[03/14 19:25:01    839s] (I)       Model blockages into capacity
[03/14 19:25:01    839s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:25:01    839s] (I)       Num blockages on layer 1: 7540
[03/14 19:25:01    839s] (I)       Num blockages on layer 2: 7540
[03/14 19:25:01    839s] (I)       Num blockages on layer 3: 7540
[03/14 19:25:01    839s] (I)       Num blockages on layer 4: 7540
[03/14 19:25:01    839s] (I)       Num blockages on layer 5: 6185
[03/14 19:25:01    839s] (I)       Num blockages on layer 6: 2414
[03/14 19:25:01    839s] (I)       Num blockages on layer 7: 0
[03/14 19:25:01    839s] (I)       Num blockages on layer 8: 0
[03/14 19:25:01    839s] (I)       Num blockages on layer 9: 0
[03/14 19:25:01    839s] (I)       Modeling time = 0.010 seconds
[03/14 19:25:01    839s] 
[03/14 19:25:01    839s] (I)       Number of ignored nets = 0
[03/14 19:25:01    839s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:25:01    839s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:25:01    839s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:25:01    839s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:25:01    839s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:25:01    839s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:25:01    839s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:25:01    839s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:25:01    839s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:25:01    839s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:25:01    839s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1158.8 MB
[03/14 19:25:01    839s] (I)       Ndr track 0 does not exist
[03/14 19:25:01    839s] (I)       Layer1  viaCost=200.00
[03/14 19:25:01    839s] (I)       Layer2  viaCost=200.00
[03/14 19:25:01    839s] (I)       Layer3  viaCost=100.00
[03/14 19:25:01    839s] (I)       Layer4  viaCost=100.00
[03/14 19:25:01    839s] (I)       Layer5  viaCost=100.00
[03/14 19:25:01    839s] (I)       Layer6  viaCost=100.00
[03/14 19:25:01    839s] (I)       Layer7  viaCost=100.00
[03/14 19:25:01    839s] (I)       Layer8  viaCost=100.00
[03/14 19:25:01    839s] (I)       Layer9  viaCost=100.00
[03/14 19:25:01    839s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:25:01    839s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:25:01    839s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:25:01    839s] (I)       Site width          :   380  (dbu)
[03/14 19:25:01    839s] (I)       Row height          :  2800  (dbu)
[03/14 19:25:01    839s] (I)       GCell width         :  2800  (dbu)
[03/14 19:25:01    839s] (I)       GCell height        :  2800  (dbu)
[03/14 19:25:01    839s] (I)       Grid                :   121   120    10
[03/14 19:25:01    839s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:25:01    839s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:25:01    839s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:25:01    839s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:25:01    839s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:25:01    839s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:25:01    839s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:25:01    839s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:25:01    839s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:25:01    839s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:25:01    839s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:25:01    839s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:25:01    839s] (I)       --------------------------------------------------------
[03/14 19:25:01    839s] 
[03/14 19:25:01    839s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:25:01    839s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560[03/14 19:25:01    839s] [NR-eGR] ============ Routing rule table ============
[03/14 19:25:01    839s] [NR-eGR] Rule id: 0  Nets: 13422 
  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:25:01    839s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:25:01    839s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:25:01    839s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:25:01    839s] [NR-eGR] ========================================
[03/14 19:25:01    839s] [NR-eGR] 
[03/14 19:25:01    839s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 19:25:01    839s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:25:01    839s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:25:01    839s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:25:01    839s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 19:25:01    839s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 19:25:01    839s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:25:01    839s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:25:01    839s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:25:01    839s] (I)       After initializing earlyGlobalRoute syMemory usage = 1158.8 MB
[03/14 19:25:01    839s] (I)       Loading and dumping file time : 0.17 seconds
[03/14 19:25:01    839s] (I)       ============= Initialization =============
[03/14 19:25:01    839s] (I)       totalPins=41147  totalGlobalPin=37742 (91.72%)
[03/14 19:25:01    839s] (I)       total 2D Cap : 24825 = (12705 H, 12120 V)
[03/14 19:25:01    839s] (I)       ============  Phase 1a Route ============
[03/14 19:25:01    839s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [9, 10]
[03/14 19:25:01    839s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:25:01    839s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:25:01    839s] (I)       Usage: 935 = (378 H, 557 V) = (2.98% H, 4.60% V) = (5.292e+02um H, 7.798e+02um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1b Route ============
[03/14 19:25:01    839s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 936 = (379 H, 557 V) = (2.98% H, 4.60% V) = (5.306e+02um H, 7.798e+02um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.310400e+03um
[03/14 19:25:01    839s] (I)       ============  Phase 1c Route ============
[03/14 19:25:01    839s] (I)       Level2 Grid: 25 x 24
[03/14 19:25:01    839s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 938 = (381 H, 557 V) = (3.00% H, 4.60% V) = (5.334e+02um H, 7.798e+02um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1d Route ============
[03/14 19:25:01    839s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 937 = (380 H, 557 V) = (2.99% H, 4.60% V) = (5.320e+02um H, 7.798e+02um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1e Route ============
[03/14 19:25:01    839s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 937 = (380 H, 557 V) = (2.99% H, 4.60% V) = (5.320e+02um H, 7.798e+02um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.311800e+03um
[03/14 19:25:01    839s] [NR-eGR] 
[03/14 19:25:01    839s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:25:01    839s] (I)       total 2D Cap : 61147 = (24787 H, 36360 V)
[03/14 19:25:01    839s] (I)       ============  Phase 1a Route ============
[03/14 19:25:01    839s] [NR-eGR] Layer group 2: route 25 net(s) in layer range [7, 10]
[03/14 19:25:01    839s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:25:01    839s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=2
[03/14 19:25:01    839s] (I)       Usage: 5643 = (1920 H, 3723 V) = (7.75% H, 10.24% V) = (2.688e+03um H, 5.212e+03um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1b Route ============
[03/14 19:25:01    839s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 5653 = (1925 H, 3728 V) = (7.77% H, 10.25% V) = (2.695e+03um H, 5.219e+03um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       earlyGlobalRoute overflow of layer group 2: 1.46% H + 0.51% V. EstWL: 6.602400e+03um
[03/14 19:25:01    839s] (I)       ============  Phase 1c Route ============
[03/14 19:25:01    839s] (I)       Level2 Grid: 25 x 24
[03/14 19:25:01    839s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 5653 = (1925 H, 3728 V) = (7.77% H, 10.25% V) = (2.695e+03um H, 5.219e+03um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1d Route ============
[03/14 19:25:01    839s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 5653 = (1925 H, 3728 V) = (7.77% H, 10.25% V) = (2.695e+03um H, 5.219e+03um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1e Route ============
[03/14 19:25:01    839s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 5653 = (1925 H, 3728 V) = (7.77% H, 10.25% V) = (2.695e+03um H, 5.219e+03um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 1.46% H + 0.51% V. EstWL: 6.602400e+03um
[03/14 19:25:01    839s] [NR-eGR] 
[03/14 19:25:01    839s] (I)       Phase 1l runs 0.01 seconds
[03/14 19:25:01    839s] (I)       total 2D Cap : 229307 = (86619 H, 142688 V)
[03/14 19:25:01    839s] (I)       ============  Phase 1a Route ============
[03/14 19:25:01    839s] [NR-eGR] Layer group 3: route 180 net(s) in layer range [4, 10]
[03/14 19:25:01    839s] (I)       Phase 1a runs 0.01 seconds
[03/14 19:25:01    839s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:25:01    839s] (I)       Usage: 19711 = (9328 H, 10383 V) = (10.77% H, 7.28% V) = (1.306e+04um H, 1.454e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1b Route ============
[03/14 19:25:01    839s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 19719 = (9334 H, 10385 V) = (10.78% H, 7.28% V) = (1.307e+04um H, 1.454e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       earlyGlobalRoute overflow of layer group 3: 0.47% H + 0.28% V. EstWL: 1.969240e+04um
[03/14 19:25:01    839s] (I)       ============  Phase 1c Route ============
[03/14 19:25:01    839s] (I)       Level2 Grid: 25 x 24
[03/14 19:25:01    839s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 19719 = (9334 H, 10385 V) = (10.78% H, 7.28% V) = (1.307e+04um H, 1.454e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1d Route ============
[03/14 19:25:01    839s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 19719 = (9334 H, 10385 V) = (10.78% H, 7.28% V) = (1.307e+04um H, 1.454e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1e Route ============
[03/14 19:25:01    839s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 19719 = (9334 H, 10385 V) = (10.78% H, 7.28% V) = (1.307e+04um H, 1.454e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.45% H + 0.28% V. EstWL: 1.969240e+04um
[03/14 19:25:01    839s] [NR-eGR] 
[03/14 19:25:01    839s] (I)       Phase 1l runs 0.01 seconds
[03/14 19:25:01    839s] (I)       total 2D Cap : 468183 = (226325 H, 241858 V)
[03/14 19:25:01    839s] (I)       ============  Phase 1a Route ============
[03/14 19:25:01    839s] [NR-eGR] Layer group 4: route 13209 net(s) in layer range [2, 10]
[03/14 19:25:01    839s] (I)       Phase 1a runs 0.04 seconds
[03/14 19:25:01    839s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:25:01    839s] (I)       Usage: 106831 = (46407 H, 60424 V) = (20.50% H, 24.98% V) = (6.497e+04um H, 8.459e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1b Route ============
[03/14 19:25:01    839s] (I)       Phase 1b runs 0.02 seconds
[03/14 19:25:01    839s] (I)       Usage: 106933 = (46479 H, 60454 V) = (20.54% H, 25.00% V) = (6.507e+04um H, 8.464e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       earlyGlobalRoute overflow of layer group 4: 0.05% H + 0.89% V. EstWL: 1.220996e+05um
[03/14 19:25:01    839s] (I)       ============  Phase 1c Route ============
[03/14 19:25:01    839s] (I)       Level2 Grid: 25 x 24
[03/14 19:25:01    839s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 106933 = (46479 H, 60454 V) = (20.54% H, 25.00% V) = (6.507e+04um H, 8.464e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1d Route ============
[03/14 19:25:01    839s] (I)       Phase 1d runs 0.01 seconds
[03/14 19:25:01    839s] (I)       Usage: 106949 = (46499 H, 60450 V) = (20.55% H, 24.99% V) = (6.510e+04um H, 8.463e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] (I)       ============  Phase 1e Route ============
[03/14 19:25:01    839s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:25:01    839s] (I)       Usage: 106949 = (46499 H, 60450 V) = (20.55% H, 24.99% V) = (6.510e+04um H, 8.463e+04um V)
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.05% H + 0.82% V. EstWL: 1.221220e+05um
[03/14 19:25:01    839s] [NR-eGR] 
[03/14 19:25:01    839s] (I)       Phase 1l runs 0.09 seconds
[03/14 19:25:01    839s] (I)       ============  Phase 1l Route ============
[03/14 19:25:01    839s] (I)       
[03/14 19:25:01    839s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:25:01    839s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/14 19:25:01    839s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/14 19:25:01    839s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[03/14 19:25:01    839s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 19:25:01    839s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:25:01    839s] [NR-eGR]  metal2  (2)       297( 2.06%)         7( 0.05%)         1( 0.01%)   ( 2.12%) 
[03/14 19:25:01    839s] [NR-eGR]  metal3  (3)         3( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/14 19:25:01    839s] [NR-eGR]  metal4  (4)       182( 1.26%)         0( 0.00%)         0( 0.00%)   ( 1.26%) 
[03/14 19:25:01    839s] [NR-eGR]  metal5  (5)         4( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/14 19:25:01    839s] [NR-eGR]  metal6  (6)        15( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[03/14 19:25:01    839s] [NR-eGR]  metal7  (7)        23( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[03/14 19:25:01    839s] [NR-eGR]  metal8  (8)        87( 0.60%)         0( 0.00%)         0( 0.00%)   ( 0.60%) 
[03/14 19:25:01    839s] [NR-eGR]  metal9  (9)       105( 0.84%)         0( 0.00%)         0( 0.00%)   ( 0.84%) 
[03/14 19:25:01    839s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:25:01    839s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 19:25:01    839s] [NR-eGR] Total              716( 0.61%)         7( 0.01%)         1( 0.00%)   ( 0.62%) 
[03/14 19:25:01    839s] [NR-eGR] 
[03/14 19:25:01    839s] (I)       Total Global Routing Runtime: 0.28 seconds
[03/14 19:25:01    839s] (I)       total 2D Cap : 475031 = (229951 H, 245080 V)
[03/14 19:25:01    839s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.19% V
[03/14 19:25:01    839s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.26% V
[03/14 19:25:01    839s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1158.8M
[03/14 19:25:01    839s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.460, REAL:0.525, MEM:1158.8M
[03/14 19:25:01    839s] OPERPROF: Starting HotSpotCal at level 1, MEM:1158.8M
[03/14 19:25:01    839s] [hotspot] +------------+---------------+---------------+
[03/14 19:25:01    839s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 19:25:01    839s] [hotspot] +------------+---------------+---------------+
[03/14 19:25:01    839s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 19:25:01    839s] [hotspot] +------------+---------------+---------------+
[03/14 19:25:01    839s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 19:25:01    839s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 19:25:01    839s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1158.8M
[03/14 19:25:01    839s] 
[03/14 19:25:01    839s] === incrementalPlace Internal Loop 1 ===
[03/14 19:25:01    839s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=0 pMaxM=-1
[03/14 19:25:01    839s] OPERPROF: Starting IPInitSPData at level 1, MEM:1158.8M
[03/14 19:25:01    839s] #spOpts: N=45 minPadR=1.1 
[03/14 19:25:02    839s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1158.8M
[03/14 19:25:02    839s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1158.8M
[03/14 19:25:02    839s] OPERPROF:   Starting post-place ADS at level 2, MEM:1158.8M
[03/14 19:25:02    839s] ADSU 0.750 -> 0.750
[03/14 19:25:02    839s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.054, MEM:1158.8M
[03/14 19:25:02    839s] OPERPROF:   Starting spMPad at level 2, MEM:1158.8M
[03/14 19:25:02    839s] OPERPROF:     Starting spContextMPad at level 3, MEM:1158.8M
[03/14 19:25:02    839s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1158.8M
[03/14 19:25:02    839s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.009, MEM:1158.8M
[03/14 19:25:02    839s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1158.8M
[03/14 19:25:02    839s] no activity file in design. spp won't run.
[03/14 19:25:02    839s] [spp] 0
[03/14 19:25:02    839s] [adp] 0:1:1:3
[03/14 19:25:02    839s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.012, MEM:1158.8M
[03/14 19:25:02    839s] SP #FI/SF FL/PI 0/0 12466/0
[03/14 19:25:02    839s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.170, REAL:0.177, MEM:1158.8M
[03/14 19:25:02    839s] PP off. flexM 0
[03/14 19:25:02    839s] OPERPROF: Starting CDPad at level 1, MEM:1158.8M
[03/14 19:25:02    839s] 3DP is on.
[03/14 19:25:02    839s] 3DP OF M2 0.031, M4 0.014. Diff 0
[03/14 19:25:02    840s] design sh 0.051.
[03/14 19:25:03    840s] CDPadU 0.954 -> 0.908. R=0.750, N=12466
[03/14 19:25:03    840s] OPERPROF: Finished CDPad at level 1, CPU:0.890, REAL:0.914, MEM:1158.8M
[03/14 19:25:03    840s] OPERPROF: Starting InitSKP at level 1, MEM:1158.8M
[03/14 19:25:03    840s] no activity file in design. spp won't run.
[03/14 19:25:03    841s] no activity file in design. spp won't run.
[03/14 19:25:06    843s] *** Finished SKP initialization (cpu=0:00:02.9, real=0:00:03.0)***
[03/14 19:25:06    843s] OPERPROF: Finished InitSKP at level 1, CPU:2.920, REAL:2.906, MEM:1162.4M
[03/14 19:25:06    843s] NP #FI/FS/SF FL/PI: 0/0/0 12466/0
[03/14 19:25:06    843s] no activity file in design. spp won't run.
[03/14 19:25:06    844s] 
[03/14 19:25:06    844s] AB Est...
[03/14 19:25:06    844s] OPERPROF: Starting npPlace at level 1, MEM:1162.4M
[03/14 19:25:06    844s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.075, MEM:1180.7M
[03/14 19:25:06    844s] Iteration  4: Skipped, with CDP Off
[03/14 19:25:06    844s] 
[03/14 19:25:06    844s] AB Est...
[03/14 19:25:06    844s] OPERPROF: Starting npPlace at level 1, MEM:1180.7M
[03/14 19:25:06    844s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.063, MEM:1180.7M
[03/14 19:25:06    844s] Iteration  5: Skipped, with CDP Off
[03/14 19:25:06    844s] OPERPROF: Starting npPlace at level 1, MEM:1180.7M
[03/14 19:25:06    844s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[03/14 19:25:06    844s] No instances found in the vector
[03/14 19:25:06    844s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1180.7M, DRC: 0)
[03/14 19:25:06    844s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:25:13    850s] Iteration  6: Total net bbox = 1.180e+05 (5.13e+04 6.67e+04)
[03/14 19:25:13    850s]               Est.  stn bbox = 1.465e+05 (6.14e+04 8.51e+04)
[03/14 19:25:13    850s]               cpu = 0:00:06.3 real = 0:00:07.0 mem = 1189.9M
[03/14 19:25:13    850s] OPERPROF: Finished npPlace at level 1, CPU:6.340, REAL:6.503, MEM:1189.9M
[03/14 19:25:13    850s] no activity file in design. spp won't run.
[03/14 19:25:13    850s] NP #FI/FS/SF FL/PI: 0/0/0 12466/0
[03/14 19:25:13    850s] no activity file in design. spp won't run.
[03/14 19:25:13    851s] OPERPROF: Starting npPlace at level 1, MEM:1189.9M
[03/14 19:25:13    851s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/14 19:25:13    851s] No instances found in the vector
[03/14 19:25:13    851s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1189.9M, DRC: 0)
[03/14 19:25:13    851s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:25:24    862s] Iteration  7: Total net bbox = 1.200e+05 (5.28e+04 6.73e+04)
[03/14 19:25:24    862s]               Est.  stn bbox = 1.490e+05 (6.30e+04 8.60e+04)
[03/14 19:25:24    862s]               cpu = 0:00:10.9 real = 0:00:11.0 mem = 1182.7M
[03/14 19:25:24    862s] OPERPROF: Finished npPlace at level 1, CPU:10.980, REAL:11.182, MEM:1182.7M
[03/14 19:25:24    862s] no activity file in design. spp won't run.
[03/14 19:25:24    862s] NP #FI/FS/SF FL/PI: 0/0/0 12466/0
[03/14 19:25:24    862s] no activity file in design. spp won't run.
[03/14 19:25:25    862s] OPERPROF: Starting npPlace at level 1, MEM:1182.7M
[03/14 19:25:25    862s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 19:25:25    862s] No instances found in the vector
[03/14 19:25:25    862s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1182.7M, DRC: 0)
[03/14 19:25:25    862s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:25:42    879s] Iteration  8: Total net bbox = 1.188e+05 (5.21e+04 6.67e+04)
[03/14 19:25:42    879s]               Est.  stn bbox = 1.478e+05 (6.23e+04 8.55e+04)
[03/14 19:25:42    879s]               cpu = 0:00:17.4 real = 0:00:17.0 mem = 1177.0M
[03/14 19:25:42    879s] OPERPROF: Finished npPlace at level 1, CPU:17.440, REAL:17.923, MEM:1172.4M
[03/14 19:25:43    879s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1172.4M
[03/14 19:25:43    879s] Starting Early Global Route rough congestion estimation: mem = 1172.4M
[03/14 19:25:43    879s] (I)       Reading DB...
[03/14 19:25:43    879s] (I)       Read data from FE... (mem=1172.4M)
[03/14 19:25:43    879s] (I)       Read nodes and places... (mem=1172.4M)
[03/14 19:25:43    879s] (I)       Done Read nodes and places (cpu=0.020s, mem=1175.6M)
[03/14 19:25:43    879s] (I)       Read nets... (mem=1175.6M)
[03/14 19:25:43    880s] (I)       Done Read nets (cpu=0.080s, mem=1177.6M)
[03/14 19:25:43    880s] (I)       Done Read data from FE (cpu=0.100s, mem=1177.6M)
[03/14 19:25:43    880s] (I)       before initializing RouteDB syMemory usage = 1177.6 MB
[03/14 19:25:43    880s] (I)       congestionReportName   : 
[03/14 19:25:43    880s] (I)       layerRangeFor2DCongestion : 
[03/14 19:25:43    880s] (I)       buildTerm2TermWires    : 1
[03/14 19:25:43    880s] (I)       doTrackAssignment      : 1
[03/14 19:25:43    880s] (I)       dumpBookshelfFiles     : 0
[03/14 19:25:43    880s] (I)       numThreads             : 1
[03/14 19:25:43    880s] (I)       bufferingAwareRouting  : false
[03/14 19:25:43    880s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:25:43    880s] (I)       honorPin               : false
[03/14 19:25:43    880s] (I)       honorPinGuide          : true
[03/14 19:25:43    880s] (I)       honorPartition         : false
[03/14 19:25:43    880s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:25:43    880s] (I)       allowPartitionCrossover: false
[03/14 19:25:43    880s] (I)       honorSingleEntry       : true
[03/14 19:25:43    880s] (I)       honorSingleEntryStrong : true
[03/14 19:25:43    880s] (I)       handleViaSpacingRule   : false
[03/14 19:25:43    880s] (I)       handleEolSpacingRule   : false
[03/14 19:25:43    880s] (I)       PDConstraint           : none
[03/14 19:25:43    880s] (I)       expBetterNDRHandling   : false
[03/14 19:25:43    880s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:25:43    880s] (I)       routingEffortLevel     : 3
[03/14 19:25:43    880s] (I)       effortLevel            : standard
[03/14 19:25:43    880s] [NR-eGR] minRouteLayer          : 2
[03/14 19:25:43    880s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:25:43    880s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:25:43    880s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:25:43    880s] (I)       numRowsPerGCell        : 2
[03/14 19:25:43    880s] (I)       speedUpLargeDesign     : 0
[03/14 19:25:43    880s] (I)       multiThreadingTA       : 1
[03/14 19:25:43    880s] (I)       optimizationMode       : false
[03/14 19:25:43    880s] (I)       routeSecondPG          : false
[03/14 19:25:43    880s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:25:43    880s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:25:43    880s] (I)       punchThroughDistance   : 500.00
[03/14 19:25:43    880s] (I)       scenicBound            : 1.15
[03/14 19:25:43    880s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:25:43    880s] (I)       source-to-sink ratio   : 0.00
[03/14 19:25:43    880s] (I)       targetCongestionRatioH : 1.00
[03/14 19:25:43    880s] (I)       targetCongestionRatioV : 1.00
[03/14 19:25:43    880s] (I)       layerCongestionRatio   : 0.70
[03/14 19:25:43    880s] (I)       m1CongestionRatio      : 0.10
[03/14 19:25:43    880s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:25:43    880s] (I)       localRouteEffort       : 1.00
[03/14 19:25:43    880s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:25:43    880s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:25:43    880s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:25:43    880s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:25:43    880s] (I)       routeVias              : 
[03/14 19:25:43    880s] (I)       readTROption           : true
[03/14 19:25:43    880s] (I)       extraSpacingFactor     : 1.00
[03/14 19:25:43    880s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:25:43    880s] (I)       routeSelectedNetsOnly  : false
[03/14 19:25:43    880s] (I)       clkNetUseMaxDemand     : false
[03/14 19:25:43    880s] (I)       extraDemandForClocks   : 0
[03/14 19:25:43    880s] (I)       steinerRemoveLayers    : false
[03/14 19:25:43    880s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:25:43    880s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:25:43    880s] (I)       similarTopologyRoutingFast : false
[03/14 19:25:43    880s] (I)       spanningTreeRefinement : false
[03/14 19:25:43    880s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:25:43    880s] (I)       starting read tracks
[03/14 19:25:43    880s] (I)       build grid graph
[03/14 19:25:43    880s] (I)       build grid graph start
[03/14 19:25:43    880s] [NR-eGR] metal1 has no routable track
[03/14 19:25:43    880s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:25:43    880s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:25:43    880s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:25:43    880s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:25:43    880s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:25:43    880s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:25:43    880s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:25:43    880s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:25:43    880s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:25:43    880s] (I)       build grid graph end
[03/14 19:25:43    880s] (I)       ===========================================================================
[03/14 19:25:43    880s] (I)       == Report All Rule Vias ==
[03/14 19:25:43    880s] (I)       ===========================================================================
[03/14 19:25:43    880s] (I)        Via Rule : (Default)
[03/14 19:25:43    880s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:25:43    880s] (I)       ---------------------------------------------------------------------------
[03/14 19:25:43    880s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:25:43    880s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:25:43    880s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:25:43    880s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:25:43    880s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:25:43    880s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:25:43    880s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:25:43    880s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:25:43    880s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:25:43    880s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:25:43    880s] (I)       ===========================================================================
[03/14 19:25:43    880s] [NR-eGR] Read 38759 PG shapes in 0.010 seconds
[03/14 19:25:43    880s] 
[03/14 19:25:43    880s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:25:43    880s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:25:43    880s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:25:43    880s] (I)       readDataFromPlaceDB
[03/14 19:25:43    880s] (I)       Read net information..
[03/14 19:25:43    880s] [NR-eGR] Read numTotalNets=13422  numIgnoredNets=0
[03/14 19:25:43    880s] (I)       Read testcase time = 0.020 seconds
[03/14 19:25:43    880s] 
[03/14 19:25:43    880s] (I)       early_global_route_priority property id does not exist.
[03/14 19:25:43    880s] (I)       Start initializing grid graph
[03/14 19:25:43    880s] (I)       End initializing grid graph
[03/14 19:25:43    880s] (I)       Model blockages into capacity
[03/14 19:25:43    880s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:25:43    880s] (I)       Num blockages on layer 1: 7540
[03/14 19:25:43    880s] (I)       Num blockages on layer 2: 7540
[03/14 19:25:43    880s] (I)       Num blockages on layer 3: 7540
[03/14 19:25:43    880s] (I)       Num blockages on layer 4: 7540
[03/14 19:25:43    880s] (I)       Num blockages on layer 5: 6185
[03/14 19:25:43    880s] (I)       Num blockages on layer 6: 2414
[03/14 19:25:43    880s] (I)       Num blockages on layer 7: 0
[03/14 19:25:43    880s] (I)       Num blockages on layer 8: 0
[03/14 19:25:43    880s] (I)       Num blockages on layer 9: 0
[03/14 19:25:43    880s] (I)       Modeling time = 0.010 seconds
[03/14 19:25:43    880s] 
[03/14 19:25:43    880s] (I)       Number of ignored nets = 0
[03/14 19:25:43    880s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:25:43    880s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:25:43    880s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:25:43    880s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:25:43    880s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:25:43    880s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:25:43    880s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:25:43    880s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:25:43    880s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:25:43    880s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:25:43    880s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1181.1 MB
[03/14 19:25:43    880s] (I)       Ndr track 0 does not exist
[03/14 19:25:43    880s] (I)       Layer1  viaCost=200.00
[03/14 19:25:43    880s] (I)       Layer2  viaCost=200.00
[03/14 19:25:43    880s] (I)       Layer3  viaCost=100.00
[03/14 19:25:43    880s] (I)       Layer4  viaCost=100.00
[03/14 19:25:43    880s] (I)       Layer5  viaCost=100.00
[03/14 19:25:43    880s] (I)       Layer6  viaCost=100.00
[03/14 19:25:43    880s] (I)       Layer7  viaCost=100.00
[03/14 19:25:43    880s] (I)       Layer8  viaCost=100.00
[03/14 19:25:43    880s] (I)       Layer9  viaCost=100.00
[03/14 19:25:43    880s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:25:43    880s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:25:43    880s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:25:43    880s] (I)       Site width          :   380  (dbu)
[03/14 19:25:43    880s] (I)       Row height          :  2800  (dbu)
[03/14 19:25:43    880s] (I)       GCell width         :  5600  (dbu)
[03/14 19:25:43    880s] (I)       GCell height        :  5600  (dbu)
[03/14 19:25:43    880s] (I)       Grid                :    61    60    10
[03/14 19:25:43    880s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:25:43    880s] (I)       Vertical capacity   :     0  5600     0  5600     0  5600     0  5600     0  5600
[03/14 19:25:43    880s] (I)       Horizontal capacity :     0     0  5600     0  5600     0  5600     0  5600     0
[03/14 19:25:43    880s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:25:43    880s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:25:43    880s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:25:43    880s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:25:43    880s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:25:43    880s] (I)       Num tracks per GCell: 20.74 14.74 20.00 10.00 10.00 10.00  3.33  3.33  1.75  1.67
[03/14 19:25:43    880s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:25:43    880s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:25:43    880s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:25:43    880s] (I)       --------------------------------------------------------
[03/14 19:25:43    880s] 
[03/14 19:25:43    880s] [NR-eGR] ============ Routing rule table ============
[03/14 19:25:43    880s] [NR-eGR] Rule id: 0  Nets: 13422 
[03/14 19:25:43    880s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:25:43    880s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:25:43    880s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:25:43    880s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:25:43    880s] [NR-eGR] ========================================
[03/14 19:25:43    880s] [NR-eGR] 
[03/14 19:25:43    880s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:25:43    880s] (I)       blocked tracks on layer2 : = 12809 / 53760 (23.83%)
[03/14 19:25:43    880s] (I)       blocked tracks on layer3 : = 8700 / 73688 (11.81%)
[03/14 19:25:43    880s] (I)       blocked tracks on layer4 : = 11116 / 36420 (30.52%)
[03/14 19:25:43    880s] (I)       blocked tracks on layer5 : = 9396 / 36844 (25.50%)
[03/14 19:25:43    880s] (I)       blocked tracks on layer6 : = 14700 / 36420 (40.36%)
[03/14 19:25:43    880s] (I)       blocked tracks on layer7 : = 6120 / 12261 (49.91%)
[03/14 19:25:43    880s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:25:43    880s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:25:43    880s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:25:43    880s] (I)       After initializing earlyGlobalRoute syMemory usage = 1181.1 MB
[03/14 19:25:43    880s] (I)       Loading and dumping file time : 0.17 seconds
[03/14 19:25:43    880s] (I)       ============= Initialization =============
[03/14 19:25:43    880s] (I)       numLocalWires=19199  numGlobalNetBranches=4304  numLocalNetBranches=5302
[03/14 19:25:43    880s] (I)       totalPins=41147  totalGlobalPin=26607 (64.66%)
[03/14 19:25:43    880s] (I)       total 2D Cap : 236808 = (114832 H, 121976 V)
[03/14 19:25:43    880s] (I)       ============  Phase 1a Route ============
[03/14 19:25:43    880s] (I)       Phase 1a runs 0.02 seconds
[03/14 19:25:43    880s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:25:43    880s] (I)       Usage: 51264 = (22928 H, 28336 V) = (19.97% H, 23.23% V) = (6.420e+04um H, 7.934e+04um V)
[03/14 19:25:43    880s] (I)       
[03/14 19:25:43    880s] (I)       ============  Phase 1b Route ============
[03/14 19:25:43    880s] (I)       Usage: 51264 = (22928 H, 28336 V) = (19.97% H, 23.23% V) = (6.420e+04um H, 7.934e+04um V)
[03/14 19:25:43    880s] (I)       
[03/14 19:25:43    880s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.16% V
[03/14 19:25:43    880s] 
[03/14 19:25:43    880s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.08% V
[03/14 19:25:43    880s] Finished Early Global Route rough congestion estimation: mem = 1181.1M
[03/14 19:25:43    880s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.260, REAL:0.253, MEM:1181.1M
[03/14 19:25:43    880s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/14 19:25:43    880s] OPERPROF: Starting CDPad at level 1, MEM:1181.1M
[03/14 19:25:43    880s] CDPadU 0.908 -> 0.908. R=0.749, N=12466
[03/14 19:25:43    880s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.253, MEM:1181.1M
[03/14 19:25:43    880s] no activity file in design. spp won't run.
[03/14 19:25:43    880s] NP #FI/FS/SF FL/PI: 0/0/0 12466/0
[03/14 19:25:43    880s] no activity file in design. spp won't run.
[03/14 19:25:43    880s] OPERPROF: Starting npPlace at level 1, MEM:1181.1M
[03/14 19:25:43    880s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 19:25:43    880s] No instances found in the vector
[03/14 19:25:43    880s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1181.1M, DRC: 0)
[03/14 19:25:43    880s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:25:48    885s] OPERPROF: Finished npPlace at level 1, CPU:4.280, REAL:4.407, MEM:1181.1M
[03/14 19:25:48    885s] no activity file in design. spp won't run.
[03/14 19:25:48    885s] NP #FI/FS/SF FL/PI: 0/0/0 12466/0
[03/14 19:25:48    885s] no activity file in design. spp won't run.
[03/14 19:25:48    885s] OPERPROF: Starting npPlace at level 1, MEM:1181.1M
[03/14 19:25:48    885s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 19:25:48    885s] No instances found in the vector
[03/14 19:25:48    885s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1181.1M, DRC: 0)
[03/14 19:25:48    885s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:26:13    909s] Iteration  9: Total net bbox = 1.208e+05 (5.33e+04 6.75e+04)
[03/14 19:26:13    909s]               Est.  stn bbox = 1.494e+05 (6.35e+04 8.59e+04)
[03/14 19:26:13    909s]               cpu = 0:00:24.1 real = 0:00:25.0 mem = 1179.0M
[03/14 19:26:13    909s] OPERPROF: Finished npPlace at level 1, CPU:24.170, REAL:24.688, MEM:1179.0M
[03/14 19:26:13    909s] no activity file in design. spp won't run.
[03/14 19:26:13    909s] NP #FI/FS/SF FL/PI: 0/0/0 12466/0
[03/14 19:26:13    909s] no activity file in design. spp won't run.
[03/14 19:26:13    909s] OPERPROF: Starting npPlace at level 1, MEM:1179.0M
[03/14 19:26:13    909s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 19:26:13    909s] No instances found in the vector
[03/14 19:26:13    909s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1179.0M, DRC: 0)
[03/14 19:26:13    909s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:26:21    917s] Iteration 10: Total net bbox = 1.270e+05 (5.60e+04 7.10e+04)
[03/14 19:26:21    917s]               Est.  stn bbox = 1.556e+05 (6.62e+04 8.93e+04)
[03/14 19:26:21    917s]               cpu = 0:00:07.5 real = 0:00:08.0 mem = 1180.0M
[03/14 19:26:21    917s] OPERPROF: Finished npPlace at level 1, CPU:7.530, REAL:7.723, MEM:1180.0M
[03/14 19:26:21    917s] Move report: Timing Driven Placement moves 12466 insts, mean move: 4.64 um, max move: 108.62 um
[03/14 19:26:21    917s] 	Max move on inst (FE_OCPC933_n_31710): (44.65, 33.46) --> (30.88, 128.31)
[03/14 19:26:21    917s] no activity file in design. spp won't run.
[03/14 19:26:21    917s] SKP cleared!
[03/14 19:26:21    917s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.003, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.021, MEM:1180.0M
[03/14 19:26:21    917s] 
[03/14 19:26:21    917s] CongRepair sets shifter mode to gplace
[03/14 19:26:21    917s] Finished Incremental Placement (cpu=0:01:18, real=0:01:20, mem=1180.0M)
[03/14 19:26:21    917s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1180.0M
[03/14 19:26:21    917s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:26:21    917s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1180.0M
[03/14 19:26:21    917s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:26:21    917s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:26:21    917s] SiteArray: use 391,920 bytes
[03/14 19:26:21    917s] SiteArray: current memory after site array memory allocation 1180.0M
[03/14 19:26:21    917s] SiteArray: FP blocked sites are writable
[03/14 19:26:21    917s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:26:21    917s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.050, REAL:0.054, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.080, REAL:0.088, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:         Starting CMU at level 5, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.002, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.098, MEM:1180.0M
[03/14 19:26:21    917s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1180.0MB).
[03/14 19:26:21    917s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.131, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.131, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:   Starting RefinePlace at level 2, MEM:1180.0M
[03/14 19:26:21    917s] *** Starting place_detail (0:15:18 mem=1180.0M) ***
[03/14 19:26:21    917s] Total net bbox length = 1.298e+05 (5.831e+04 7.145e+04) (ext = 5.450e+03)
[03/14 19:26:21    917s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:26:21    917s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:1180.0M
[03/14 19:26:21    917s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1180.0M
[03/14 19:26:21    917s] Starting refinePlace ...
[03/14 19:26:21    917s] ** Cut row section cpu time 0:00:00.0.
[03/14 19:26:21    917s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 19:26:22    918s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1180.0MB) @(0:15:18 - 0:15:18).
[03/14 19:26:22    918s] Move report: preRPlace moves 12466 insts, mean move: 0.47 um, max move: 2.46 um
[03/14 19:26:22    918s] 	Max move on inst (g160674): (147.40, 93.21) --> (148.01, 95.06)
[03/14 19:26:22    918s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[03/14 19:26:22    918s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 19:26:22    918s] Placement tweakage begins.
[03/14 19:26:22    918s] wire length = 1.573e+05
[03/14 19:26:23    920s] wire length = 1.516e+05
[03/14 19:26:24    920s] Placement tweakage ends.
[03/14 19:26:24    920s] Move report: tweak moves 2878 insts, mean move: 1.11 um, max move: 9.69 um
[03/14 19:26:24    920s] 	Max move on inst (g170448): (71.63, 97.86) --> (81.32, 97.86)
[03/14 19:26:24    920s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=1180.0MB) @(0:15:18 - 0:15:20).
[03/14 19:26:24    920s] 
[03/14 19:26:24    920s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 19:26:24    920s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:26:24    920s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=1180.0MB) @(0:15:20 - 0:15:21).
[03/14 19:26:24    920s] Move report: Detail placement moves 12466 insts, mean move: 0.68 um, max move: 10.32 um
[03/14 19:26:24    920s] 	Max move on inst (g170448): (71.56, 97.30) --> (81.32, 97.86)
[03/14 19:26:24    920s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1180.0MB
[03/14 19:26:24    920s] Statistics of distance of Instance movement in refine placement:
[03/14 19:26:24    920s]   maximum (X+Y) =        10.32 um
[03/14 19:26:24    920s]   inst (g170448) with max move: (71.5595, 97.299) -> (81.32, 97.86)
[03/14 19:26:24    920s]   mean    (X+Y) =         0.68 um
[03/14 19:26:24    920s] Summary Report:
[03/14 19:26:24    920s] Instances move: 12466 (out of 12466 movable)
[03/14 19:26:24    920s] Instances flipped: 0
[03/14 19:26:24    920s] Mean displacement: 0.68 um
[03/14 19:26:24    920s] Max displacement: 10.32 um (Instance: g170448) (71.5595, 97.299) -> (81.32, 97.86)
[03/14 19:26:24    920s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[03/14 19:26:24    920s] Total instances moved : 12466
[03/14 19:26:24    920s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.120, REAL:3.158, MEM:1180.0M
[03/14 19:26:24    920s] Total net bbox length = 1.262e+05 (5.409e+04 7.211e+04) (ext = 5.457e+03)
[03/14 19:26:24    920s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1180.0MB
[03/14 19:26:24    920s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=1180.0MB) @(0:15:18 - 0:15:21).
[03/14 19:26:24    920s] *** Finished place_detail (0:15:21 mem=1180.0M) ***
[03/14 19:26:24    920s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.210, REAL:3.238, MEM:1180.0M
[03/14 19:26:24    920s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.400, REAL:3.431, MEM:1180.0M
[03/14 19:26:24    921s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1180.0M
[03/14 19:26:24    921s] Starting Early Global Route congestion estimation: mem = 1180.0M
[03/14 19:26:24    921s] (I)       Reading DB...
[03/14 19:26:24    921s] (I)       Read data from FE... (mem=1180.0M)
[03/14 19:26:24    921s] (I)       Read nodes and places... (mem=1180.0M)
[03/14 19:26:25    921s] (I)       Done Read nodes and places (cpu=0.020s, mem=1180.0M)
[03/14 19:26:25    921s] (I)       Read nets... (mem=1180.0M)
[03/14 19:26:25    921s] (I)       Done Read nets (cpu=0.080s, mem=1180.0M)
[03/14 19:26:25    921s] (I)       Done Read data from FE (cpu=0.100s, mem=1180.0M)
[03/14 19:26:25    921s] (I)       before initializing RouteDB syMemory usage = 1180.0 MB
[03/14 19:26:25    921s] (I)       congestionReportName   : 
[03/14 19:26:25    921s] (I)       layerRangeFor2DCongestion : 
[03/14 19:26:25    921s] (I)       buildTerm2TermWires    : 1
[03/14 19:26:25    921s] (I)       doTrackAssignment      : 1
[03/14 19:26:25    921s] (I)       dumpBookshelfFiles     : 0
[03/14 19:26:25    921s] (I)       numThreads             : 1
[03/14 19:26:25    921s] (I)       bufferingAwareRouting  : false
[03/14 19:26:25    921s] (I)       honorPin               : false
[03/14 19:26:25    921s] (I)       honorPinGuide          : true
[03/14 19:26:25    921s] (I)       honorPartition         : false
[03/14 19:26:25    921s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:26:25    921s] (I)       allowPartitionCrossover: false
[03/14 19:26:25    921s] (I)       honorSingleEntry       : true
[03/14 19:26:25    921s] (I)       honorSingleEntryStrong : true
[03/14 19:26:25    921s] (I)       handleViaSpacingRule   : false
[03/14 19:26:25    921s] (I)       [03/14 19:26:25    921s] [NR-eGR] honorMsvRouteConstraint: false
handleEolSpacingRule   : false
[03/14 19:26:25    921s] (I)       PDConstraint           : none
[03/14 19:26:25    921s] (I)       expBetterNDRHandling   : false
[03/14 19:26:25    921s] (I)       routingEffortLevel     : 3
[03/14 19:26:25    921s] (I)       effortLevel            : standard
[03/14 19:26:25    921s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:26:25    921s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:26:25    921s] (I)       [03/14 19:26:25    921s] [NR-eGR] minRouteLayer          : 2
[03/14 19:26:25    921s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[03/14 19:26:25    921s] (I)       numRowsPerGCell        : 1
[03/14 19:26:25    921s] (I)       speedUpLargeDesign     : 0
[03/14 19:26:25    921s] (I)       multiThreadingTA       : 1
[03/14 19:26:25    921s] (I)       optimizationMode       : false
[03/14 19:26:25    921s] (I)       routeSecondPG          : false
[03/14 19:26:25    921s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:26:25    921s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:26:25    921s] (I)       punchThroughDistance   : 500.00
[03/14 19:26:25    921s] (I)       scenicBound            : 1.15
[03/14 19:26:25    921s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:26:25    921s] (I)       source-to-sink ratio   : 0.00
[03/14 19:26:25    921s] (I)       targetCongestionRatioH : 1.00
[03/14 19:26:25    921s] (I)       targetCongestionRatioV : 1.00
[03/14 19:26:25    921s] (I)       layerCongestionRatio   : 0.70
[03/14 19:26:25    921s] (I)       m1CongestionRatio      : 0.10
[03/14 19:26:25    921s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:26:25    921s] (I)       localRouteEffort       : 1.00
[03/14 19:26:25    921s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:26:25    921s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:26:25    921s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:26:25    921s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:26:25    921s] (I)       routeVias              : 
[03/14 19:26:25    921s] (I)       readTROption           : true
[03/14 19:26:25    921s] (I)       extraSpacingFactor     : 1.00
[03/14 19:26:25    921s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:26:25    921s] (I)       routeSelectedNetsOnly  : false
[03/14 19:26:25    921s] (I)       clkNetUseMaxDemand     : false
[03/14 19:26:25    921s] (I)       extraDemandForClocks   : 0
[03/14 19:26:25    921s] (I)       steinerRemoveLayers    : false
[03/14 19:26:25    921s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:26:25    921s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:26:25    921s] (I)       similarTopologyRoutingFast : false
[03/14 19:26:25    921s] (I)       spanningTreeRefinement : false
[03/14 19:26:25    921s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:26:25    921s] (I)       starting read tracks
[03/14 19:26:25    921s] (I)       build grid graph
[03/14 19:26:25    921s] (I)       build grid graph start
[03/14 19:26:25    921s] (I)       build grid graph end
[03/14 19:26:25    921s] [NR-eGR] metal1 has no routable track
[03/14 19:26:25    921s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:26:25    921s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:26:25    921s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:26:25    921s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:26:25    921s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:26:25    921s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:26:25    921s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:26:25    921s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:26:25    921s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:26:25    921s] (I)       ===========================================================================
[03/14 19:26:25    921s] (I)       == Report All Rule Vias ==
[03/14 19:26:25    921s] (I)       ===========================================================================
[03/14 19:26:25    921s] (I)        Via Rule : (Default)
[03/14 19:26:25    921s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:26:25    921s] (I)       ---------------------------------------------------------------------------
[03/14 19:26:25    921s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:26:25    921s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:26:25    921s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:26:25    921s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:26:25    921s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:26:25    921s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:26:25    921s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:26:25    921s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:26:25    921s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:26:25    921s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:26:25    921s] (I)       ===========================================================================
[03/14 19:26:25    921s] [NR-eGR] Read 38759 PG shapes in 0.010 seconds
[03/14 19:26:25    921s] 
[03/14 19:26:25    921s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:26:25    921s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:26:25    921s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:26:25    921s] (I)       readDataFromPlaceDB
[03/14 19:26:25    921s] (I)       Read net information..
[03/14 19:26:25    921s] [NR-eGR] Read numTotalNets=13422  numIgnoredNets=0
[03/14 19:26:25    921s] (I)       Read testcase time = 0.010 seconds
[03/14 19:26:25    921s] 
[03/14 19:26:25    921s] (I)       early_global_route_priority property id does not exist.
[03/14 19:26:25    921s] (I)       Start initializing grid graph
[03/14 19:26:25    921s] (I)       End initializing grid graph
[03/14 19:26:25    921s] (I)       Model blockages into capacity
[03/14 19:26:25    921s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:26:25    921s] (I)       Num blockages on layer 1: 7540
[03/14 19:26:25    921s] (I)       Num blockages on layer 2: 7540
[03/14 19:26:25    921s] (I)       Num blockages on layer 3: 7540
[03/14 19:26:25    921s] (I)       Num blockages on layer 4: 7540
[03/14 19:26:25    921s] (I)       Num blockages on layer 5: 6185
[03/14 19:26:25    921s] (I)       Num blockages on layer 6: 2414
[03/14 19:26:25    921s] (I)       Num blockages on layer 7: 0
[03/14 19:26:25    921s] (I)       Num blockages on layer 8: 0
[03/14 19:26:25    921s] (I)       Num blockages on layer 9: 0
[03/14 19:26:25    921s] (I)       Modeling time = 0.010 seconds
[03/14 19:26:25    921s] 
[03/14 19:26:25    921s] (I)       Number of ignored nets = 0
[03/14 19:26:25    921s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:26:25    921s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:26:25    921s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:26:25    921s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:26:25    921s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:26:25    921s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:26:25    921s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:26:25    921s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:26:25    921s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:26:25    921s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:26:25    921s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1180.0 MB
[03/14 19:26:25    921s] (I)       Ndr track 0 does not exist
[03/14 19:26:25    921s] (I)       Layer1  viaCost=200.00
[03/14 19:26:25    921s] (I)       Layer2  viaCost=200.00
[03/14 19:26:25    921s] (I)       Layer3  viaCost=100.00
[03/14 19:26:25    921s] (I)       Layer4  viaCost=100.00
[03/14 19:26:25    921s] (I)       Layer5  viaCost=100.00
[03/14 19:26:25    921s] (I)       Layer6  viaCost=100.00
[03/14 19:26:25    921s] (I)       Layer7  viaCost=100.00
[03/14 19:26:25    921s] (I)       Layer8  viaCost=100.00
[03/14 19:26:25    921s] (I)       Layer9  viaCost=100.00
[03/14 19:26:25    921s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:26:25    921s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:26:25    921s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:26:25    921s] (I)       Site width          :   380  (dbu)
[03/14 19:26:25    921s] (I)       Row height          :  2800  (dbu)
[03/14 19:26:25    921s] (I)       GCell width         :  2800  (dbu)
[03/14 19:26:25    921s] (I)       GCell height        :  2800  (dbu)
[03/14 19:26:25    921s] (I)       Grid                :   121   120    10
[03/14 19:26:25    921s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:26:25    921s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:26:25    921s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:26:25    921s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:26:25    921s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:26:25    921s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:26:25    921s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:26:25    921s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:26:25    921s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:26:25    921s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:26:25    921s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:26:25    921s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:26:25    921s] (I)       --------------------------------------------------------
[03/14 19:26:25    921s] 
[03/14 19:26:25    921s] [NR-eGR] ============ Routing rule table ============
[03/14 19:26:25    921s] [NR-eGR] Rule id: 0  Nets: 13422 
[03/14 19:26:25    921s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:26:25    921s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:26:25    921s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:26:25    921s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:26:25    921s] [NR-eGR] ========================================
[03/14 19:26:25    921s] [NR-eGR] 
[03/14 19:26:25    921s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:26:25    921s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 19:26:25    921s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:26:25    921s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:26:25    921s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:26:25    921s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 19:26:25    921s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 19:26:25    921s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:26:25    921s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:26:25    921s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:26:25    921s] (I)       After initializing earlyGlobalRoute syMemory usage = 1180.0 MB
[03/14 19:26:25    921s] (I)       Loading and dumping file time : 0.18 seconds
[03/14 19:26:25    921s] (I)       ============= Initialization =============
[03/14 19:26:25    921s] (I)       totalPins=41147  totalGlobalPin=38159 (92.74%)
[03/14 19:26:25    921s] (I)       total 2D Cap : 24825 = (12705 H, 12120 V)
[03/14 19:26:25    921s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [9, 10]
[03/14 19:26:25    921s] (I)       ============  Phase 1a Route ============
[03/14 19:26:25    921s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:26:25    921s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=3
[03/14 19:26:25    921s] (I)       Usage: 888 = (390 H, 498 V) = (3.07% H, 4.11% V) = (5.460e+02um H, 6.972e+02um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1b Route ============
[03/14 19:26:25    921s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 887 = (389 H, 498 V) = (3.06% H, 4.11% V) = (5.446e+02um H, 6.972e+02um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.241800e+03um
[03/14 19:26:25    921s] (I)       ============  Phase 1c Route ============
[03/14 19:26:25    921s] (I)       Usage: 887 = (389 H, 498 V) = (3.06% H, 4.11% V) = (5.446e+02um H, 6.972e+02um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1d Route ============
[03/14 19:26:25    921s] (I)       Usage: 887 = (389 H, 498 V) = (3.06% H, 4.11% V) = (5.446e+02um H, 6.972e+02um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1e Route ============
[03/14 19:26:25    921s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 887 = (389 H, 498 V) = (3.06% H, 4.11% V) = (5.446e+02um H, 6.972e+02um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.241800e+03um
[03/14 19:26:25    921s] [NR-eGR] 
[03/14 19:26:25    921s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:26:25    921s] (I)       total 2D Cap : 61147 = (24787 H, 36360 V)
[03/14 19:26:25    921s] [NR-eGR] Layer group 2: route 25 net(s) in layer range [7, 10]
[03/14 19:26:25    921s] (I)       ============  Phase 1a Route ============
[03/14 19:26:25    921s] (I)       Phase 1a runs 0.01 seconds
[03/14 19:26:25    921s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=3
[03/14 19:26:25    921s] (I)       Usage: 5580 = (1875 H, 3705 V) = (7.56% H, 10.19% V) = (2.625e+03um H, 5.187e+03um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1b Route ============
[03/14 19:26:25    921s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 5586 = (1879 H, 3707 V) = (7.58% H, 10.20% V) = (2.631e+03um H, 5.190e+03um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       earlyGlobalRoute overflow of layer group 2: 1.20% H + 0.45% V. EstWL: 6.578600e+03um
[03/14 19:26:25    921s] (I)       ============  Phase 1c Route ============
[03/14 19:26:25    921s] (I)       Level2 Grid: 25 x 24
[03/14 19:26:25    921s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 5586 = (1879 H, 3707 V) = (7.58% H, 10.20% V) = (2.631e+03um H, 5.190e+03um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1d Route ============
[03/14 19:26:25    921s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 5586 = (1879 H, 3707 V) = (7.58% H, 10.20% V) = (2.631e+03um H, 5.190e+03um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1e Route ============
[03/14 19:26:25    921s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 5586 = (1879 H, 3707 V) = (7.58% H, 10.20% V) = (2.631e+03um H, 5.190e+03um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 1.20% H + 0.45% V. EstWL: 6.578600e+03um
[03/14 19:26:25    921s] [NR-eGR] 
[03/14 19:26:25    921s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:26:25    921s] (I)       total 2D Cap : 229307 = (86619 H, 142688 V)
[03/14 19:26:25    921s] [NR-eGR] Layer group 3: route 180 net(s) in layer range [4, 10]
[03/14 19:26:25    921s] (I)       ============  Phase 1a Route ============
[03/14 19:26:25    921s] (I)       Phase 1a runs 0.01 seconds
[03/14 19:26:25    921s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:26:25    921s] (I)       Usage: 19677 = (9223 H, 10454 V) = (10.65% H, 7.33% V) = (1.291e+04um H, 1.464e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1b Route ============
[03/14 19:26:25    921s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 19686 = (9230 H, 10456 V) = (10.66% H, 7.33% V) = (1.292e+04um H, 1.464e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       earlyGlobalRoute overflow of layer group 3: 0.32% H + 0.27% V. EstWL: 1.974000e+04um
[03/14 19:26:25    921s] (I)       ============  Phase 1c Route ============
[03/14 19:26:25    921s] (I)       Level2 Grid: 25 x 24
[03/14 19:26:25    921s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 19686 = (9230 H, 10456 V) = (10.66% H, 7.33% V) = (1.292e+04um H, 1.464e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1d Route ============
[03/14 19:26:25    921s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 19687 = (9231 H, 10456 V) = (10.66% H, 7.33% V) = (1.292e+04um H, 1.464e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1e Route ============
[03/14 19:26:25    921s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 19687 = (9231 H, 10456 V) = (10.66% H, 7.33% V) = (1.292e+04um H, 1.464e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.32% H + 0.23% V. EstWL: 1.974140e+04um
[03/14 19:26:25    921s] [NR-eGR] 
[03/14 19:26:25    921s] (I)       Phase 1l runs 0.01 seconds
[03/14 19:26:25    921s] (I)       total 2D Cap : 468201 = (226337 H, 241864 V)
[03/14 19:26:25    921s] (I)       ============  Phase 1a Route ============
[03/14 19:26:25    921s] [NR-eGR] Layer group 4: route 13209 net(s) in layer range [2, 10]
[03/14 19:26:25    921s] (I)       Phase 1a runs 0.03 seconds
[03/14 19:26:25    921s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:26:25    921s] (I)       Usage: 104749 = (45207 H, 59542 V) = (19.97% H, 24.62% V) = (6.329e+04um H, 8.336e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1b Route ============
[03/14 19:26:25    921s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:26:25    921s] (I)       Usage: 104816 = (45251 H, 59565 V) = (19.99% H, 24.63% V) = (6.335e+04um H, 8.339e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       earlyGlobalRoute overflow of layer group 4: 0.01% H + 0.58% V. EstWL: 1.191806e+05um
[03/14 19:26:25    921s] (I)       ============  Phase 1c Route ============
[03/14 19:26:25    921s] (I)       Level2 Grid: 25 x 24
[03/14 19:26:25    921s] (I)       Phase 1c runs 0.01 seconds
[03/14 19:26:25    921s] (I)       Usage: 104816 = (45251 H, 59565 V) = (19.99% H, 24.63% V) = (6.335e+04um H, 8.339e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1d Route ============
[03/14 19:26:25    921s] (I)       Phase 1d runs 0.01 seconds
[03/14 19:26:25    921s] (I)       Usage: 104823 = (45256 H, 59567 V) = (19.99% H, 24.63% V) = (6.336e+04um H, 8.339e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] (I)       ============  Phase 1e Route ============
[03/14 19:26:25    921s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:26:25    921s] (I)       Usage: 104823 = (45256 H, 59567 V) = (19.99% H, 24.63% V) = (6.336e+04um H, 8.339e+04um V)
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.50% V. EstWL: 1.191904e+05um
[03/14 19:26:25    921s] [NR-eGR] 
[03/14 19:26:25    921s] (I)       Phase 1l runs 0.08 seconds
[03/14 19:26:25    921s] (I)       ============  Phase 1l Route ============
[03/14 19:26:25    921s] (I)       
[03/14 19:26:25    921s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:26:25    921s] [NR-eGR]                        OverCon           OverCon            
[03/14 19:26:25    921s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 19:26:25    921s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/14 19:26:25    921s] [NR-eGR] ---------------------------------------------------------------
[03/14 19:26:25    921s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:26:25    921s] [NR-eGR]  metal2  (2)       202( 1.40%)         8( 0.06%)   ( 1.46%) 
[03/14 19:26:25    921s] [NR-eGR]  metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:26:25    921s] [NR-eGR]  metal4  (4)       151( 1.05%)         0( 0.00%)   ( 1.05%) 
[03/14 19:26:25    921s] [NR-eGR]  metal5  (5)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/14 19:26:25    921s] [NR-eGR]  metal6  (6)        15( 0.12%)         0( 0.00%)   ( 0.12%) 
[03/14 19:26:25    921s] [NR-eGR]  metal7  (7)        23( 0.26%)         0( 0.00%)   ( 0.26%) 
[03/14 19:26:25    921s] [NR-eGR]  metal8  (8)        72( 0.50%)         0( 0.00%)   ( 0.50%) 
[03/14 19:26:25    921s] [NR-eGR]  metal9  (9)        82( 0.66%)         0( 0.00%)   ( 0.66%) 
[03/14 19:26:25    921s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:26:25    921s] [NR-eGR] ---------------------------------------------------------------
[03/14 19:26:25    921s] [NR-eGR] Total              548( 0.47%)         8( 0.01%)   ( 0.47%) 
[03/14 19:26:25    921s] [NR-eGR] 
[03/14 19:26:25    921s] (I)       Total Global Routing Runtime: 0.27 seconds
[03/14 19:26:25    921s] (I)       total 2D Cap : 475049 = (229963 H, 245086 V)
[03/14 19:26:25    921s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[03/14 19:26:25    921s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.04% V
[03/14 19:26:25    921s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1180.0M
[03/14 19:26:25    921s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.460, REAL:0.525, MEM:1180.0M
[03/14 19:26:25    921s] OPERPROF: Starting HotSpotCal at level 1, MEM:1180.0M
[03/14 19:26:25    921s] [hotspot] +------------+---------------+---------------+
[03/14 19:26:25    921s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 19:26:25    921s] [hotspot] +------------+---------------+---------------+
[03/14 19:26:25    921s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 19:26:25    921s] [hotspot] +------------+---------------+---------------+
[03/14 19:26:25    921s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 19:26:25    921s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 19:26:25    921s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1180.0M
[03/14 19:26:25    921s] 
[03/14 19:26:25    921s] === incrementalPlace Internal Loop 2 ===
[03/14 19:26:25    921s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1180.0M
[03/14 19:26:25    921s] Starting Early Global Route wiring: mem = 1180.0M
[03/14 19:26:25    921s] (I)       ============= track Assignment ============
[03/14 19:26:25    921s] (I)       extract Global 3D Wires
[03/14 19:26:25    921s] (I)       Extract Global WL : time=0.01
[03/14 19:26:25    921s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[03/14 19:26:25    921s] (I)       Initialization real time=0.00 seconds
[03/14 19:26:25    921s] (I)       Run Multi-thread track assignment
[03/14 19:26:25    921s] (I)       Kernel real time=0.24 seconds
[03/14 19:26:25    921s] (I)       End Greedy Track Assignment
[03/14 19:26:25    921s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:26:25    921s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 40911
[03/14 19:26:25    921s] [NR-eGR] metal2  (2V) length: 3.623189e+04um, number of vias: 50775
[03/14 19:26:25    921s] [NR-eGR] metal3  (3H) length: 4.903098e+04um, number of vias: 16720
[03/14 19:26:25    921s] [NR-eGR] metal4  (4V) length: 3.207025e+04um, number of vias: 5533
[03/14 19:26:25    921s] [NR-eGR] metal5  (5H) length: 1.593560e+04um, number of vias: 3048
[03/14 19:26:25    921s] [NR-eGR] metal6  (6V) length: 1.486294e+04um, number of vias: 964
[03/14 19:26:25    921s] [NR-eGR] metal7  (7H) length: 1.927284e+03um, number of vias: 944
[03/14 19:26:25    921s] [NR-eGR] metal8  (8V) length: 6.404398e+03um, number of vias: 394
[03/14 19:26:25    921s] [NR-eGR] metal9  (9H) length: 1.405930e+03um, number of vias: 110
[03/14 19:26:25    921s] [NR-eGR] metal10 (10V) length: 8.768145e+02um, number of vias: 0
[03/14 19:26:25    921s] [NR-eGR] Total length: 1.587461e+05um, number of vias: 119399
[03/14 19:26:25    921s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:26:26    921s] [NR-eGR] Total eGR-routed clock nets wire length: 5.460380e+03um 
[03/14 19:26:26    921s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:26:26    922s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.700, REAL:0.698, MEM:1147.6M
[03/14 19:26:26    922s] Early Global Route wiring runtime: 0.69 seconds, mem = 1147.6M
[03/14 19:26:26    922s] 
[03/14 19:26:26    922s] *** Finished incrementalPlace (cpu=0:01:23, real=0:01:25)***
[03/14 19:26:26    922s] Start to check current routing status for nets...
[03/14 19:26:26    922s] All nets are already routed correctly.
[03/14 19:26:26    922s] End to check current routing status for nets (mem=1147.6M)
[03/14 19:26:26    922s] Extraction called for design 'picorv32' of instances=12466 and nets=14297 using extraction engine 'pre_route' .
[03/14 19:26:26    922s] pre_route RC Extraction called for design picorv32.
[03/14 19:26:26    922s] RC Extraction called in multi-corner(1) mode.
[03/14 19:26:26    922s] RCMode: PreRoute
[03/14 19:26:26    922s]       RC Corner Indexes            0   
[03/14 19:26:26    922s] Capacitance Scaling Factor   : 1.00000 
[03/14 19:26:26    922s] Resistance Scaling Factor    : 1.00000 
[03/14 19:26:26    922s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 19:26:26    922s] Clock Res. Scaling Factor    : 1.00000 
[03/14 19:26:26    922s] Shrink Factor                : 1.00000
[03/14 19:26:26    922s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 19:26:26    922s] Using capacitance table file ...
[03/14 19:26:26    922s] Updating RC grid for preRoute extraction ...
[03/14 19:26:26    922s] Initializing multi-corner capacitance tables ... 
[03/14 19:26:27    922s] Initializing multi-corner resistance tables ...
[03/14 19:26:27    923s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1147.590M)
[03/14 19:26:27    923s] Compute RC Scale Done ...
[03/14 19:26:27    923s] **opt_design ... cpu = 0:12:39, real = 0:12:52, mem = 865.0M, totSessionCpu=0:15:24 **
[03/14 19:26:27    923s] #################################################################################
[03/14 19:26:27    923s] # Design Stage: PreRoute
[03/14 19:26:27    923s] # Design Name: picorv32
[03/14 19:26:27    923s] # Design Mode: 45nm
[03/14 19:26:27    923s] # Analysis Mode: MMMC Non-OCV 
[03/14 19:26:27    923s] # Parasitics Mode: No SPEF/RCDB
[03/14 19:26:27    923s] # Signoff Settings: SI Off 
[03/14 19:26:27    923s] #################################################################################
[03/14 19:26:28    924s] AAE_INFO: 1 threads acquired from CTE.
[03/14 19:26:28    924s] Calculate delays in Single mode...
[03/14 19:26:28    924s] Topological Sorting (REAL = 0:00:00.0, MEM = 1143.3M, InitMEM = 1143.3M)
[03/14 19:26:28    924s] Start delay calculation (fullDC) (1 T). (MEM=1143.34)
[03/14 19:26:29    925s] End AAE Lib Interpolated Model. (MEM=1159.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:26:33    929s] Total number of fetched objects 14057
[03/14 19:26:33    929s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 19:26:33    929s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:26:33    929s] End delay calculation. (MEM=1207.37 CPU=0:00:03.3 REAL=0:00:03.0)
[03/14 19:26:33    929s] End delay calculation (fullDC). (MEM=1207.37 CPU=0:00:04.6 REAL=0:00:05.0)
[03/14 19:26:33    929s] *** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 1207.4M) ***
[03/14 19:26:35    931s] *** Timing NOT met, worst failing slack is -0.257
[03/14 19:26:35    931s] *** Check timing (0:00:00.0)
[03/14 19:26:35    931s] Deleting Lib Analyzer.
[03/14 19:26:35    931s] Begin: GigaOpt Optimization in WNS mode
[03/14 19:26:35    931s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/14 19:26:35    931s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/14 19:26:35    931s] Info: 1 clock net  excluded from IPO operation.
[03/14 19:26:35    931s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.7
[03/14 19:26:35    931s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:31.4/0:24:01.3 (0.6), mem = 1207.4M
[03/14 19:26:35    931s] PhyDesignGrid: maxLocalDensity 1.00
[03/14 19:26:35    931s] ### Creating PhyDesignMc. totSessionCpu=0:15:31 mem=1207.4M
[03/14 19:26:35    931s] OPERPROF: Starting DPlace-Init at level 1, MEM:1207.4M
[03/14 19:26:35    931s] #spOpts: N=45 minPadR=1.1 
[03/14 19:26:35    931s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1207.4M
[03/14 19:26:35    931s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1207.4M
[03/14 19:26:35    931s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:26:35    931s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:26:35    931s] SiteArray: use 391,920 bytes
[03/14 19:26:35    931s] SiteArray: current memory after site array memory allocation 1207.4M
[03/14 19:26:35    931s] SiteArray: FP blocked sites are writable
[03/14 19:26:35    931s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:26:35    931s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1207.4M
[03/14 19:26:35    931s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.056, MEM:1207.4M
[03/14 19:26:35    931s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.094, MEM:1207.4M
[03/14 19:26:35    931s] OPERPROF:     Starting CMU at level 3, MEM:1207.4M
[03/14 19:26:35    931s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1207.4M
[03/14 19:26:35    931s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.108, MEM:1207.4M
[03/14 19:26:35    931s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1207.4MB).
[03/14 19:26:35    931s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.144, MEM:1207.4M
[03/14 19:26:35    931s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:32 mem=1207.4M
[03/14 19:26:35    931s] 
[03/14 19:26:35    931s] Creating Lib Analyzer ...
[03/14 19:26:35    931s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:26:35    931s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:26:35    931s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:26:35    931s] 
[03/14 19:26:36    932s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:32 mem=1207.4M
[03/14 19:26:36    932s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:32 mem=1207.4M
[03/14 19:26:36    932s] Creating Lib Analyzer, finished. 
[03/14 19:26:36    932s] 
[03/14 19:26:36    932s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[03/14 19:26:36    932s] ### Creating LA Mngr. totSessionCpu=0:15:32 mem=1207.4M
[03/14 19:26:36    932s] ### Creating LA Mngr, finished. totSessionCpu=0:15:32 mem=1207.4M
[03/14 19:26:41    936s] *info: 1 clock net excluded
[03/14 19:26:41    936s] *info: 2 special nets excluded.
[03/14 19:26:41    937s] *info: 173 no-driver nets excluded.
[03/14 19:26:42    938s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25911.2
[03/14 19:26:42    938s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[03/14 19:26:42    938s] ** GigaOpt Optimizer WNS Slack -0.258 TNS Slack -240.280 Density 74.97
[03/14 19:26:42    938s] Optimizer WNS Pass 0
[03/14 19:26:42    938s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1226.4M
[03/14 19:26:42    938s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1226.4M
[03/14 19:26:42    938s] Active Path Group: reg2reg  
[03/14 19:26:43    938s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:26:43    938s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 19:26:43    938s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:26:43    938s] |  -0.258|   -0.258|-240.280| -240.280|    74.97%|   0:00:01.0| 1242.5M|default_emulate_view|  reg2reg| reg_next_pc_reg[30]/D                       |
[03/14 19:27:48   1003s] |  -0.235|   -0.235|-272.930| -272.930|    75.59%|   0:01:05.0| 1254.1M|default_emulate_view|  reg2reg| reg_next_pc_reg[18]/D                       |
[03/14 19:27:54   1009s] |  -0.235|   -0.235|-264.968| -264.968|    75.62%|   0:00:06.0| 1254.1M|default_emulate_view|  reg2reg| reg_next_pc_reg[18]/D                       |
[03/14 19:27:55   1010s] |  -0.235|   -0.235|-264.944| -264.944|    75.65%|   0:00:01.0| 1254.1M|default_emulate_view|  reg2reg| reg_next_pc_reg[18]/D                       |
[03/14 19:28:04   1019s] |  -0.236|   -0.236|-265.705| -265.705|    75.80%|   0:00:09.0| 1254.1M|default_emulate_view|  reg2reg| reg_next_pc_reg[18]/D                       |
[03/14 19:28:04   1019s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:28:04   1019s] 
[03/14 19:28:04   1019s] *** Finish Core Optimize Step (cpu=0:01:21 real=0:01:22 mem=1254.1M) ***
[03/14 19:28:04   1019s] 
[03/14 19:28:04   1019s] *** Finished Optimize Step Cumulative (cpu=0:01:21 real=0:01:22 mem=1254.1M) ***
[03/14 19:28:04   1019s] ** GigaOpt Optimizer WNS Slack -0.236 TNS Slack -265.705 Density 75.80
[03/14 19:28:04   1019s] Placement Snapshot: Density distribution:
[03/14 19:28:04   1019s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:28:04   1019s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:28:04   1019s] [0.90 - 0.95]: 0 (0.00%)
[03/14 19:28:04   1019s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:28:04   1019s] [0.80 - 0.85]: 1 (0.69%)
[03/14 19:28:04   1019s] [0.75 - 0.80]: 0 (0.00%)
[03/14 19:28:04   1019s] [0.70 - 0.75]: 1 (0.69%)
[03/14 19:28:04   1019s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:28:04   1019s] [0.60 - 0.65]: 1 (0.69%)
[03/14 19:28:04   1019s] [0.55 - 0.60]: 0 (0.00%)
[03/14 19:28:04   1019s] [0.50 - 0.55]: 2 (1.39%)
[03/14 19:28:04   1019s] [0.45 - 0.50]: 1 (0.69%)
[03/14 19:28:04   1019s] [0.40 - 0.45]: 5 (3.47%)
[03/14 19:28:04   1019s] [0.35 - 0.40]: 11 (7.64%)
[03/14 19:28:04   1019s] [0.30 - 0.35]: 37 (25.69%)
[03/14 19:28:04   1019s] [0.25 - 0.30]: 49 (34.03%)
[03/14 19:28:04   1019s] [0.20 - 0.25]: 30 (20.83%)
[03/14 19:28:04   1019s] [0.15 - 0.20]: 4 (2.78%)
[03/14 19:28:04   1019s] [0.10 - 0.15]: 1 (0.69%)
[03/14 19:28:04   1019s] [0.05 - 0.10]: 1 (0.69%)
[03/14 19:28:04   1019s] [0.00 - 0.05]: 0 (0.00%)
[03/14 19:28:04   1019s] Begin: Area Reclaim Optimization
[03/14 19:28:04   1019s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:59.4/0:25:30.6 (0.7), mem = 1254.1M
[03/14 19:28:05   1019s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1254.1M
[03/14 19:28:05   1019s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1254.1M
[03/14 19:28:05   1019s] Reclaim Optimization WNS Slack -0.236  TNS Slack -265.705 Density 75.80
[03/14 19:28:05   1019s] +----------+---------+--------+--------+------------+--------+
[03/14 19:28:05   1019s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 19:28:05   1019s] +----------+---------+--------+--------+------------+--------+
[03/14 19:28:05   1019s] |    75.80%|        -|  -0.236|-265.705|   0:00:00.0| 1254.1M|
[03/14 19:28:05   1019s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 19:28:08   1023s] |    75.76%|       11|  -0.236|-250.270|   0:00:03.0| 1254.1M|
[03/14 19:28:10   1024s] |    75.47%|      153|  -0.233|-249.636|   0:00:02.0| 1254.1M|
[03/14 19:28:10   1024s] |    75.47%|        0|  -0.233|-249.636|   0:00:00.0| 1254.1M|
[03/14 19:28:10   1024s] +----------+---------+--------+--------+------------+--------+
[03/14 19:28:10   1024s] Reclaim Optimization End WNS Slack -0.233  TNS Slack -249.636 Density 75.47
[03/14 19:28:10   1024s] 
[03/14 19:28:10   1024s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 5 Resize = 129 **
[03/14 19:28:10   1024s] --------------------------------------------------------------
[03/14 19:28:10   1024s] |                                   | Total     | Sequential |
[03/14 19:28:10   1024s] --------------------------------------------------------------
[03/14 19:28:10   1024s] | Num insts resized                 |     129  |       0    |
[03/14 19:28:10   1024s] | Num insts undone                  |      24  |       0    |
[03/14 19:28:10   1024s] | Num insts Downsized               |     129  |       0    |
[03/14 19:28:10   1024s] | Num insts Samesized               |       0  |       0    |
[03/14 19:28:10   1024s] | Num insts Upsized                 |       0  |       0    |
[03/14 19:28:10   1024s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 19:28:10   1024s] --------------------------------------------------------------
[03/14 19:28:10   1024s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:28:10   1024s] Layer 4 has 190 constrained nets 
[03/14 19:28:10   1024s] Layer 7 has 25 constrained nets 
[03/14 19:28:10   1024s] Layer 9 has 8 constrained nets 
[03/14 19:28:10   1024s] **** End NDR-Layer Usage Statistics ****
[03/14 19:28:10   1024s] End: Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:06.0) **
[03/14 19:28:10   1024s] *** AreaOpt [finish] : cpu/real = 0:00:05.4/0:00:05.5 (1.0), totSession cpu/real = 0:17:04.8/0:25:36.1 (0.7), mem = 1254.1M
[03/14 19:28:10   1024s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1235.01M, totSessionCpu=0:17:05).
[03/14 19:28:10   1024s] Placement Snapshot: Density distribution:
[03/14 19:28:10   1024s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:28:10   1024s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:28:10   1024s] [0.90 - 0.95]: 0 (0.00%)
[03/14 19:28:10   1024s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:28:10   1024s] [0.80 - 0.85]: 1 (0.69%)
[03/14 19:28:10   1024s] [0.75 - 0.80]: 0 (0.00%)
[03/14 19:28:10   1024s] [0.70 - 0.75]: 1 (0.69%)
[03/14 19:28:10   1024s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:28:10   1024s] [0.60 - 0.65]: 1 (0.69%)
[03/14 19:28:10   1024s] [0.55 - 0.60]: 0 (0.00%)
[03/14 19:28:10   1024s] [0.50 - 0.55]: 2 (1.39%)
[03/14 19:28:10   1024s] [0.45 - 0.50]: 1 (0.69%)
[03/14 19:28:10   1024s] [0.40 - 0.45]: 5 (3.47%)
[03/14 19:28:10   1024s] [0.35 - 0.40]: 11 (7.64%)
[03/14 19:28:10   1024s] [0.30 - 0.35]: 41 (28.47%)
[03/14 19:28:10   1024s] [0.25 - 0.30]: 48 (33.33%)
[03/14 19:28:10   1024s] [0.20 - 0.25]: 28 (19.44%)
[03/14 19:28:10   1024s] [0.15 - 0.20]: 3 (2.08%)
[03/14 19:28:10   1024s] [0.10 - 0.15]: 2 (1.39%)
[03/14 19:28:10   1024s] [0.05 - 0.10]: 0 (0.00%)
[03/14 19:28:10   1024s] [0.00 - 0.05]: 0 (0.00%)
[03/14 19:28:10   1024s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.2
[03/14 19:28:10   1025s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:       Starting CMU at level 4, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.043, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.074, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.075, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF: Starting RefinePlace at level 1, MEM:1235.0M
[03/14 19:28:10   1025s] *** Starting place_detail (0:17:05 mem=1235.0M) ***
[03/14 19:28:10   1025s] Total net bbox length = 1.269e+05 (5.454e+04 7.236e+04) (ext = 5.485e+03)
[03/14 19:28:10   1025s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:28:10   1025s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:28:10   1025s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:28:10   1025s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:1235.0M
[03/14 19:28:10   1025s] default core: bins with density > 0.750 = 55.56 % ( 80 / 144 )
[03/14 19:28:10   1025s] Density distribution unevenness ratio = 3.506%
[03/14 19:28:10   1025s] RPlace IncrNP Skipped
[03/14 19:28:10   1025s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1235.0MB) @(0:17:05 - 0:17:05).
[03/14 19:28:10   1025s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.018, MEM:1235.0M
[03/14 19:28:10   1025s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:28:10   1025s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1235.0MB
[03/14 19:28:10   1025s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:1235.0M
[03/14 19:28:10   1025s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1235.0M
[03/14 19:28:10   1025s] Starting refinePlace ...
[03/14 19:28:10   1025s] ** Cut row section cpu time 0:00:00.0.
[03/14 19:28:10   1025s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 19:28:11   1025s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1235.0MB) @(0:17:05 - 0:17:06).
[03/14 19:28:11   1025s] Move report: preRPlace moves 1257 insts, mean move: 0.59 um, max move: 3.11 um
[03/14 19:28:11   1025s] 	Max move on inst (FE_OCPC1151_n_13014): (74.67, 33.46) --> (76.38, 32.06)
[03/14 19:28:11   1025s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[03/14 19:28:11   1025s] Move report: Detail placement moves 1257 insts, mean move: 0.59 um, max move: 3.11 um
[03/14 19:28:11   1025s] 	Max move on inst (FE_OCPC1151_n_13014): (74.67, 33.46) --> (76.38, 32.06)
[03/14 19:28:11   1025s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1235.0MB
[03/14 19:28:11   1025s] Statistics of distance of Instance movement in refine placement:
[03/14 19:28:11   1025s]   maximum (X+Y) =         3.11 um
[03/14 19:28:11   1025s]   inst (FE_OCPC1151_n_13014) with max move: (74.67, 33.46) -> (76.38, 32.06)
[03/14 19:28:11   1025s]   mean    (X+Y) =         0.59 um
[03/14 19:28:11   1025s] Total instances moved : 1257
[03/14 19:28:11   1025s] Summary Report:
[03/14 19:28:11   1025s] Instances move: 1257 (out of 12632 movable)
[03/14 19:28:11   1025s] Instances flipped: 0
[03/14 19:28:11   1025s] Mean displacement: 0.59 um
[03/14 19:28:11   1025s] Max displacement: 3.11 um (Instance: FE_OCPC1151_n_13014) (74.67, 33.46) -> (76.38, 32.06)
[03/14 19:28:11   1025s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[03/14 19:28:11   1025s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.270, REAL:0.281, MEM:1235.0M
[03/14 19:28:11   1025s] Total net bbox length = 1.273e+05 (5.479e+04 7.252e+04) (ext = 5.479e+03)
[03/14 19:28:11   1025s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1235.0MB
[03/14 19:28:11   1025s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1235.0MB) @(0:17:05 - 0:17:06).
[03/14 19:28:11   1025s] *** Finished place_detail (0:17:06 mem=1235.0M) ***
[03/14 19:28:11   1025s] OPERPROF: Finished RefinePlace at level 1, CPU:0.370, REAL:0.381, MEM:1235.0M
[03/14 19:28:11   1025s] *** maximum move = 3.11 um ***
[03/14 19:28:11   1025s] *** Finished re-routing un-routed nets (1235.0M) ***
[03/14 19:28:11   1025s] OPERPROF: Starting DPlace-Init at level 1, MEM:1235.0M
[03/14 19:28:11   1025s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1235.0M
[03/14 19:28:11   1025s] OPERPROF:     Starting CMU at level 3, MEM:1235.0M
[03/14 19:28:11   1025s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:28:11   1025s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1235.0M
[03/14 19:28:11   1025s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:1235.0M
[03/14 19:28:11   1025s] 
[03/14 19:28:11   1025s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1235.0M) ***
[03/14 19:28:11   1025s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.2
[03/14 19:28:11   1026s] ** GigaOpt Optimizer WNS Slack -0.233 TNS Slack -249.636 Density 75.91
[03/14 19:28:11   1026s] Optimizer WNS Pass 1
[03/14 19:28:11   1026s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1235.0M
[03/14 19:28:11   1026s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1235.0M
[03/14 19:28:11   1026s] Active Path Group: reg2reg  
[03/14 19:28:11   1026s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:28:11   1026s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 19:28:11   1026s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:28:11   1026s] |  -0.233|   -0.233|-249.636| -249.636|    75.91%|   0:00:00.0| 1235.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[18]/D                       |
[03/14 19:30:01   1134s] |  -0.229|   -0.229|-250.723| -250.723|    76.62%|   0:01:50.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:30:02   1135s] |  -0.230|   -0.230|-250.726| -250.726|    76.66%|   0:00:01.0| 1235.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:30:02   1135s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:30:02   1135s] 
[03/14 19:30:02   1135s] *** Finish Core Optimize Step (cpu=0:01:49 real=0:01:51 mem=1235.0M) ***
[03/14 19:30:02   1135s] 
[03/14 19:30:02   1135s] *** Finished Optimize Step Cumulative (cpu=0:01:49 real=0:01:51 mem=1235.0M) ***
[03/14 19:30:02   1135s] ** GigaOpt Optimizer WNS Slack -0.230 TNS Slack -250.726 Density 76.66
[03/14 19:30:02   1135s] Placement Snapshot: Density distribution:
[03/14 19:30:02   1135s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:30:02   1135s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:30:02   1135s] [0.90 - 0.95]: 0 (0.00%)
[03/14 19:30:02   1135s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:30:02   1135s] [0.80 - 0.85]: 1 (0.69%)
[03/14 19:30:02   1135s] [0.75 - 0.80]: 0 (0.00%)
[03/14 19:30:02   1135s] [0.70 - 0.75]: 1 (0.69%)
[03/14 19:30:02   1135s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:30:02   1135s] [0.60 - 0.65]: 1 (0.69%)
[03/14 19:30:02   1135s] [0.55 - 0.60]: 0 (0.00%)
[03/14 19:30:02   1135s] [0.50 - 0.55]: 2 (1.39%)
[03/14 19:30:02   1135s] [0.45 - 0.50]: 1 (0.69%)
[03/14 19:30:02   1135s] [0.40 - 0.45]: 3 (2.08%)
[03/14 19:30:02   1135s] [0.35 - 0.40]: 10 (6.94%)
[03/14 19:30:02   1135s] [0.30 - 0.35]: 35 (24.31%)
[03/14 19:30:02   1135s] [0.25 - 0.30]: 50 (34.72%)
[03/14 19:30:02   1135s] [0.20 - 0.25]: 30 (20.83%)
[03/14 19:30:02   1135s] [0.15 - 0.20]: 3 (2.08%)
[03/14 19:30:02   1135s] [0.10 - 0.15]: 5 (3.47%)
[03/14 19:30:02   1135s] [0.05 - 0.10]: 2 (1.39%)
[03/14 19:30:02   1135s] [0.00 - 0.05]: 0 (0.00%)
[03/14 19:30:02   1135s] Begin: Area Reclaim Optimization
[03/14 19:30:02   1135s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:55.4/0:27:28.3 (0.7), mem = 1235.0M
[03/14 19:30:02   1135s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1235.0M
[03/14 19:30:02   1135s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1235.0M
[03/14 19:30:03   1135s] Reclaim Optimization WNS Slack -0.230  TNS Slack -250.726 Density 76.66
[03/14 19:30:03   1135s] +----------+---------+--------+--------+------------+--------+
[03/14 19:30:03   1135s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 19:30:03   1135s] +----------+---------+--------+--------+------------+--------+
[03/14 19:30:03   1135s] |    76.66%|        -|  -0.230|-250.726|   0:00:00.0| 1235.0M|
[03/14 19:30:03   1135s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 19:30:06   1139s] |    76.64%|        6|  -0.229|-250.725|   0:00:03.0| 1235.0M|
[03/14 19:30:08   1141s] |    76.38%|      149|  -0.227|-250.240|   0:00:02.0| 1235.0M|
[03/14 19:30:08   1141s] |    76.38%|        0|  -0.227|-250.240|   0:00:00.0| 1235.0M|
[03/14 19:30:08   1141s] 
[03/14 19:30:08   1141s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 4 Resize = 114 **
[03/14 19:30:08   1141s] +----------+---------+--------+--------+------------+--------+
[03/14 19:30:08   1141s] Reclaim Optimization End WNS Slack -0.227  TNS Slack -250.240 Density 76.38
[03/14 19:30:08   1141s] --------------------------------------------------------------
[03/14 19:30:08   1141s] |                                   | Total     | Sequential |
[03/14 19:30:08   1141s] --------------------------------------------------------------
[03/14 19:30:08   1141s] | Num insts resized                 |     114  |       1    |
[03/14 19:30:08   1141s] | Num insts undone                  |      35  |       0    |
[03/14 19:30:08   1141s] | Num insts Downsized               |     114  |       1    |
[03/14 19:30:08   1141s] | Num insts Samesized               |       0  |       0    |
[03/14 19:30:08   1141s] | Num insts Upsized                 |       0  |       0    |
[03/14 19:30:08   1141s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 19:30:08   1141s] --------------------------------------------------------------
[03/14 19:30:08   1141s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:30:08   1141s] Layer 4 has 192 constrained nets 
[03/14 19:30:08   1141s] Layer 7 has 25 constrained nets 
[03/14 19:30:08   1141s] Layer 9 has 9 constrained nets 
[03/14 19:30:08   1141s] **** End NDR-Layer Usage Statistics ****
[03/14 19:30:08   1141s] End: Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
[03/14 19:30:08   1141s] *** AreaOpt [finish] : cpu/real = 0:00:06.0/0:00:06.1 (1.0), totSession cpu/real = 0:19:01.4/0:27:34.3 (0.7), mem = 1235.0M
[03/14 19:30:08   1141s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1235.01M, totSessionCpu=0:19:01).
[03/14 19:30:08   1141s] Placement Snapshot: Density distribution:
[03/14 19:30:08   1141s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:30:08   1141s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:30:08   1141s] [0.90 - 0.95]: 0 (0.00%)
[03/14 19:30:08   1141s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:30:08   1141s] [0.80 - 0.85]: 1 (0.69%)
[03/14 19:30:08   1141s] [0.75 - 0.80]: 0 (0.00%)
[03/14 19:30:08   1141s] [0.70 - 0.75]: 1 (0.69%)
[03/14 19:30:08   1141s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:30:08   1141s] [0.60 - 0.65]: 1 (0.69%)
[03/14 19:30:08   1141s] [0.55 - 0.60]: 0 (0.00%)
[03/14 19:30:08   1141s] [0.50 - 0.55]: 2 (1.39%)
[03/14 19:30:08   1141s] [0.45 - 0.50]: 1 (0.69%)
[03/14 19:30:08   1141s] [0.40 - 0.45]: 4 (2.78%)
[03/14 19:30:08   1141s] [0.35 - 0.40]: 10 (6.94%)
[03/14 19:30:08   1141s] [0.30 - 0.35]: 36 (25.00%)
[03/14 19:30:08   1141s] [0.25 - 0.30]: 51 (35.42%)
[03/14 19:30:08   1141s] [0.20 - 0.25]: 27 (18.75%)
[03/14 19:30:08   1141s] [0.15 - 0.20]: 5 (3.47%)
[03/14 19:30:08   1141s] [0.10 - 0.15]: 3 (2.08%)
[03/14 19:30:08   1141s] [0.05 - 0.10]: 2 (1.39%)
[03/14 19:30:08   1141s] [0.00 - 0.05]: 0 (0.00%)
[03/14 19:30:08   1141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.3
[03/14 19:30:08   1141s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF:       Starting CMU at level 4, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.044, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.076, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF: Starting RefinePlace at level 1, MEM:1235.0M
[03/14 19:30:08   1141s] *** Starting place_detail (0:19:02 mem=1235.0M) ***
[03/14 19:30:08   1141s] Total net bbox length = 1.280e+05 (5.514e+04 7.286e+04) (ext = 5.482e+03)
[03/14 19:30:08   1141s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:30:08   1141s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:30:08   1141s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:30:08   1141s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1235.0M
[03/14 19:30:08   1141s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.012, MEM:1235.0M
[03/14 19:30:09   1141s] default core: bins with density > 0.750 = 61.11 % ( 88 / 144 )
[03/14 19:30:09   1141s] Density distribution unevenness ratio = 3.517%
[03/14 19:30:09   1141s] RPlace IncrNP Skipped
[03/14 19:30:09   1141s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1235.0MB) @(0:19:02 - 0:19:02).
[03/14 19:30:09   1141s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.018, MEM:1235.0M
[03/14 19:30:09   1141s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:30:09   1141s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1235.0MB
[03/14 19:30:09   1141s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1235.0M
[03/14 19:30:09   1141s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:30:09   1141s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1235.0M
[03/14 19:30:09   1141s] Starting refinePlace ...
[03/14 19:30:09   1141s] ** Cut row section cpu time 0:00:00.0.
[03/14 19:30:09   1141s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 19:30:09   1142s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1235.0MB) @(0:19:02 - 0:19:02).
[03/14 19:30:09   1142s] Move report: preRPlace moves 1139 insts, mean move: 0.48 um, max move: 3.11 um
[03/14 19:30:09   1142s] 	Max move on inst (FE_OCPC1056_FE_DBTN21_n_10129): (52.25, 29.26) --> (53.96, 30.66)
[03/14 19:30:09   1142s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X4
[03/14 19:30:09   1142s] Move report: Detail placement moves 1139 insts, mean move: 0.48 um, max move: 3.11 um
[03/14 19:30:09   1142s] 	Max move on inst (FE_OCPC1056_FE_DBTN21_n_10129): (52.25, 29.26) --> (53.96, 30.66)
[03/14 19:30:09   1142s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1235.0MB
[03/14 19:30:09   1142s] Statistics of distance of Instance movement in refine placement:
[03/14 19:30:09   1142s]   maximum (X+Y) =         3.11 um
[03/14 19:30:09   1142s]   inst (FE_OCPC1056_FE_DBTN21_n_10129) with max move: (52.25, 29.26) -> (53.96, 30.66)
[03/14 19:30:09   1142s]   mean    (X+Y) =         0.48 um
[03/14 19:30:09   1142s] Total instances moved : 1139
[03/14 19:30:09   1142s] Summary Report:
[03/14 19:30:09   1142s] Instances move: 1139 (out of 12687 movable)
[03/14 19:30:09   1142s] Instances flipped: 0
[03/14 19:30:09   1142s] Mean displacement: 0.48 um
[03/14 19:30:09   1142s] Max displacement: 3.11 um (Instance: FE_OCPC1056_FE_DBTN21_n_10129) (52.25, 29.26) -> (53.96, 30.66)
[03/14 19:30:09   1142s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X4
[03/14 19:30:09   1142s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.280, REAL:0.282, MEM:1235.0M
[03/14 19:30:09   1142s] Total net bbox length = 1.283e+05 (5.534e+04 7.294e+04) (ext = 5.483e+03)
[03/14 19:30:09   1142s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1235.0MB
[03/14 19:30:09   1142s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1235.0MB) @(0:19:02 - 0:19:02).
[03/14 19:30:09   1142s] *** Finished place_detail (0:19:02 mem=1235.0M) ***
[03/14 19:30:09   1142s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.385, MEM:1235.0M
[03/14 19:30:09   1142s] *** maximum move = 3.11 um ***
[03/14 19:30:09   1142s] *** Finished re-routing un-routed nets (1235.0M) ***
[03/14 19:30:09   1142s] OPERPROF: Starting DPlace-Init at level 1, MEM:1235.0M
[03/14 19:30:09   1142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1235.0M
[03/14 19:30:09   1142s] OPERPROF:     Starting CMU at level 3, MEM:1235.0M
[03/14 19:30:09   1142s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:30:09   1142s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1235.0M
[03/14 19:30:09   1142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:1235.0M
[03/14 19:30:09   1142s] 
[03/14 19:30:09   1142s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1235.0M) ***
[03/14 19:30:09   1142s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.3
[03/14 19:30:09   1142s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -250.240 Density 76.44
[03/14 19:30:09   1142s] Optimizer WNS Pass 2
[03/14 19:30:09   1142s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1235.0M
[03/14 19:30:09   1142s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1235.0M
[03/14 19:30:09   1142s] Active Path Group: reg2reg  
[03/14 19:30:10   1142s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:30:10   1142s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 19:30:10   1142s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:30:10   1142s] |  -0.227|   -0.227|-250.240| -250.240|    76.44%|   0:00:00.0| 1235.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[28]/D                       |
[03/14 19:31:17   1209s] Starting generalSmallTnsOpt
[03/14 19:31:19   1211s] Ending generalSmallTnsOpt End
[03/14 19:31:19   1211s] Analyzing useful skew in preCTS mode ...
[03/14 19:31:19   1211s] The view delay ratios are: (default_emulate_view 1)
[03/14 19:31:19   1211s] skewClock is  advancing: -60.2ps, decoded_imm_j_reg[17]/CK
[03/14 19:31:19   1211s] skewClock is  advancing: -113.7ps, latched_stalu_reg/CK
[03/14 19:31:19   1211s] skewClock is  advancing: -10ps, reg_op2_reg[11]/CK
[03/14 19:31:19   1211s] skewClock is  advancing: -60.7ps, decoded_imm_j_reg[18]/CK
[03/14 19:31:19   1211s] Finish useful skew analysis
[03/14 19:31:27   1219s] |  -0.226|   -0.226|-249.107| -249.107|    76.67%|   0:01:17.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[28]/D                       |
[03/14 19:31:36   1228s] |  -0.226|   -0.226|-249.107| -249.107|    76.68%|   0:00:09.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:31:37   1229s] |  -0.226|   -0.226|-249.114| -249.114|    76.70%|   0:00:01.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:31:38   1230s] |  -0.226|   -0.226|-249.108| -249.108|    76.71%|   0:00:01.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:31:38   1230s] |  -0.226|   -0.226|-249.106| -249.106|    76.72%|   0:00:00.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:31:53   1244s] Starting generalSmallTnsOpt
[03/14 19:31:54   1246s] Ending generalSmallTnsOpt End
[03/14 19:31:55   1246s] Analyzing useful skew in preCTS mode ...
[03/14 19:31:55   1246s] skewClock is  advancing: -60.6ps, decoded_imm_j_reg[1]/CK
[03/14 19:31:55   1246s] skewClock is  advancing: -60.3ps, decoded_imm_j_reg[16]/CK
[03/14 19:31:55   1246s] skewClock is  advancing: -56.8ps, decoded_imm_j_reg[15]/CK
[03/14 19:31:55   1246s] skewClock is  advancing: -59.6ps, decoded_imm_j_reg[19]/CK
[03/14 19:31:55   1246s] skewClock is  advancing: -59.6ps, decoded_imm_j_reg[3]/CK
[03/14 19:31:55   1246s] skewClock is  advancing: -59.1ps, decoded_imm_j_reg[4]/CK
[03/14 19:31:55   1246s] skewClock is  advancing: -11.5ps, reg_op1_reg[8]/CK
[03/14 19:31:55   1246s] skewClock is  advancing: -18.7ps, reg_op1_reg[15]/CK
[03/14 19:31:55   1246s] skewClock is  advancing: -23.5ps, reg_op1_reg[5]/CK
[03/14 19:31:55   1246s] skewClock is  advancing: -19.4ps, reg_op1_reg[6]/CK
[03/14 19:31:55   1246s] Finish useful skew analysis
[03/14 19:31:55   1246s] |  -0.227|   -0.227|-249.111| -249.111|    76.91%|   0:00:17.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:32:01   1252s] |  -0.227|   -0.227|-249.133| -249.133|    76.97%|   0:00:06.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:32:01   1252s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:32:01   1252s] 
[03/14 19:32:01   1252s] *** Finish Core Optimize Step (cpu=0:01:50 real=0:01:51 mem=1273.2M) ***
[03/14 19:32:01   1252s] 
[03/14 19:32:01   1252s] *** Finished Optimize Step Cumulative (cpu=0:01:50 real=0:01:52 mem=1273.2M) ***
[03/14 19:32:01   1252s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -249.133 Density 76.97
[03/14 19:32:01   1252s] Placement Snapshot: Density distribution:
[03/14 19:32:01   1252s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:32:01   1252s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:32:01   1252s] [0.90 - 0.95]: 0 (0.00%)
[03/14 19:32:01   1252s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:32:01   1252s] [0.80 - 0.85]: 1 (0.69%)
[03/14 19:32:01   1252s] [0.75 - 0.80]: 0 (0.00%)
[03/14 19:32:01   1252s] [0.70 - 0.75]: 1 (0.69%)
[03/14 19:32:01   1252s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:32:01   1252s] [0.60 - 0.65]: 1 (0.69%)
[03/14 19:32:01   1252s] [0.55 - 0.60]: 0 (0.00%)
[03/14 19:32:01   1252s] [0.50 - 0.55]: 1 (0.69%)
[03/14 19:32:01   1252s] [0.45 - 0.50]: 2 (1.39%)
[03/14 19:32:01   1252s] [0.40 - 0.45]: 4 (2.78%)
[03/14 19:32:01   1252s] [0.35 - 0.40]: 6 (4.17%)
[03/14 19:32:01   1252s] [0.30 - 0.35]: 34 (23.61%)
[03/14 19:32:01   1252s] [0.25 - 0.30]: 54 (37.50%)
[03/14 19:32:01   1252s] [0.20 - 0.25]: 31 (21.53%)
[03/14 19:32:01   1252s] [0.15 - 0.20]: 2 (1.39%)
[03/14 19:32:01   1252s] [0.10 - 0.15]: 4 (2.78%)
[03/14 19:32:01   1252s] [0.05 - 0.10]: 3 (2.08%)
[03/14 19:32:01   1252s] [0.00 - 0.05]: 0 (0.00%)
[03/14 19:32:01   1252s] Begin: Area Reclaim Optimization
[03/14 19:32:01   1252s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:52.9/0:29:27.6 (0.7), mem = 1273.2M
[03/14 19:32:02   1253s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1273.2M
[03/14 19:32:02   1253s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1273.2M
[03/14 19:32:02   1253s] Reclaim Optimization WNS Slack -0.227  TNS Slack -249.133 Density 76.97
[03/14 19:32:02   1253s] +----------+---------+--------+--------+------------+--------+
[03/14 19:32:02   1253s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 19:32:02   1253s] +----------+---------+--------+--------+------------+--------+
[03/14 19:32:02   1253s] |    76.97%|        -|  -0.227|-249.133|   0:00:00.0| 1273.2M|
[03/14 19:32:02   1253s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 19:32:05   1256s] |    76.91%|       15|  -0.227|-249.061|   0:00:03.0| 1273.2M|
[03/14 19:32:07   1258s] |    76.68%|      110|  -0.225|-249.037|   0:00:02.0| 1273.2M|
[03/14 19:32:07   1258s] |    76.68%|        0|  -0.225|-249.037|   0:00:00.0| 1273.2M|
[03/14 19:32:07   1258s] +----------+---------+--------+--------+------------+--------+
[03/14 19:32:07   1258s] Reclaim Optimization End WNS Slack -0.225  TNS Slack -249.037 Density 76.68
[03/14 19:32:07   1258s] 
[03/14 19:32:07   1258s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 11 Resize = 76 **
[03/14 19:32:07   1258s] --------------------------------------------------------------
[03/14 19:32:07   1258s] |                                   | Total     | Sequential |
[03/14 19:32:07   1258s] --------------------------------------------------------------
[03/14 19:32:07   1258s] | Num insts resized                 |      76  |       0    |
[03/14 19:32:07   1258s] | Num insts undone                  |      34  |       0    |
[03/14 19:32:07   1258s] | Num insts Downsized               |      76  |       0    |
[03/14 19:32:07   1258s] | Num insts Samesized               |       0  |       0    |
[03/14 19:32:07   1258s] | Num insts Upsized                 |       0  |       0    |
[03/14 19:32:07   1258s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 19:32:07   1258s] --------------------------------------------------------------
[03/14 19:32:07   1258s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:32:07   1258s] Layer 4 has 192 constrained nets 
[03/14 19:32:07   1258s] Layer 7 has 26 constrained nets 
[03/14 19:32:07   1258s] Layer 9 has 8 constrained nets 
[03/14 19:32:07   1258s] **** End NDR-Layer Usage Statistics ****
[03/14 19:32:07   1258s] End: Core Area Reclaim Optimization (cpu = 0:00:05.8) (real = 0:00:06.0) **
[03/14 19:32:07   1258s] *** AreaOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:20:58.7/0:29:33.4 (0.7), mem = 1273.2M
[03/14 19:32:07   1258s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1235.01M, totSessionCpu=0:20:59).
[03/14 19:32:07   1258s] Placement Snapshot: Density distribution:
[03/14 19:32:07   1258s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:32:07   1258s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:32:07   1258s] [0.90 - 0.95]: 0 (0.00%)
[03/14 19:32:07   1258s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:32:07   1258s] [0.80 - 0.85]: 1 (0.69%)
[03/14 19:32:07   1258s] [0.75 - 0.80]: 0 (0.00%)
[03/14 19:32:07   1258s] [0.70 - 0.75]: 1 (0.69%)
[03/14 19:32:07   1258s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:32:07   1258s] [0.60 - 0.65]: 1 (0.69%)
[03/14 19:32:07   1258s] [0.55 - 0.60]: 0 (0.00%)
[03/14 19:32:07   1258s] [0.50 - 0.55]: 1 (0.69%)
[03/14 19:32:07   1258s] [0.45 - 0.50]: 2 (1.39%)
[03/14 19:32:07   1258s] [0.40 - 0.45]: 4 (2.78%)
[03/14 19:32:07   1258s] [0.35 - 0.40]: 6 (4.17%)
[03/14 19:32:07   1258s] [0.30 - 0.35]: 37 (25.69%)
[03/14 19:32:07   1258s] [0.25 - 0.30]: 55 (38.19%)
[03/14 19:32:07   1258s] [0.20 - 0.25]: 27 (18.75%)
[03/14 19:32:07   1258s] [0.15 - 0.20]: 4 (2.78%)
[03/14 19:32:07   1258s] [0.10 - 0.15]: 2 (1.39%)
[03/14 19:32:07   1258s] [0.05 - 0.10]: 3 (2.08%)
[03/14 19:32:07   1258s] [0.00 - 0.05]: 0 (0.00%)
[03/14 19:32:07   1258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.4
[03/14 19:32:07   1258s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1235.0M
[03/14 19:32:07   1258s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1235.0M
[03/14 19:32:07   1258s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1235.0M
[03/14 19:32:07   1259s] OPERPROF:       Starting CMU at level 4, MEM:1235.0M
[03/14 19:32:07   1259s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:32:07   1259s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.044, MEM:1235.0M
[03/14 19:32:08   1259s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.075, MEM:1235.0M
[03/14 19:32:08   1259s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.076, MEM:1235.0M
[03/14 19:32:08   1259s] OPERPROF: Starting RefinePlace at level 1, MEM:1235.0M
[03/14 19:32:08   1259s] *** Starting place_detail (0:20:59 mem=1235.0M) ***
[03/14 19:32:08   1259s] Total net bbox length = 1.287e+05 (5.561e+04 7.305e+04) (ext = 5.515e+03)
[03/14 19:32:08   1259s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:32:08   1259s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1235.0M
[03/14 19:32:08   1259s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:1235.0M
[03/14 19:32:08   1259s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:32:08   1259s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1235.0M
[03/14 19:32:08   1259s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1235.0M
[03/14 19:32:08   1259s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:1235.0M
[03/14 19:32:08   1259s] default core: bins with density > 0.750 = 62.50 % ( 90 / 144 )
[03/14 19:32:08   1259s] Density distribution unevenness ratio = 3.445%
[03/14 19:32:08   1259s] RPlace IncrNP Skipped
[03/14 19:32:08   1259s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1235.0MB) @(0:20:59 - 0:20:59).
[03/14 19:32:08   1259s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.018, MEM:1235.0M
[03/14 19:32:08   1259s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:32:08   1259s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1235.0MB
[03/14 19:32:08   1259s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1235.0M
[03/14 19:32:08   1259s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:32:08   1259s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1235.0M
[03/14 19:32:08   1259s] Starting refinePlace ...
[03/14 19:32:08   1259s] ** Cut row section cpu time 0:00:00.0.
[03/14 19:32:08   1259s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 19:32:08   1259s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1235.0MB) @(0:20:59 - 0:20:59).
[03/14 19:32:08   1259s] Move report: preRPlace moves 975 insts, mean move: 0.41 um, max move: 2.92 um
[03/14 19:32:08   1259s] 	Max move on inst (FE_RC_958_0): (67.07, 58.66) --> (65.55, 57.26)
[03/14 19:32:08   1259s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[03/14 19:32:08   1259s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 19:32:08   1259s] 
[03/14 19:32:08   1259s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 19:32:08   1259s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:32:08   1259s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1235.0MB) @(0:20:59 - 0:21:00).
[03/14 19:32:08   1259s] Move report: Detail placement moves 975 insts, mean move: 0.41 um, max move: 2.92 um
[03/14 19:32:08   1259s] 	Max move on inst (FE_RC_958_0): (67.07, 58.66) --> (65.55, 57.26)
[03/14 19:32:08   1259s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1235.0MB
[03/14 19:32:08   1259s] Statistics of distance of Instance movement in refine placement:
[03/14 19:32:08   1259s]   maximum (X+Y) =         2.92 um
[03/14 19:32:08   1259s]   inst (FE_RC_958_0) with max move: (67.07, 58.66) -> (65.55, 57.26)
[03/14 19:32:08   1259s]   mean    (X+Y) =         0.41 um
[03/14 19:32:08   1259s] Total instances flipped for legalization: 110
[03/14 19:32:08   1259s] Summary Report:
[03/14 19:32:08   1259s] Instances move: 975 (out of 12707 movable)
[03/14 19:32:08   1259s] Instances flipped: 110
[03/14 19:32:08   1259s] Mean displacement: 0.41 um
[03/14 19:32:08   1259s] Max displacement: 2.92 um (Instance: FE_RC_958_0) (67.07, 58.66) -> (65.55, 57.26)
[03/14 19:32:08   1259s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[03/14 19:32:08   1259s] Total instances moved : 975
[03/14 19:32:08   1259s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.870, REAL:0.884, MEM:1235.0M
[03/14 19:32:08   1259s] Total net bbox length = 1.289e+05 (5.576e+04 7.311e+04) (ext = 5.517e+03)
[03/14 19:32:08   1259s] Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 1235.0MB
[03/14 19:32:08   1259s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:00.0, mem=1235.0MB) @(0:20:59 - 0:21:00).
[03/14 19:32:08   1259s] *** Finished place_detail (0:21:00 mem=1235.0M) ***
[03/14 19:32:08   1259s] OPERPROF: Finished RefinePlace at level 1, CPU:0.980, REAL:0.991, MEM:1235.0M
[03/14 19:32:09   1260s] *** maximum move = 2.92 um ***
[03/14 19:32:09   1260s] *** Finished re-routing un-routed nets (1235.0M) ***
[03/14 19:32:09   1260s] OPERPROF: Starting DPlace-Init at level 1, MEM:1235.0M
[03/14 19:32:09   1260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1235.0M
[03/14 19:32:09   1260s] OPERPROF:     Starting CMU at level 3, MEM:1235.0M
[03/14 19:32:09   1260s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1235.0M
[03/14 19:32:09   1260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.043, MEM:1235.0M
[03/14 19:32:09   1260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.073, MEM:1235.0M
[03/14 19:32:09   1260s] 
[03/14 19:32:09   1260s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1235.0M) ***
[03/14 19:32:09   1260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.4
[03/14 19:32:09   1260s] ** GigaOpt Optimizer WNS Slack -0.225 TNS Slack -249.037 Density 76.69
[03/14 19:32:09   1260s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:32:09   1260s] Layer 4 has 192 constrained nets 
[03/14 19:32:09   1260s] Layer 7 has 26 constrained nets 
[03/14 19:32:09   1260s] Layer 9 has 8 constrained nets 
[03/14 19:32:09   1260s] **** End NDR-Layer Usage Statistics ****
[03/14 19:32:09   1260s] 
[03/14 19:32:09   1260s] *** Finish pre-CTS Setup Fixing (cpu=0:05:22 real=0:05:27 mem=[03/14 19:32:09   1260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25911.2
1235.0M) ***
[03/14 19:32:09   1260s] 
[03/14 19:32:09   1260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.7
[03/14 19:32:09   1260s] *** SetupOpt [finish] : cpu/real = 0:05:29.3/0:05:34.1 (1.0), totSession cpu/real = 0:21:00.6/0:29:35.4 (0.7), mem = 1199.9M
[03/14 19:32:09   1260s] End: GigaOpt Optimization in WNS mode
[03/14 19:32:09   1260s] *** Timing NOT met, worst failing slack is -0.225
[03/14 19:32:09   1260s] *** Check timing (0:00:00.0)
[03/14 19:32:09   1260s] Deleting Lib Analyzer.
[03/14 19:32:09   1260s] Begin: GigaOpt Optimization in TNS mode
[03/14 19:32:09   1260s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/14 19:32:09   1260s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/14 19:32:09   1260s] Info: 1 clock net  excluded from IPO operation.
[03/14 19:32:09   1260s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.8
[03/14 19:32:09   1260s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:01.0/0:29:35.7 (0.7), mem = 1159.8M
[03/14 19:32:09   1260s] PhyDesignGrid: maxLocalDensity 0.95
[03/14 19:32:09   1260s] ### Creating PhyDesignMc. totSessionCpu=0:21:01 mem=1159.8M
[03/14 19:32:09   1260s] OPERPROF: Starting DPlace-Init at level 1, MEM:1159.8M
[03/14 19:32:10   1260s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:32:10   1261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1159.8M
[03/14 19:32:10   1261s] OPERPROF:     Starting CMU at level 3, MEM:1159.8M
[03/14 19:32:10   1261s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1159.8M
[03/14 19:32:10   1261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1159.8M
[03/14 19:32:10   1261s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1159.8MB).
[03/14 19:32:10   1261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:1159.8M
[03/14 19:32:10   1261s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:01 mem=1159.8M
[03/14 19:32:10   1261s] 
[03/14 19:32:10   1261s] Creating Lib Analyzer ...
[03/14 19:32:10   1261s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:32:10   1261s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:32:10   1261s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:32:10   1261s] 
[03/14 19:32:10   1261s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:02 mem=1161.8M
[03/14 19:32:10   1261s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:02 mem=1161.8M
[03/14 19:32:10   1261s] Creating Lib Analyzer, finished. 
[03/14 19:32:10   1261s] 
[03/14 19:32:10   1261s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[03/14 19:32:10   1261s] ### Creating LA Mngr. totSessionCpu=0:21:02 mem=1161.8M
[03/14 19:32:10   1261s] ### Creating LA Mngr, finished. totSessionCpu=0:21:02 mem=1161.8M
[03/14 19:32:14   1265s] *info: 1 clock net excluded
[03/14 19:32:14   1265s] *info: 2 special nets excluded.
[03/14 19:32:14   1265s] *info: 173 no-driver nets excluded.
[03/14 19:32:15   1266s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25911.3
[03/14 19:32:15   1266s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[03/14 19:32:15   1266s] ** GigaOpt Optimizer WNS Slack -0.225 TNS Slack -249.037 Density 76.69
[03/14 19:32:15   1266s] Optimizer TNS Opt
[03/14 19:32:15   1266s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1180.8M
[03/14 19:32:15   1266s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1180.8M
[03/14 19:32:15   1266s] Active Path Group: reg2reg  
[03/14 19:32:16   1266s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:32:16   1266s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 19:32:16   1266s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:32:16   1266s] |  -0.225|   -0.225|-249.037| -249.037|    76.69%|   0:00:01.0| 1196.9M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:33:07   1318s] |  -0.226|   -0.226|-248.699| -248.699|    76.77%|   0:00:51.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:33:08   1318s] |  -0.226|   -0.226|-248.695| -248.695|    76.78%|   0:00:01.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:33:12   1322s] |  -0.226|   -0.226|-248.458| -248.458|    76.86%|   0:00:04.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:33:12   1322s] |  -0.226|   -0.226|-248.455| -248.455|    76.86%|   0:00:00.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:33:36   1345s] |  -0.227|   -0.227|-246.183| -246.183|    77.02%|   0:00:24.0| 1273.2M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 19:33:36   1346s] |  -0.227|   -0.227|-246.167| -246.167|    77.05%|   0:00:00.0| 1273.2M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 19:33:51   1361s] |  -0.227|   -0.227|-242.639| -242.639|    77.17%|   0:00:15.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[31]/D                       |
[03/14 19:33:52   1362s] |  -0.227|   -0.227|-242.616| -242.616|    77.19%|   0:00:01.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[31]/D                       |
[03/14 19:33:57   1366s] |  -0.227|   -0.227|-242.603| -242.603|    77.24%|   0:00:05.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[31]/D                       |
[03/14 19:34:27   1396s] |  -0.226|   -0.226|-241.783| -241.783|    77.33%|   0:00:30.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[11]/D                       |
[03/14 19:34:28   1397s] |  -0.227|   -0.227|-241.776| -241.776|    77.34%|   0:00:01.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[11]/D                       |
[03/14 19:34:36   1405s] |  -0.228|   -0.228|-241.409| -241.409|    77.51%|   0:00:08.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[11]/D                       |
[03/14 19:34:36   1405s] |  -0.228|   -0.228|-241.408| -241.408|    77.51%|   0:00:00.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[11]/D                       |
[03/14 19:34:39   1408s] |  -0.228|   -0.228|-240.581| -240.581|    77.60%|   0:00:03.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[11]/D                       |
[03/14 19:35:05   1434s] |  -0.228|   -0.228|-239.870| -239.870|    77.81%|   0:00:26.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[14]/D                       |
[03/14 19:35:06   1434s] |  -0.228|   -0.228|-239.856| -239.856|    77.85%|   0:00:01.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[14]/D                       |
[03/14 19:35:13   1441s] |  -0.228|   -0.228|-239.433| -239.433|    78.04%|   0:00:07.0| 1273.2M|default_emulate_view|  reg2reg| reg_next_pc_reg[14]/D                       |
[03/14 19:36:04   1492s] |  -0.228|   -0.228|-238.294| -238.294|    78.35%|   0:00:51.0| 1273.2M|default_emulate_view|  reg2reg| reg_op1_reg[22]/D                           |
[03/14 19:36:44   1531s] |  -0.228|   -0.228|-237.536| -237.536|    78.55%|   0:00:40.0| 1273.2M|default_emulate_view|  reg2reg| reg_op1_reg[17]/D                           |
[03/14 19:36:50   1537s] |  -0.228|   -0.228|-237.471| -237.471|    78.61%|   0:00:06.0| 1273.2M|default_emulate_view|  reg2reg| reg_op1_reg[17]/D                           |
[03/14 19:36:56   1543s] |  -0.228|   -0.228|-237.458| -237.458|    78.68%|   0:00:06.0| 1273.2M|default_emulate_view|  reg2reg| reg_op1_reg[17]/D                           |
[03/14 19:37:28   1574s] |  -0.228|   -0.228|-237.010| -237.010|    78.87%|   0:00:32.0| 1273.2M|default_emulate_view|  reg2reg| reg_op2_reg[23]/D                           |
[03/14 19:37:29   1576s] |  -0.228|   -0.228|-236.949| -236.949|    78.90%|   0:00:01.0| 1273.2M|default_emulate_view|  reg2reg| reg_op2_reg[23]/D                           |
[03/14 19:37:50   1596s] |  -0.228|   -0.228|-236.238| -236.238|    79.08%|   0:00:21.0| 1235.0M|default_emulate_view|  reg2reg| reg_op2_reg[23]/D                           |
[03/14 19:38:55   1660s] |  -0.228|   -0.228|-234.744| -234.744|    79.31%|   0:01:05.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[22][20]/D                       |
[03/14 19:38:58   1663s] |  -0.228|   -0.228|-234.731| -234.731|    79.34%|   0:00:03.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[7][28]/D                        |
[03/14 19:39:22   1687s] |  -0.228|   -0.228|-234.442| -234.442|    79.48%|   0:00:24.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[7][28]/D                        |
[03/14 19:40:13   1738s] |  -0.228|   -0.228|-232.910| -232.910|    79.64%|   0:00:51.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[5][23]/D                        |
[03/14 19:40:18   1742s] |  -0.228|   -0.228|-232.769| -232.769|    79.67%|   0:00:05.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[3][24]/D                        |
[03/14 19:40:34   1758s] |  -0.228|   -0.228|-232.710| -232.710|    79.78%|   0:00:16.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[9][22]/D                        |
[03/14 19:40:35   1759s] |  -0.228|   -0.228|-232.687| -232.687|    79.80%|   0:00:01.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[1][23]/D                        |
[03/14 19:42:32   1874s] |  -0.228|   -0.228|-232.687| -232.687|    79.93%|   0:01:57.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[27][9]/D                        |
[03/14 19:42:34   1877s] |  -0.228|   -0.228|-232.309| -232.309|    79.98%|   0:00:02.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[4][19]/D                        |
[03/14 19:42:49   1892s] |  -0.228|   -0.228|-232.159| -232.159|    80.02%|   0:00:15.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[4][19]/D                        |
[03/14 19:43:15   1917s] |  -0.228|   -0.228|-232.065| -232.065|    80.06%|   0:00:26.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[18][6]/D                        |
[03/14 19:44:15   1977s] |  -0.228|   -0.228|-231.771| -231.771|    80.13%|   0:01:00.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[9][0]/D                         |
[03/14 19:44:16   1977s] |  -0.228|   -0.228|-231.700| -231.700|    80.14%|   0:00:01.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[6][8]/D                         |
[03/14 19:44:45   2006s] |  -0.228|   -0.228|-231.618| -231.618|    80.16%|   0:00:29.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[9][4]/D                         |
[03/14 19:44:46   2007s] |  -0.228|   -0.228|-231.528| -231.528|    80.18%|   0:00:01.0| 1368.6M|default_emulate_view|  reg2reg| cpuregs_reg[6][8]/D                         |
[03/14 19:47:39   2177s] |  -0.228|   -0.228|-232.712| -232.712|    80.51%|   0:02:53.0| 1324.9M|default_emulate_view|  reg2reg| cpuregs_reg[24][12]/D                       |
[03/14 19:47:41   2179s] |  -0.228|   -0.228|-232.692| -232.692|    80.52%|   0:00:02.0| 1324.9M|default_emulate_view|  reg2reg| cpuregs_reg[24][12]/D                       |
[03/14 19:48:04   2201s] |  -0.228|   -0.228|-232.452| -232.452|    80.59%|   0:00:23.0| 1324.9M|default_emulate_view|  reg2reg| cpuregs_reg[1][3]/D                         |
[03/14 19:48:08   2206s] |  -0.228|   -0.228|-232.411| -232.411|    80.64%|   0:00:04.0| 1324.9M|default_emulate_view|  reg2reg| reg_out_reg[5]/D                            |
[03/14 19:48:09   2207s] |  -0.228|   -0.228|-232.396| -232.396|    80.65%|   0:00:01.0| 1324.9M|default_emulate_view|  reg2reg| cpuregs_reg[1][3]/D                         |
[03/14 19:48:15   2212s] |  -0.228|   -0.228|-232.312| -232.312|    80.67%|   0:00:06.0| 1324.9M|default_emulate_view|  reg2reg| cpuregs_reg[1][3]/D                         |
[03/14 19:48:15   2213s] |  -0.228|   -0.228|-232.292| -232.292|    80.68%|   0:00:00.0| 1324.9M|default_emulate_view|  reg2reg| cpuregs_reg[1][3]/D                         |
[03/14 19:48:21   2219s] |  -0.228|   -0.228|-231.981| -231.981|    80.68%|   0:00:06.0| 1324.9M|default_emulate_view|  reg2reg| is_lb_lh_lw_lbu_lhu_reg/D                   |
[03/14 19:48:22   2219s] |  -0.228|   -0.228|-231.974| -231.974|    80.69%|   0:00:01.0| 1324.9M|default_emulate_view|  reg2reg| is_lb_lh_lw_lbu_lhu_reg/D                   |
[03/14 19:48:23   2220s] |  -0.228|   -0.228|-231.971| -231.971|    80.69%|   0:00:01.0| 1324.9M|default_emulate_view|  reg2reg| is_lb_lh_lw_lbu_lhu_reg/D                   |
[03/14 19:48:23   2220s] |  -0.228|   -0.228|-231.957| -231.957|    80.71%|   0:00:00.0| 1324.9M|default_emulate_view|  reg2reg| is_lb_lh_lw_lbu_lhu_reg/D                   |
[03/14 19:48:23   2221s] |  -0.228|   -0.228|-231.945| -231.945|    80.72%|   0:00:00.0| 1324.9M|default_emulate_view|  reg2reg| is_lb_lh_lw_lbu_lhu_reg/D                   |
[03/14 19:48:23   2221s] |  -0.228|   -0.228|-231.934| -231.934|    80.73%|   0:00:00.0| 1324.9M|default_emulate_view|  reg2reg| is_lb_lh_lw_lbu_lhu_reg/D                   |
[03/14 19:48:33   2230s] |  -0.228|   -0.228|-231.966| -231.966|    80.77%|   0:00:10.0| 1324.9M|default_emulate_view|  reg2reg| count_instr_reg[40]/D                       |
[03/14 19:48:42   2240s] |  -0.228|   -0.228|-231.625| -231.625|    80.80%|   0:00:09.0| 1324.9M|default_emulate_view|  reg2reg| decoded_imm_j_reg[6]/D                      |
[03/14 19:48:42   2240s] |  -0.228|   -0.228|-231.617| -231.617|    80.80%|   0:00:00.0| 1324.9M|default_emulate_view|  reg2reg| decoded_imm_j_reg[6]/D                      |
[03/14 19:49:07   2264s] |  -0.228|   -0.228|-231.547| -231.547|    80.91%|   0:00:25.0| 1324.9M|default_emulate_view|  reg2reg| cpu_state_reg[5]/D                          |
[03/14 19:49:10   2267s] |  -0.228|   -0.228|-231.102| -231.102|    80.93%|   0:00:03.0| 1324.9M|default_emulate_view|  reg2reg| cpu_state_reg[5]/D                          |
[03/14 19:49:10   2267s] |  -0.228|   -0.228|-231.091| -231.091|    80.93%|   0:00:00.0| 1324.9M|default_emulate_view|  reg2reg| cpu_state_reg[5]/D                          |
[03/14 19:49:12   2269s] |  -0.228|   -0.228|-230.896| -230.896|    80.95%|   0:00:02.0| 1324.9M|default_emulate_view|  reg2reg| cpu_state_reg[5]/D                          |
[03/14 19:49:25   2281s] |  -0.228|   -0.228|-230.526| -230.526|    80.98%|   0:00:13.0| 1324.9M|default_emulate_view|  reg2reg| mem_wordsize_reg[1]/D                       |
[03/14 19:49:41   2297s] |  -0.228|   -0.228|-230.511| -230.511|    81.04%|   0:00:16.0| 1324.9M|default_emulate_view|  reg2reg| mem_wstrb_reg[0]/D                          |
[03/14 19:49:42   2299s] |  -0.228|   -0.228|-230.510| -230.510|    81.05%|   0:00:01.0| 1324.9M|default_emulate_view|  reg2reg| mem_wstrb_reg[0]/D                          |
[03/14 19:49:43   2300s] |  -0.228|   -0.228|-230.494| -230.494|    81.05%|   0:00:01.0| 1324.9M|default_emulate_view|  reg2reg| mem_wstrb_reg[0]/D                          |
[03/14 19:49:56   2312s] |  -0.228|   -0.228|-230.477| -230.477|    81.10%|   0:00:13.0| 1324.9M|default_emulate_view|  reg2reg| mem_do_prefetch_reg/D                       |
[03/14 19:50:01   2317s] |  -0.228|   -0.228|-230.471| -230.471|    81.11%|   0:00:05.0| 1324.9M|default_emulate_view|  reg2reg| mem_do_prefetch_reg/D                       |
[03/14 19:50:05   2321s] |  -0.228|   -0.228|-230.352| -230.352|    81.15%|   0:00:04.0| 1324.9M|default_emulate_view|  reg2reg| decoded_imm_reg[12]/D                       |
[03/14 19:50:06   2322s] |  -0.228|   -0.228|-230.352| -230.352|    81.16%|   0:00:01.0| 1248.6M|default_emulate_view|  reg2reg| decoded_imm_reg[12]/D                       |
[03/14 19:50:09   2325s] |  -0.228|   -0.228|-230.351| -230.351|    81.17%|   0:00:03.0| 1248.6M|default_emulate_view|  reg2reg| reg_pc_reg[22]/D                            |
[03/14 19:50:09   2325s] |  -0.228|   -0.228|-230.347| -230.347|    81.17%|   0:00:00.0| 1248.6M|default_emulate_view|  reg2reg| reg_pc_reg[22]/D                            |
[03/14 19:50:10   2326s] |  -0.228|   -0.228|-230.303| -230.303|    81.17%|   0:00:01.0| 1248.6M|default_emulate_view|  reg2reg| count_instr_reg[3]/D                        |
[03/14 19:50:18   2334s] |  -0.228|   -0.228|-230.367| -230.367|    81.20%|   0:00:08.0| 1248.6M|default_emulate_view|  reg2reg| mem_rdata_q_reg[12]/D                       |
[03/14 19:50:23   2339s] |  -0.228|   -0.228|-230.367| -230.367|    81.20%|   0:00:05.0| 1248.6M|default_emulate_view|  reg2reg| is_lui_auipc_jal_jalr_addi_add_sub_reg/D    |
[03/14 19:50:23   2339s] |  -0.228|   -0.228|-230.369| -230.369|    81.20%|   0:00:00.0| 1248.6M|default_emulate_view|  reg2reg| reg_next_pc_reg[20]/D                       |
[03/14 19:50:23   2339s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:50:23   2339s] 
[03/14 19:50:23   2339s] *** Finish Core Optimize Step (cpu=0:17:52 real=0:18:08 mem=1248.6M) ***
[03/14 19:50:23   2339s] 
[03/14 19:50:23   2339s] *** Finished Optimize Step Cumulative (cpu=0:17:52 real=0:18:08 mem=1248.6M) ***
[03/14 19:50:23   2339s] ** GigaOpt Optimizer WNS Slack -0.228 TNS Slack -230.369 Density 81.20
[03/14 19:50:23   2339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.5
[03/14 19:50:23   2339s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1248.6M
[03/14 19:50:23   2339s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1248.6M
[03/14 19:50:23   2339s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1248.6M
[03/14 19:50:23   2339s] OPERPROF:       Starting CMU at level 4, MEM:1248.6M
[03/14 19:50:23   2339s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1248.6M
[03/14 19:50:23   2339s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:1248.6M
[03/14 19:50:23   2339s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.115, MEM:1248.6M
[03/14 19:50:23   2339s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.116, MEM:1248.6M
[03/14 19:50:23   2339s] OPERPROF: Starting RefinePlace at level 1, MEM:1248.6M
[03/14 19:50:23   2339s] *** Starting place_detail (0:39:00 mem=1248.6M) ***
[03/14 19:50:23   2339s] Total net bbox length = 1.387e+05 (6.019e+04 7.850e+04) (ext = 7.077e+03)
[03/14 19:50:23   2339s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:50:23   2339s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1248.6M
[03/14 19:50:23   2339s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1248.6M
[03/14 19:50:24   2339s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:50:24   2339s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1248.6M
[03/14 19:50:24   2339s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1248.6M
[03/14 19:50:24   2339s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:1248.6M
[03/14 19:50:24   2339s] default core: bins with density > 0.750 = 79.17 % ( 114 / 144 )
[03/14 19:50:24   2339s] Density distribution unevenness ratio = 4.652%
[03/14 19:50:24   2339s] RPlace IncrNP: Rollback Lev = -3
[03/14 19:50:24   2339s] RPlace: Density =1.193243, incremental np is triggered.
[03/14 19:50:24   2339s] OPERPROF:     Starting spMPad at level 3, MEM:1248.6M
[03/14 19:50:24   2339s] OPERPROF:       Starting spContextMPad at level 4, MEM:1248.6M
[03/14 19:50:24   2339s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1248.6M
[03/14 19:50:24   2339s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.007, MEM:1248.6M
[03/14 19:50:24   2340s] nrCritNet: 1.99% ( 294 / 14772 ) cutoffSlk: -232.4ps stdDelay: 10.1ps
[03/14 19:50:24   2340s] OPERPROF:     Starting npMain at level 3, MEM:1248.6M
[03/14 19:50:24   2340s] limitMaxMove 0, priorityInstMaxMove -1
[03/14 19:50:24   2340s] SP #FI/SF FL/PI 0/9857 0/0
[03/14 19:50:24   2340s] OPERPROF:       Starting npPlace at level 4, MEM:1248.6M
[03/14 19:50:24   2340s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 19:50:24   2340s] No instances found in the vector
[03/14 19:50:24   2340s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1248.6M, DRC: 0)
[03/14 19:50:24   2340s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:50:27   2343s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 19:50:27   2343s] No instances found in the vector
[03/14 19:50:27   2343s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1249.8M, DRC: 0)
[03/14 19:50:27   2343s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:50:28   2344s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 19:50:28   2344s] No instances found in the vector
[03/14 19:50:28   2344s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1249.8M, DRC: 0)
[03/14 19:50:28   2344s] 0 (out of 0) MH cells were successfully legalized.
[03/14 19:50:29   2345s] OPERPROF:       Finished npPlace at level 4, CPU:5.090, REAL:5.230, MEM:1249.8M
[03/14 19:50:29   2345s] OPERPROF:     Finished npMain at level 3, CPU:5.590, REAL:5.733, MEM:1249.8M
[03/14 19:50:30   2345s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1249.8M
[03/14 19:50:30   2345s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1249.8M
[03/14 19:50:30   2345s] default core: bins with density > 0.750 = 82.64 % ( 119 / 144 )
[03/14 19:50:30   2345s] Density distribution unevenness ratio = 3.183%
[03/14 19:50:30   2345s] RPlace postIncrNP: Density = 1.193243 -> 0.995946.
[03/14 19:50:30   2345s] RPlace postIncrNP Info: Density distribution changes:
[03/14 19:50:30   2345s] [1.10+      ] :	 1 (0.69%) -> 0 (0.00%)
[03/14 19:50:30   2345s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/14 19:50:30   2345s] [1.00 - 1.05] :	 2 (1.39%) -> 0 (0.00%)
[03/14 19:50:30   2345s] [0.95 - 1.00] :	 9 (6.25%) -> 4 (2.78%)
[03/14 19:50:30   2345s] [0.90 - 0.95] :	 10 (6.94%) -> 5 (3.47%)
[03/14 19:50:30   2345s] [0.85 - 0.90] :	 22 (15.28%) -> 25 (17.36%)
[03/14 19:50:30   2345s] [0.80 - 0.85] :	 41 (28.47%) -> 62 (43.06%)
[03/14 19:50:30   2345s] [CPU] RefinePlace/IncrNP (cpu=0:00:05.8, real=0:00:06.0, mem=1249.8MB) @(0:39:00 - 0:39:06).
[03/14 19:50:30   2345s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:5.850, REAL:5.998, MEM:1249.8M
[03/14 19:50:30   2345s] Move report: incrNP moves 3285 insts, mean move: 4.00 um, max move: 71.93 um
[03/14 19:50:30   2345s] 	Max move on inst (FE_OCPC1274_n_36713): (78.47, 22.26) --> (87.40, 85.26)
[03/14 19:50:30   2345s] Move report: Timing Driven Placement moves 3285 insts, mean move: 4.00 um, max move: 71.93 um
[03/14 19:50:30   2345s] 	Max move on inst (FE_OCPC1274_n_36713): (78.47, 22.26) --> (87.40, 85.26)
[03/14 19:50:30   2345s] 	Runtime: CPU: 0:00:05.9 REAL: 0:00:06.0 MEM: 1249.8MB
[03/14 19:50:30   2345s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1249.8M
[03/14 19:50:30   2345s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1249.8M
[03/14 19:50:30   2345s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1249.8M
[03/14 19:50:30   2345s] Starting refinePlace ...
[03/14 19:50:30   2345s] ** Cut row section cpu time 0:00:00.0.
[03/14 19:50:30   2345s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 19:50:30   2346s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1251.4MB) @(0:39:06 - 0:39:06).
[03/14 19:50:30   2346s] Move report: preRPlace moves 4945 insts, mean move: 0.51 um, max move: 3.49 um
[03/14 19:50:30   2346s] 	Max move on inst (cpuregs_reg[10][8]): (117.42, 53.06) --> (119.51, 51.66)
[03/14 19:50:30   2346s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[03/14 19:50:30   2346s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 19:50:30   2346s] Placement tweakage begins.
[03/14 19:50:30   2346s] wire length = 1.646e+05
[03/14 19:50:32   2348s] wire length = 1.608e+05
[03/14 19:50:32   2348s] Placement tweakage ends.
[03/14 19:50:32   2348s] Move report: tweak moves 3029 insts, mean move: 1.25 um, max move: 7.98 um
[03/14 19:50:32   2348s] 	Max move on inst (FE_RC_1269_0): (64.60, 125.86) --> (72.58, 125.86)
[03/14 19:50:32   2348s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1251.4MB) @(0:39:06 - 0:39:08).
[03/14 19:50:32   2348s] 
[03/14 19:50:32   2348s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 19:50:33   2349s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:50:33   2349s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=1251.4MB) @(0:39:08 - 0:39:09).
[03/14 19:50:33   2349s] Move report: Detail placement moves 6072 insts, mean move: 0.86 um, max move: 6.91 um
[03/14 19:50:33   2349s] 	Max move on inst (FE_RC_1507_0): (23.56, 132.86) --> (29.07, 131.46)
[03/14 19:50:33   2349s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 1251.4MB
[03/14 19:50:33   2349s] Statistics of distance of Instance movement in refine placement:
[03/14 19:50:33   2349s]   maximum (X+Y) =        71.93 um
[03/14 19:50:33   2349s]   inst (FE_OCPC1274_n_36713) with max move: (78.47, 22.26) -> (87.4, 85.26)
[03/14 19:50:33   2349s]   mean    (X+Y) =         2.26 um
[03/14 19:50:33   2349s] Total instances flipped for legalization: 442
[03/14 19:50:33   2349s] Summary Report:
[03/14 19:50:33   2349s] Instances move: 7632 (out of 13181 movable)
[03/14 19:50:33   2349s] Instances flipped: 442
[03/14 19:50:33   2349s] Mean displacement: 2.26 um
[03/14 19:50:33   2349s] Max displacement: 71.93 um (Instance: FE_OCPC1274_n_36713) (78.47, 22.26) -> (87.4, 85.26)
[03/14 19:50:33   2349s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[03/14 19:50:33   2349s] Total instances moved : 7632
[03/14 19:50:33   2349s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.700, REAL:3.772, MEM:1251.4M
[03/14 19:50:33   2349s] Total net bbox length = 1.362e+05 (5.776e+04 7.842e+04) (ext = 6.344e+03)
[03/14 19:50:33   2349s] Runtime: CPU: 0:00:09.7 REAL: 0:00:10.0 MEM: 1251.4MB
[03/14 19:50:33   2349s] [CPU] RefinePlace/total (cpu=0:00:09.7, real=0:00:10.0, mem=1251.4MB) @(0:39:00 - 0:39:09).
[03/14 19:50:33   2349s] *** Finished place_detail (0:39:09 mem=1251.4M) ***
[03/14 19:50:33   2349s] OPERPROF: Finished RefinePlace at level 1, CPU:9.690, REAL:9.906, MEM:1251.4M
[03/14 19:50:34   2349s] *** maximum move = 71.93 um ***
[03/14 19:50:34   2349s] *** Finished re-routing un-routed nets (1251.4M) ***
[03/14 19:50:34   2350s] OPERPROF: Starting DPlace-Init at level 1, MEM:1251.4M
[03/14 19:50:34   2350s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1251.4M
[03/14 19:50:34   2350s] OPERPROF:     Starting CMU at level 3, MEM:1251.4M
[03/14 19:50:34   2350s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1251.4M
[03/14 19:50:34   2350s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.048, MEM:1251.4M
[03/14 19:50:34   2350s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.085, MEM:1251.4M
[03/14 19:50:34   2350s] 
[03/14 19:50:34   2350s] *** Finish Physical Update (cpu=0:00:11.0 real=0:00:11.0 mem=1251.4M) ***
[03/14 19:50:34   2350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.5
[03/14 19:50:34   2350s] ** GigaOpt Optimizer WNS Slack -0.228 TNS Slack -235.025 Density 81.52
[03/14 19:50:34   2350s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:50:34   2350s] Layer 4 has 195 constrained nets 
[03/14 19:50:34   2350s] Layer 7 has 46 constrained nets 
[03/14 19:50:34   2350s] Layer 9 has 13 constrained nets 
[03/14 19:50:34   2350s] **** End NDR-Layer Usage Statistics ****
[03/14 19:50:34   2350s] 
[03/14 19:50:34   2350s] *** Finish pre-CTS Setup Fixing (cpu=0:18:04 real=0:18:19 mem=1251.4M) ***
[03/14 19:50:34   2350s] 
[03/14 19:50:34   2350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25911.3
[03/14 19:50:35   2350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.8
[03/14 19:50:35   2350s] *** SetupOpt [finish] : cpu/real = 0:18:09.6/0:18:25.1 (1.0), totSession cpu/real = 0:39:10.6/0:48:00.8 (0.8), mem = 1216.3M
[03/14 19:50:35   2350s] End: GigaOpt Optimization in TNS mode
[03/14 19:50:35   2350s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/14 19:50:35   2350s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/14 19:50:35   2350s] Info: 1 clock net  excluded from IPO operation.
[03/14 19:50:35   2350s] ### Creating LA Mngr. totSessionCpu=0:39:11 mem=1173.4M
[03/14 19:50:35   2350s] ### Creating LA Mngr, finished. totSessionCpu=0:39:11 mem=1173.4M
[03/14 19:50:35   2350s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 19:50:35   2350s] ### Creating PhyDesignMc. totSessionCpu=0:39:11 mem=1192.5M
[03/14 19:50:35   2350s] OPERPROF: Starting DPlace-Init at level 1, MEM:1192.5M
[03/14 19:50:35   2350s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[03/14 19:50:35   2350s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1192.5M
[03/14 19:50:35   2350s] OPERPROF:     Starting CMU at level 3, MEM:1192.5M
[03/14 19:50:35   2350s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1192.5M
[03/14 19:50:35   2350s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:1192.5M
[03/14 19:50:35   2350s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1192.5MB).
[03/14 19:50:35   2350s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:1192.5M
[03/14 19:50:35   2351s] ### Creating PhyDesignMc, finished. totSessionCpu=0:39:11 mem=1192.5M
[03/14 19:50:35   2351s] Begin: Area Reclaim Optimization
[03/14 19:50:35   2351s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.9
[03/14 19:50:35   2351s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:11.1/0:48:01.4 (0.8), mem = 1192.5M
[03/14 19:50:35   2351s] 
[03/14 19:50:35   2351s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[03/14 19:50:35   2351s] ### Creating LA Mngr. totSessionCpu=0:39:11 mem=1192.5M
[03/14 19:50:35   2351s] ### Creating LA Mngr, finished. totSessionCpu=0:39:11 mem=1192.5M
[03/14 19:50:36   2351s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1192.5M
[03/14 19:50:36   2351s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1192.5M
[03/14 19:50:36   2351s] Reclaim Optimization WNS Slack -0.228  TNS Slack -235.025 Density 81.52
[03/14 19:50:36   2351s] +----------+---------+--------+--------+------------+--------+
[03/14 19:50:36   2351s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 19:50:36   2351s] +----------+---------+--------+--------+------------+--------+
[03/14 19:50:36   2351s] |    81.52%|        -|  -0.228|-235.025|   0:00:00.0| 1192.5M|
[03/14 19:50:36   2351s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 19:50:37   2353s] |    81.52%|       44|  -0.228|-234.880|   0:00:01.0| 1230.6M|
[03/14 19:50:41   2357s] |    81.29%|       51|  -0.228|-234.646|   0:00:04.0| 1230.6M|
[03/14 19:50:49   2365s] |    79.72%|      806|  -0.227|-234.333|   0:00:08.0| 1230.6M|
[03/14 19:50:50   2365s] |    79.71%|        4|  -0.227|-234.306|   0:00:01.0| 1230.6M|
[03/14 19:50:50   2365s] |    79.70%|        1|  -0.227|-234.306|   0:00:00.0| 1230.6M|
[03/14 19:50:50   2365s] |    79.70%|        0|  -0.227|-234.306|   0:00:00.0| 1230.6M|
[03/14 19:50:50   2365s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 19:50:51   2366s] |    79.70%|        3|  -0.227|-234.304|   0:00:01.0| 1230.6M|
[03/14 19:50:51   2366s] +----------+---------+--------+--------+------------+--------+
[03/14 19:50:51   2366s] Reclaim Optimization End WNS Slack -0.227  TNS Slack -234.304 Density 79.70
[03/14 19:50:51   2366s] 
[03/14 19:50:51   2366s] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 42 Resize = 676 **
[03/14 19:50:51   2366s] --------------------------------------------------------------
[03/14 19:50:51   2366s] |                                   | Total     | Sequential |
[03/14 19:50:51   2366s] --------------------------------------------------------------
[03/14 19:50:51   2366s] | Num insts resized                 |     675  |       0    |
[03/14 19:50:51   2366s] | Num insts undone                  |     135  |       0    |
[03/14 19:50:51   2366s] | Num insts Downsized               |     675  |       0    |
[03/14 19:50:51   2366s] | Num insts Samesized               |       0  |       0    |
[03/14 19:50:51   2366s] | Num insts Upsized                 |       0  |       0    |
[03/14 19:50:51   2366s] | Num multiple commits+uncommits    |       1  |       -    |
[03/14 19:50:51   2366s] --------------------------------------------------------------
[03/14 19:50:51   2366s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:50:51   2366s] Layer 4 has 149 constrained nets 
[03/14 19:50:51   2366s] Layer 7 has 45 constrained nets 
[03/14 19:50:51   2366s] Layer 9 has 13 constrained nets 
[03/14 19:50:51   2366s] **** End NDR-Layer Usage Statistics ****
[03/14 19:50:51   2366s] End: Core Area Reclaim Optimization (cpu = 0:00:15.8) (real = 0:00:16.0) **
[03/14 19:50:51   2367s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF:       Starting CMU at level 4, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.051, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.090, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.090, MEM:1246.6M
[03/14 19:50:51   2367s] OPERPROF: Starting RefinePlace at level 1, MEM:1246.6M
[03/14 19:50:51   2367s] *** Starting place_detail (0:39:27 mem=1246.6M) ***
[03/14 19:50:51   2367s] Total net bbox length = 1.360e+05 (5.784e+04 7.817e+04) (ext = 6.349e+03)
[03/14 19:50:51   2367s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:50:51   2367s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1246.6M
[03/14 19:50:52   2367s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:1246.6M
[03/14 19:50:52   2367s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1246.6M
[03/14 19:50:52   2367s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1246.6M
[03/14 19:50:52   2367s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1246.6M
[03/14 19:50:52   2367s] Starting refinePlace ...
[03/14 19:50:52   2367s] 
[03/14 19:50:52   2367s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 19:50:52   2367s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:50:52   2367s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1246.6MB) @(0:39:27 - 0:39:28).
[03/14 19:50:52   2367s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:50:52   2367s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1246.6MB
[03/14 19:50:52   2367s] Statistics of distance of Instance movement in refine placement:
[03/14 19:50:52   2367s]   maximum (X+Y) =         0.00 um
[03/14 19:50:52   2367s]   mean    (X+Y) =         0.00 um
[03/14 19:50:52   2367s] Summary Report:
[03/14 19:50:52   2367s] Instances move: 0 (out of 13126 movable)
[03/14 19:50:52   2367s] Instances flipped: 0
[03/14 19:50:52   2367s] Mean displacement: 0.00 um
[03/14 19:50:52   2367s] Max displacement: 0.00 um 
[03/14 19:50:52   2367s] Total instances moved : 0
[03/14 19:50:52   2367s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.640, REAL:0.647, MEM:1246.6M
[03/14 19:50:52   2367s] Total net bbox length = 1.360e+05 (5.784e+04 7.817e+04) (ext = 6.349e+03)
[03/14 19:50:52   2367s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1246.6MB
[03/14 19:50:52   2367s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1246.6MB) @(0:39:27 - 0:39:28).
[03/14 19:50:52   2367s] *** Finished place_detail (0:39:28 mem=1246.6M) ***
[03/14 19:50:52   2367s] OPERPROF: Finished RefinePlace at level 1, CPU:0.740, REAL:0.746, MEM:1246.6M
[03/14 19:50:52   2368s] *** maximum move = 0.00 um ***
[03/14 19:50:52   2368s] *** Finished re-routing un-routed nets (1246.6M) ***
[03/14 19:50:52   2368s] OPERPROF: Starting DPlace-Init at level 1, MEM:1246.6M
[03/14 19:50:52   2368s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1246.6M
[03/14 19:50:52   2368s] OPERPROF:     Starting CMU at level 3, MEM:1246.6M
[03/14 19:50:52   2368s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1246.6M
[03/14 19:50:52   2368s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.045, MEM:1246.6M
[03/14 19:50:52   2368s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1246.6M
[03/14 19:50:52   2368s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:1246.6M
[03/14 19:50:52   2368s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.080, MEM:1246.6M
[03/14 19:50:53   2368s] 
[03/14 19:50:53   2368s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1246.6M) ***
[03/14 19:50:53   2368s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.9
[03/14 19:50:53   2368s] *** AreaOpt [finish] : cpu/real = 0:00:17.3/0:00:17.5 (1.0), totSession cpu/real = 0:39:28.4/0:48:18.9 (0.8), mem = 1246.6M
[03/14 19:50:53   2368s] End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:18, mem=1173.38M, totSessionCpu=0:39:28).
[03/14 19:50:53   2368s] 
[03/14 19:50:53   2368s] Active setup views:
[03/14 19:50:53   2368s]  default_emulate_view
[03/14 19:50:53   2368s]   Dominating endpoints: 0
[03/14 19:50:53   2368s]   Dominating TNS: -0.000
[03/14 19:50:53   2368s] 
[03/14 19:50:53   2369s] Extraction called for design 'picorv32' of instances=13126 and nets=14957 using extraction engine 'pre_route' .
[03/14 19:50:53   2369s] pre_route RC Extraction called for design picorv32.
[03/14 19:50:53   2369s] RC Extraction called in multi-corner(1) mode.
[03/14 19:50:53   2369s] RCMode: PreRoute
[03/14 19:50:53   2369s]       RC Corner Indexes            0   
[03/14 19:50:53   2369s] Capacitance Scaling Factor   : 1.00000 
[03/14 19:50:53   2369s] Resistance Scaling Factor    : 1.00000 
[03/14 19:50:53   2369s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 19:50:53   2369s] Clock Res. Scaling Factor    : 1.00000 
[03/14 19:50:53   2369s] Shrink Factor                : 1.00000
[03/14 19:50:53   2369s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 19:50:53   2369s] Using capacitance table file ...
[03/14 19:50:53   2369s] Initializing multi-corner capacitance tables ... 
[03/14 19:50:54   2369s] Initializing multi-corner resistance tables ...
[03/14 19:50:54   2369s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1156.965M)
[03/14 19:50:54   2369s] Skewing Data Summary (End_of_FINAL)
[03/14 19:50:54   2370s] --------------------------------------------------
[03/14 19:50:54   2370s]  Total skewed count:14   (Analysis view: default_emulate_view)
[03/14 19:50:54   2370s]  Advancing count:14, Max:-113.7(ps) Min:-10.0(ps) Total:-673.7(ps)
[03/14 19:50:54   2370s]  Delaying  count:0
[03/14 19:50:54   2370s] --------------------------------------------------
[03/14 19:50:54   2370s] [PSP]    Started earlyGlobalRoute kernel
[03/14 19:50:54   2370s] [PSP]    Initial Peak syMemory usage = 1157.0 MB
[03/14 19:50:54   2370s] (I)       Reading DB...
[03/14 19:50:54   2370s] (I)       Read data from FE... (mem=1157.0M)
[03/14 19:50:54   2370s] (I)       Read nodes and places... (mem=1157.0M)
[03/14 19:50:54   2370s] (I)       Done Read nodes and places (cpu=0.020s, mem=1159.1M)
[03/14 19:50:54   2370s] (I)       Read nets... (mem=1159.1M)
[03/14 19:50:55   2370s] (I)       Done Read nets (cpu=0.090s, mem=1161.1M)
[03/14 19:50:55   2370s] (I)       Done Read data from FE (cpu=0.110s, mem=1161.1M)
[03/14 19:50:55   2370s] (I)       before initializing RouteDB syMemory usage = 1161.1 MB
[03/14 19:50:55   2370s] (I)       congestionReportName   : 
[03/14 19:50:55   2370s] (I)       layerRangeFor2DCongestion : 
[03/14 19:50:55   2370s] (I)       buildTerm2TermWires    : 0
[03/14 19:50:55   2370s] (I)       doTrackAssignment      : 1
[03/14 19:50:55   2370s] (I)       dumpBookshelfFiles     : 0
[03/14 19:50:55   2370s] (I)       numThreads             : 1
[03/14 19:50:55   2370s] (I)       bufferingAwareRouting  : false
[03/14 19:50:55   2370s] (I)       honorPin               : false
[03/14 19:50:55   2370s] (I)       honorPinGuide          : true
[03/14 19:50:55   2370s] (I)       honorPartition         : false
[03/14 19:50:55   2370s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:50:55   2370s] (I)       allowPartitionCrossover: false
[03/14 19:50:55   2370s] (I)       honorSingleEntry       : true
[03/14 19:50:55   2370s] (I)       [03/14 19:50:55   2370s] [NR-eGR] honorMsvRouteConstraint: false
honorSingleEntryStrong : true
[03/14 19:50:55   2370s] (I)       handleViaSpacingRule   : false
[03/14 19:50:55   2370s] (I)       handleEolSpacingRule   : false
[03/14 19:50:55   2370s] (I)       PDConstraint           : none
[03/14 19:50:55   2370s] (I)       expBetterNDRHandling   : false
[03/14 19:50:55   2370s] (I)       routingEffortLevel     : 3
[03/14 19:50:55   2370s] (I)       [03/14 19:50:55   2370s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[03/14 19:50:55   2370s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:50:55   2370s] (I)       [03/14 19:50:55   2370s] [NR-eGR] minRouteLayer          : 2
[03/14 19:50:55   2370s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[03/14 19:50:55   2370s] (I)       numRowsPerGCell        : 1
[03/14 19:50:55   2370s] (I)       speedUpLargeDesign     : 0
[03/14 19:50:55   2370s] (I)       multiThreadingTA       : 1
[03/14 19:50:55   2370s] (I)       optimizationMode       : false
[03/14 19:50:55   2370s] (I)       routeSecondPG          : false
[03/14 19:50:55   2370s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:50:55   2370s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:50:55   2370s] (I)       punchThroughDistance   : 500.00
[03/14 19:50:55   2370s] (I)       scenicBound            : 1.15
[03/14 19:50:55   2370s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:50:55   2370s] (I)       source-to-sink ratio   : 0.00
[03/14 19:50:55   2370s] (I)       targetCongestionRatioH : 1.00
[03/14 19:50:55   2370s] (I)       targetCongestionRatioV : 1.00
[03/14 19:50:55   2370s] (I)       layerCongestionRatio   : 0.70
[03/14 19:50:55   2370s] (I)       m1CongestionRatio      : 0.10
[03/14 19:50:55   2370s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:50:55   2370s] (I)       localRouteEffort       : 1.00
[03/14 19:50:55   2370s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:50:55   2370s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:50:55   2370s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:50:55   2370s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:50:55   2370s] (I)       routeVias              : 
[03/14 19:50:55   2370s] (I)       readTROption           : true
[03/14 19:50:55   2370s] (I)       extraSpacingFactor     : 1.00
[03/14 19:50:55   2370s] (I)       routeSelectedNetsOnly  : false
[03/14 19:50:55   2370s] (I)       [03/14 19:50:55   2370s] [NR-eGR] numTracksPerClockWire  : 0
clkNetUseMaxDemand     : false
[03/14 19:50:55   2370s] (I)       extraDemandForClocks   : 0
[03/14 19:50:55   2370s] (I)       steinerRemoveLayers    : false
[03/14 19:50:55   2370s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:50:55   2370s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:50:55   2370s] (I)       similarTopologyRoutingFast : false
[03/14 19:50:55   2370s] (I)       spanningTreeRefinement : false
[03/14 19:50:55   2370s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:50:55   2370s] (I)       starting read tracks
[03/14 19:50:55   2370s] (I)       build grid graph
[03/14 19:50:55   2370s] (I)       build grid graph start
[03/14 19:50:55   2370s] [NR-eGR] metal1 has no routable track
[03/14 19:50:55   2370s] (I)       build grid graph end
[03/14 19:50:55   2370s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:50:55   2370s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:50:55   2370s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:50:55   2370s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:50:55   2370s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:50:55   2370s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:50:55   2370s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:50:55   2370s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:50:55   2370s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:50:55   2370s] (I)       ===========================================================================
[03/14 19:50:55   2370s] (I)       == Report All Rule Vias ==
[03/14 19:50:55   2370s] (I)       ===========================================================================
[03/14 19:50:55   2370s] (I)        Via Rule : (Default)
[03/14 19:50:55   2370s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:50:55   2370s] (I)       ---------------------------------------------------------------------------
[03/14 19:50:55   2370s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:50:55   2370s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:50:55   2370s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:50:55   2370s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:50:55   2370s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:50:55   2370s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:50:55   2370s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:50:55   2370s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:50:55   2370s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:50:55   2370s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:50:55   2370s] (I)       ===========================================================================
[03/14 19:50:55   2370s] [NR-eGR] Read 38759 PG shapes in 0.020 seconds
[03/14 19:50:55   2370s] 
[03/14 19:50:55   2370s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:50:55   2370s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:50:55   2370s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:50:55   2370s] (I)       readDataFromPlaceDB
[03/14 19:50:55   2370s] (I)       Read net information..
[03/14 19:50:55   2370s] [NR-eGR] Read numTotalNets=14082  numIgnoredNets=0
[03/14 19:50:55   2370s] (I)       Read testcase time = 0.020 seconds
[03/14 19:50:55   2370s] 
[03/14 19:50:55   2370s] (I)       early_global_route_priority property id does not exist.
[03/14 19:50:55   2370s] (I)       Start initializing grid graph
[03/14 19:50:55   2370s] (I)       End initializing grid graph
[03/14 19:50:55   2370s] (I)       Model blockages into capacity
[03/14 19:50:55   2370s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:50:55   2370s] (I)       Num blockages on layer 1: 7540
[03/14 19:50:55   2370s] (I)       Num blockages on layer 2: 7540
[03/14 19:50:55   2370s] (I)       Num blockages on layer 3: 7540
[03/14 19:50:55   2370s] (I)       Num blockages on layer 4: 7540
[03/14 19:50:55   2370s] (I)       Num blockages on layer 5: 6185
[03/14 19:50:55   2370s] (I)       Num blockages on layer 6: 2414
[03/14 19:50:55   2370s] (I)       Num blockages on layer 7: 0
[03/14 19:50:55   2370s] (I)       Num blockages on layer 8: 0
[03/14 19:50:55   2370s] (I)       Num blockages on layer 9: 0
[03/14 19:50:55   2370s] (I)       Modeling time = 0.010 seconds
[03/14 19:50:55   2370s] 
[03/14 19:50:55   2370s] (I)       Number of ignored nets = 0
[03/14 19:50:55   2370s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:50:55   2370s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:50:55   2370s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:50:55   2370s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:50:55   2370s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:50:55   2370s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:50:55   2370s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:50:55   2370s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:50:55   2370s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:50:55   2370s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:50:55   2370s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1163.5 MB
[03/14 19:50:55   2370s] (I)       Ndr track 0 does not exist
[03/14 19:50:55   2370s] (I)       Layer1  viaCost=200.00
[03/14 19:50:55   2370s] (I)       Layer2  viaCost=200.00
[03/14 19:50:55   2370s] (I)       Layer3  viaCost=100.00
[03/14 19:50:55   2370s] (I)       Layer4  viaCost=100.00
[03/14 19:50:55   2370s] (I)       Layer5  viaCost=100.00
[03/14 19:50:55   2370s] (I)       Layer6  viaCost=100.00
[03/14 19:50:55   2370s] (I)       Layer7  viaCost=100.00
[03/14 19:50:55   2370s] (I)       Layer8  viaCost=100.00
[03/14 19:50:55   2370s] (I)       Layer9  viaCost=100.00
[03/14 19:50:55   2370s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:50:55   2370s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:50:55   2370s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:50:55   2370s] (I)       Site width          :   380  (dbu)
[03/14 19:50:55   2370s] (I)       Row height          :  2800  (dbu)
[03/14 19:50:55   2370s] (I)       GCell width         :  2800  (dbu)
[03/14 19:50:55   2370s] (I)       GCell height        :  2800  (dbu)
[03/14 19:50:55   2370s] (I)       Grid                :   121   120    10
[03/14 19:50:55   2370s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:50:55   2370s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:50:55   2370s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:50:55   2370s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:50:55   2370s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:50:55   2370s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:50:55   2370s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:50:55   2370s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:50:55   2370s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:50:55   2370s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:50:55   2370s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:50:55   2370s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:50:55   2370s] (I)       --------------------------------------------------------
[03/14 19:50:55   2370s] 
[03/14 19:50:55   2370s] [NR-eGR] ============ Routing rule table ============
[03/14 19:50:55   2370s] [NR-eGR] Rule id: 0  Nets: 14082 
[03/14 19:50:55   2370s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:50:55   2370s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:50:55   2370s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:50:55   2370s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:50:55   2370s] [NR-eGR] ========================================
[03/14 19:50:55   2370s] [NR-eGR] 
[03/14 19:50:55   2370s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:50:55   2370s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 19:50:55   2370s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:50:55   2370s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:50:55   2370s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:50:55   2370s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 19:50:55   2370s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 19:50:55   2370s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:50:55   2370s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:50:55   2370s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:50:55   2370s] (I)       After initializing earlyGlobalRoute syMemory usage = 1163.5 MB
[03/14 19:50:55   2370s] (I)       Loading and dumping file time : 0.20 seconds
[03/14 19:50:55   2370s] (I)       ============= Initialization =============
[03/14 19:50:55   2370s] (I)       totalPins=42660  totalGlobalPin=39140 (91.75%)
[03/14 19:50:55   2370s] (I)       total 2D Cap : 24825 = (12705 H, 12120 V)
[03/14 19:50:55   2370s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [9, 10]
[03/14 19:50:55   2370s] (I)       ============  Phase 1a Route ============
[03/14 19:50:55   2370s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=3
[03/14 19:50:55   2370s] (I)       Usage: 1400 = (609 H, 791 V) = (4.79% H, 6.53% V) = (8.526e+02um H, 1.107e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1b Route ============
[03/14 19:50:55   2370s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 1407 = (609 H, 798 V) = (4.79% H, 6.58% V) = (8.526e+02um H, 1.117e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 1.969800e+03um
[03/14 19:50:55   2370s] (I)       ============  Phase 1c Route ============
[03/14 19:50:55   2370s] (I)       Level2 Grid: 25 x 24
[03/14 19:50:55   2370s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 1407 = (609 H, 798 V) = (4.79% H, 6.58% V) = (8.526e+02um H, 1.117e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1d Route ============
[03/14 19:50:55   2370s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 1407 = (609 H, 798 V) = (4.79% H, 6.58% V) = (8.526e+02um H, 1.117e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1e Route ============
[03/14 19:50:55   2370s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 1407 = (609 H, 798 V) = (4.79% H, 6.58% V) = (8.526e+02um H, 1.117e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 1.969800e+03um
[03/14 19:50:55   2370s] [NR-eGR] 
[03/14 19:50:55   2370s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       total 2D Cap : 61147 = (24787 H, 36360 V)
[03/14 19:50:55   2370s] [NR-eGR] Layer group 2: route 45 net(s) in layer range [7, 10]
[03/14 19:50:55   2370s] (I)       ============  Phase 1a Route ============
[03/14 19:50:55   2370s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=7
[03/14 19:50:55   2370s] (I)       Usage: 9272 = (3052 H, 6220 V) = (12.31% H, 17.11% V) = (4.273e+03um H, 8.708e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1b Route ============
[03/14 19:50:55   2370s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 9287 = (3062 H, 6225 V) = (12.35% H, 17.12% V) = (4.287e+03um H, 8.715e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       earlyGlobalRoute overflow of layer group 2: 2.34% H + 1.28% V. EstWL: 1.103200e+04um
[03/14 19:50:55   2370s] (I)       ============  Phase 1c Route ============
[03/14 19:50:55   2370s] (I)       Level2 Grid: 25 x 24
[03/14 19:50:55   2370s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 9287 = (3062 H, 6225 V) = (12.35% H, 17.12% V) = (4.287e+03um H, 8.715e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1d Route ============
[03/14 19:50:55   2370s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 9287 = (3062 H, 6225 V) = (12.35% H, 17.12% V) = (4.287e+03um H, 8.715e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1e Route ============
[03/14 19:50:55   2370s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 9287 = (3062 H, 6225 V) = (12.35% H, 17.12% V) = (4.287e+03um H, 8.715e+03um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 2.34% H + 1.28% V. EstWL: 1.103200e+04um
[03/14 19:50:55   2370s] [NR-eGR] 
[03/14 19:50:55   2370s] (I)       Phase 1l runs 0.01 seconds
[03/14 19:50:55   2370s] (I)       total 2D Cap : 229307 = (86619 H, 142688 V)
[03/14 19:50:55   2370s] [NR-eGR] Layer group 3: route 149 net(s) in layer range [4, 10]
[03/14 19:50:55   2370s] (I)       ============  Phase 1a Route ============
[03/14 19:50:55   2370s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:50:55   2370s] (I)       Usage: 20229 = (9078 H, 11151 V) = (10.48% H, 7.81% V) = (1.271e+04um H, 1.561e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1b Route ============
[03/14 19:50:55   2370s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 20252 = (9091 H, 11161 V) = (10.50% H, 7.82% V) = (1.273e+04um H, 1.563e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       earlyGlobalRoute overflow of layer group 3: 0.70% H + 0.44% V. EstWL: 1.535100e+04um
[03/14 19:50:55   2370s] (I)       ============  Phase 1c Route ============
[03/14 19:50:55   2370s] (I)       Level2 Grid: 25 x 24
[03/14 19:50:55   2370s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 20252 = (9091 H, 11161 V) = (10.50% H, 7.82% V) = (1.273e+04um H, 1.563e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1d Route ============
[03/14 19:50:55   2370s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 20252 = (9091 H, 11161 V) = (10.50% H, 7.82% V) = (1.273e+04um H, 1.563e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1e Route ============
[03/14 19:50:55   2370s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 20252 = (9091 H, 11161 V) = (10.50% H, 7.82% V) = (1.273e+04um H, 1.563e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.70% H + 0.44% V. EstWL: 1.535100e+04um
[03/14 19:50:55   2370s] [NR-eGR] 
[03/14 19:50:55   2370s] (I)       Phase 1l runs 0.01 seconds
[03/14 19:50:55   2370s] (I)       total 2D Cap : 468249 = (226378 H, 241871 V)
[03/14 19:50:55   2370s] (I)       ============  Phase 1a Route ============
[03/14 19:50:55   2370s] [NR-eGR] Layer group 4: route 13875 net(s) in layer range [2, 10]
[03/14 19:50:55   2370s] (I)       Phase 1a runs 0.04 seconds
[03/14 19:50:55   2370s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:50:55   2370s] (I)       Usage: 111147 = (47753 H, 63394 V) = (21.09% H, 26.21% V) = (6.685e+04um H, 8.875e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1b Route ============
[03/14 19:50:55   2370s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:50:55   2370s] (I)       Usage: 111284 = (47854 H, 63430 V) = (21.14% H, 26.22% V) = (6.700e+04um H, 8.880e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       earlyGlobalRoute overflow of layer group 4: 0.07% H + 1.42% V. EstWL: 1.274448e+05um
[03/14 19:50:55   2370s] (I)       ============  Phase 1c Route ============
[03/14 19:50:55   2370s] (I)       Level2 Grid: 25 x 24
[03/14 19:50:55   2370s] (I)       Phase 1c runs 0.01 seconds
[03/14 19:50:55   2370s] (I)       Usage: 111284 = (47854 H, 63430 V) = (21.14% H, 26.22% V) = (6.700e+04um H, 8.880e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1d Route ============
[03/14 19:50:55   2370s] (I)       Phase 1d runs 0.01 seconds
[03/14 19:50:55   2370s] (I)       Usage: 111304 = (47874 H, 63430 V) = (21.15% H, 26.22% V) = (6.702e+04um H, 8.880e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] (I)       ============  Phase 1e Route ============
[03/14 19:50:55   2370s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:50:55   2370s] (I)       Usage: 111304 = (47874 H, 63430 V) = (21.15% H, 26.22% V) = (6.702e+04um H, 8.880e+04um V)
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.07% H + 1.25% V. EstWL: 1.274728e+05um
[03/14 19:50:55   2370s] [NR-eGR] 
[03/14 19:50:55   2370s] (I)       Phase 1l runs 0.10 seconds
[03/14 19:50:55   2370s] (I)       ============  Phase 1l Route ============
[03/14 19:50:55   2370s] (I)       
[03/14 19:50:55   2370s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:50:55   2370s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/14 19:50:55   2370s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/14 19:50:55   2370s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/14 19:50:55   2370s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 19:50:55   2370s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:50:55   2370s] [NR-eGR]  metal2  (2)       290( 2.01%)        18( 0.12%)         1( 0.01%)   ( 2.15%) 
[03/14 19:50:55   2370s] [NR-eGR]  metal3  (3)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/14 19:50:55   2370s] [NR-eGR]  metal4  (4)       161( 1.12%)         2( 0.01%)         0( 0.00%)   ( 1.13%) 
[03/14 19:50:55   2370s] [NR-eGR]  metal5  (5)         4( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/14 19:50:55   2370s] [NR-eGR]  metal6  (6)        30( 0.24%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[03/14 19:50:55   2370s] [NR-eGR]  metal7  (7)        67( 0.76%)         0( 0.00%)         0( 0.00%)   ( 0.76%) 
[03/14 19:50:55   2370s] [NR-eGR]  metal8  (8)       289( 2.01%)         2( 0.01%)         0( 0.00%)   ( 2.02%) 
[03/14 19:50:55   2370s] [NR-eGR]  metal9  (9)       181( 1.45%)         0( 0.00%)         0( 0.00%)   ( 1.45%) 
[03/14 19:50:55   2370s] [NR-eGR] metal10 (10)        13( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/14 19:50:55   2370s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 19:50:55   2370s] [NR-eGR] Total             1036( 0.88%)        22( 0.02%)         1( 0.00%)   ( 0.90%) 
[03/14 19:50:55   2370s] [NR-eGR] 
[03/14 19:50:55   2370s] (I)       Total Global Routing Runtime: 0.32 seconds
[03/14 19:50:55   2370s] (I)       total 2D Cap : 475097 = (230004 H, 245093 V)
[03/14 19:50:55   2370s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.14% V
[03/14 19:50:55   2370s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.14% V
[03/14 19:50:55   2370s] [NR-eGR] End Peak syMemory usage = 1163.5 MB
[03/14 19:50:55   2370s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.53 seconds
[03/14 19:50:55   2370s] OPERPROF: Starting HotSpotCal at level 1, MEM:1163.5M
[03/14 19:50:55   2370s] [hotspot] +------------+---------------+---------------+
[03/14 19:50:55   2370s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 19:50:55   2370s] [hotspot] +------------+---------------+---------------+
[03/14 19:50:55   2370s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 19:50:55   2370s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 19:50:55   2370s] [hotspot] +------------+---------------+---------------+
[03/14 19:50:55   2370s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 19:50:55   2370s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1163.5M
[03/14 19:50:55   2370s] Starting delay calculation for setup views
[03/14 19:50:55   2370s] #################################################################################
[03/14 19:50:55   2370s] # Design Stage: PreRoute
[03/14 19:50:55   2370s] # Design Name: picorv32
[03/14 19:50:55   2370s] # Design Mode: 45nm
[03/14 19:50:55   2370s] # Analysis Mode: MMMC Non-OCV 
[03/14 19:50:55   2370s] # Parasitics Mode: No SPEF/RCDB
[03/14 19:50:55   2370s] # Signoff Settings: SI Off 
[03/14 19:50:55   2370s] #################################################################################
[03/14 19:50:56   2371s] AAE_INFO: 1 threads acquired from CTE.
[03/14 19:50:56   2371s] Calculate delays in Single mode...
[03/14 19:50:56   2371s] Topological Sorting (REAL = 0:00:00.0, MEM = 1159.5M, InitMEM = 1159.5M)
[03/14 19:50:56   2371s] Start delay calculation (fullDC) (1 T). (MEM=1159.46)
[03/14 19:50:56   2371s] End AAE Lib Interpolated Model. (MEM=1175.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:51:01   2376s] Total number of fetched objects 14717
[03/14 19:51:01   2376s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 19:51:01   2376s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 19:51:01   2376s] End delay calculation. (MEM=1223.55 CPU=0:00:03.7 REAL=0:00:04.0)
[03/14 19:51:01   2376s] End delay calculation (fullDC). (MEM=1223.55 CPU=0:00:05.1 REAL=0:00:05.0)
[03/14 19:51:01   2376s] *** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 1223.6M) ***
[03/14 19:51:01   2376s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:39:37 mem=1223.6M)
[03/14 19:51:01   2376s] Reported timing to dir ./timingReports
[03/14 19:51:01   2376s] **opt_design ... cpu = 0:36:52, real = 0:37:26, mem = 909.4M, totSessionCpu=0:39:37 **
[03/14 19:51:01   2376s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1169.4M
[03/14 19:51:01   2377s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1169.4M
[03/14 19:51:04   2378s] 
[03/14 19:51:04   2378s] ------------------------------------------------------------
[03/14 19:51:04   2378s]      opt_design Final Summary                             
[03/14 19:51:04   2378s] ------------------------------------------------------------
[03/14 19:51:04   2378s] 
[03/14 19:51:04   2378s] Setup views included:
[03/14 19:51:04   2378s]  default_emulate_view 
[03/14 19:51:04   2378s] 
[03/14 19:51:04   2378s] +--------------------+---------+---------+---------+
[03/14 19:51:04   2378s] |     Setup mode     |   all   | reg2reg | default |
[03/14 19:51:04   2378s] +--------------------+---------+---------+---------+
[03/14 19:51:04   2378s] |           WNS (ns):| -0.226  | -0.226  |  0.000  |
[03/14 19:51:04   2378s] |           TNS (ns):|-234.672 |-234.672 |  0.000  |
[03/14 19:51:04   2378s] |    Violating Paths:|  1608   |  1608   |    0    |
[03/14 19:51:04   2378s] |          All Paths:|  1713   |  1713   |    0    |
[03/14 19:51:04   2378s] +--------------------+---------+---------+---------+
[03/14 19:51:04   2378s] 
[03/14 19:51:04   2378s] +----------------+-------------------------------+------------------+
[03/14 19:51:04   2378s] |                |              Real             |       Total      |
[03/14 19:51:04   2378s] |    DRVs        +------------------+------------+------------------|
[03/14 19:51:04   2378s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 19:51:04   2378s] +----------------+------------------+------------+------------------+
[03/14 19:51:04   2378s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 19:51:04   2378s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 19:51:04   2378s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 19:51:04   2378s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 19:51:04   2378s] +----------------+------------------+------------+------------------+
[03/14 19:51:04   2378s] 
[03/14 19:51:04   2378s] Density: 79.703%
[03/14 19:51:04   2378s] Routing Overflow: 0.01% H and 0.14% V
[03/14 19:51:04   2378s] ------------------------------------------------------------
[03/14 19:51:04   2378s] **opt_design ... cpu = 0:36:54, real = 0:37:29, mem = 911.5M, totSessionCpu=0:39:39 **
[03/14 19:51:04   2378s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/14 19:51:04   2378s] Type 'man IMPOPT-3195' for more detail.
[03/14 19:51:04   2378s] *** Finished opt_design ***
[03/14 19:51:04   2378s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:04   2378s] UM:                                    -234.672 ns         -0.226 ns  final
[03/14 19:51:05   2379s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1169.4M
[03/14 19:51:05   2379s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1169.4M
[03/14 19:51:05   2379s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:05   2379s] UM:       2216.42           2251       -234.672 ns         -0.226 ns  opt_design_prects
[03/14 19:51:05   2379s] 
[03/14 19:51:05   2379s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:37:06 real=  0:37:41)
[03/14 19:51:05   2379s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[03/14 19:51:05   2379s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:02 real=  0:02:04)
[03/14 19:51:05   2379s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:28.0 real=0:00:28.4)
[03/14 19:51:05   2379s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:02:54 real=  0:02:58)
[03/14 19:51:05   2379s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:25:13 real=  0:25:34)
[03/14 19:51:05   2379s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:05:29 real=  0:05:34)
[03/14 19:51:05   2379s] #optDebug: fT-R <0 2 3 1 0>
[03/14 19:51:05   2379s] Info: pop threads available for lower-level modules during optimization.
[03/14 19:51:05   2379s] Deleting Lib Analyzer.
[03/14 19:51:05   2379s]  *** Writing scheduling file: 'scheduling_file.cts.25911' ***
[03/14 19:51:06   2380s] #optDebug: fT-D <X 1 0 0 0>
[03/14 19:51:06   2380s] #optDebug: fT-D <X 1 0 0 0>
[03/14 19:51:06   2380s] *** Free Virtual Timing Model ...(mem=1169.4M)
[03/14 19:51:06   2380s] **place_opt_design ... cpu = 0:39:06, real = 0:39:45, mem = 1098.6M **
[03/14 19:51:06   2380s] *** Finished GigaPlace ***
[03/14 19:51:06   2380s] 
[03/14 19:51:06   2380s] *** Summary of all messages that are not suppressed in this session:
[03/14 19:51:06   2380s] Severity  ID               Count  Summary                                  
[03/14 19:51:06   2380s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/14 19:51:06   2380s] *** Message Summary: 2 warning(s), 0 error(s)
[03/14 19:51:06   2380s] 
[03/14 19:51:06   2380s] @innovus 5> 

[03/14 19:51:06   2380s] @innovus 5> # CTS
# CTS
[03/14 19:51:06   2380s] @innovus 6> set_db cts_target_max_transition_time 0.08
set_db cts_target_max_transition_time 0.08
[03/14 19:51:06   2380s] 1 top 0.08 trunk 0.08 leaf 0.08
[03/14 19:51:06   2380s] @innovus 7> set_db cts_target_skew 0.5
set_db cts_target_skew 0.5
[03/14 19:51:06   2380s] 1 0.5
[03/14 19:51:06   2380s] @innovus 8> create_clock_tree -name MY_CLK -source clk
create_clock_tree -name MY_CLK -source clk
[03/14 19:51:06   2380s] Extracting original clock gating for MY_CLK...
[03/14 19:51:06   2380s]   clock_tree MY_CLK contains 1555 sinks and 0 clock gates.
[03/14 19:51:06   2380s]   Extraction for MY_CLK complete.
[03/14 19:51:06   2380s] Extracting original clock gating for MY_CLK done.
[03/14 19:51:06   2380s] @innovus 9> ccopt_design
ccopt_design
[03/14 19:51:06   2380s] #% Begin ccopt_design (date=03/14 19:51:06, mem=823.6M)
[03/14 19:51:06   2380s] Runtime...
[03/14 19:51:06   2380s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/14 19:51:06   2380s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[03/14 19:51:06   2380s] Set place::cacheFPlanSiteMark to 1
[03/14 19:51:06   2380s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/14 19:51:06   2380s] Using CCOpt effort standard.
[03/14 19:51:06   2380s] CCOpt::Phase::Initialization...
[03/14 19:51:06   2380s] Check Prerequisites...
[03/14 19:51:06   2380s] Leaving CCOpt scope - CheckPlace...
[03/14 19:51:06   2380s] OPERPROF: Starting checkPlace at level 1, MEM:1098.6M
[03/14 19:51:06   2380s] #spOpts: N=45 
[03/14 19:51:06   2380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1098.6M
[03/14 19:51:06   2380s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:51:06   2380s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:51:06   2380s] SiteArray: use 391,920 bytes
[03/14 19:51:06   2380s] SiteArray: current memory after site array memory allocation 1098.6M
[03/14 19:51:06   2380s] SiteArray: FP blocked sites are writable
[03/14 19:51:06   2380s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1098.6M
[03/14 19:51:06   2380s] Begin checking placement ... (start mem=1098.6M, init mem=1098.6M)
[03/14 19:51:06   2380s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.002, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.075, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.015, MEM:1098.6M
[03/14 19:51:06   2380s] *info: Placed = 13126         
[03/14 19:51:06   2380s] *info: Unplaced = 0           
[03/14 19:51:06   2380s] Placement Density:79.70%(20773/26063)
[03/14 19:51:06   2380s] Placement Density (including fixed std cells):79.70%(20773/26063)
[03/14 19:51:06   2380s] Finished check_place (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1098.6M)
[03/14 19:51:06   2380s] OPERPROF: Finished checkPlace at level 1, CPU:0.170, REAL:0.177, MEM:1098.6M
[03/14 19:51:06   2380s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:51:06   2380s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:06   2380s] UM:                                                                   Leaving CCOpt scope - CheckPlace
[03/14 19:51:06   2380s] Validating CTS configuration...
[03/14 19:51:06   2380s] Checking module port directions...
[03/14 19:51:06   2380s] Leaving CCOpt scope...
[03/14 19:51:06   2380s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:51:06   2380s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:06   2380s] UM:                                                                   Leaving CCOpt scope
[03/14 19:51:06   2380s] Checking module port directions done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:06   2380s] Non-default CCOpt properties:
[03/14 19:51:06   2380s] route_type is set for at least one key
[03/14 19:51:06   2380s] target_max_trans is set for at least one key
[03/14 19:51:06   2380s] target_skew is set for at least one key
[03/14 19:51:06   2380s] Using cell based legalization.
[03/14 19:51:06   2380s] OPERPROF: Starting DPlace-Init at level 1, MEM:1098.6M
[03/14 19:51:06   2380s] #spOpts: N=45 
[03/14 19:51:06   2380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1098.6M
[03/14 19:51:06   2380s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:51:06   2380s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:51:06   2380s] SiteArray: use 391,920 bytes
[03/14 19:51:06   2380s] SiteArray: current memory after site array memory allocation 1098.6M
[03/14 19:51:06   2380s] SiteArray: FP blocked sites are writable
[03/14 19:51:06   2380s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:51:06   2380s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.062, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.097, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:     Starting CMU at level 3, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1098.6M
[03/14 19:51:06   2380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.109, MEM:1098.6M
[03/14 19:51:06   2380s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1098.6MB).
[03/14 19:51:06   2380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.144, MEM:1098.6M
[03/14 19:51:06   2380s] (I)       Load db... (mem=1098.6M)
[03/14 19:51:06   2380s] (I)       Read data from FE... (mem=1098.6M)
[03/14 19:51:06   2380s] (I)       Read nodes and places... (mem=1098.6M)
[03/14 19:51:06   2380s] (I)       Number of ignored instance 0
[03/14 19:51:06   2380s] (I)       numMoveCells=13126, numMacros=0  numPads=402  numMultiRowHeightInsts=0
[03/14 19:51:06   2380s] (I)       Done Read nodes and places (cpu=0.030s, mem=1100.7M)
[03/14 19:51:06   2380s] (I)       Read rows... (mem=1100.7M)
[03/14 19:51:06   2380s] (I)       Done Read rows (cpu=0.000s, mem=1100.7M)
[03/14 19:51:06   2380s] (I)       Done Read data from FE (cpu=0.030s, mem=1100.7M)
[03/14 19:51:06   2380s] (I)       Done Load db (cpu=0.030s, mem=1100.7M)
[03/14 19:51:06   2380s] (I)       Constructing placeable region... (mem=1100.7M)
[03/14 19:51:06   2380s] (I)       Constructing bin map
[03/14 19:51:06   2380s] (I)       Initialize bin information with width=28000 height=28000
[03/14 19:51:06   2380s] (I)       Done constructing bin map
[03/14 19:51:06   2380s] (I)       Removing 0 blocked bin with high fixed inst density
[03/14 19:51:06   2380s] (I)       Compute region effective width... (mem=1100.7M)
[03/14 19:51:06   2380s] (I)       Done Compute region effective width (cpu=0.000s, mem=1100.7M)
[03/14 19:51:06   2380s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1100.7M)
[03/14 19:51:06   2380s] Route type trimming info:
[03/14 19:51:06   2380s]   No route type modifications were made.
[03/14 19:51:06   2380s] Accumulated time to calculate placeable region: 0
[03/14 19:51:06   2380s] (I)       Initializing Steiner engine. 
[03/14 19:51:07   2381s] End AAE Lib Interpolated Model. (MEM=1102.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:51:07   2381s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
[03/14 19:51:07   2381s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 0 of 3 cells
[03/14 19:51:07   2381s] Original list had 3 cells:
[03/14 19:51:07   2381s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[03/14 19:51:07   2381s] Library trimming was not able to trim any cells:
[03/14 19:51:07   2381s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[03/14 19:51:07   2381s] Accumulated time to calculate placeable region: 0
[03/14 19:51:08   2382s] Clock tree balancer configuration for clock_tree MY_CLK:
[03/14 19:51:08   2382s] Non-default CCOpt properties:
[03/14 19:51:08   2382s]   route_type (leaf): default_route_type_leaf (default: default)
[03/14 19:51:08   2382s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/14 19:51:08   2382s]   route_type (top): default_route_type_nonleaf (default: default)
[03/14 19:51:08   2382s] For power domain auto-default:
[03/14 19:51:08   2382s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[03/14 19:51:08   2382s]   Inverters:   
[03/14 19:51:08   2382s]   Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[03/14 19:51:08   2382s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 26062.680um^2
[03/14 19:51:08   2382s] Top Routing info:
[03/14 19:51:08   2382s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[03/14 19:51:08   2382s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[03/14 19:51:08   2382s] Trunk Routing info:
[03/14 19:51:08   2382s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[03/14 19:51:08   2382s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[03/14 19:51:08   2382s] Leaf Routing info:
[03/14 19:51:08   2382s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[03/14 19:51:08   2382s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[03/14 19:51:08   2382s] For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
[03/14 19:51:08   2382s]   Slew time target (leaf):    0.080ns
[03/14 19:51:08   2382s]   Slew time target (trunk):   0.080ns
[03/14 19:51:08   2382s]   Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
[03/14 19:51:08   2382s]   Buffer unit delay: 0.048ns
[03/14 19:51:08   2382s]   Buffer max distance: 594.462um
[03/14 19:51:08   2382s] Fastest wire driving cells and distances:
[03/14 19:51:08   2382s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=594.462um, saturatedSlew=0.068ns, speed=4307.695um per ns, cellArea=2.237um^2 per 1000um}
[03/14 19:51:08   2382s]   Clock gate: {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=735.442um, saturatedSlew=0.066ns, speed=5484.280um per ns, cellArea=10.489um^2 per 1000um}
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Logic Sizing Table:
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] ----------------------------------------------------------
[03/14 19:51:08   2382s] Cell    Instance count    Source    Eligible library cells
[03/14 19:51:08   2382s] ----------------------------------------------------------
[03/14 19:51:08   2382s]   (empty table)
[03/14 19:51:08   2382s] ----------------------------------------------------------
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Clock tree balancer configuration for skew_group MY_CLK:
[03/14 19:51:08   2382s]   Sources:                     pin clk
[03/14 19:51:08   2382s]   Total number of sinks:       1555
[03/14 19:51:08   2382s]   Delay constrained sinks:     1555
[03/14 19:51:08   2382s]   Non-leaf sinks:              0
[03/14 19:51:08   2382s]   Ignore pins:                 0
[03/14 19:51:08   2382s]  Timing corner default_emulate_delay_corner:setup.late:
[03/14 19:51:08   2382s]   Skew target:                 0.500ns
[03/14 19:51:08   2382s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 19:51:08   2382s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 19:51:08   2382s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 19:51:08   2382s] Primary reporting skew groups are:
[03/14 19:51:08   2382s] skew_group MY_CLK with 1555 clock sinks
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Via Selection for Estimated Routes (rule default):
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] ---------------------------------------------------------------------
[03/14 19:51:08   2382s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[03/14 19:51:08   2382s] Range                         (Ohm)    (fF)     (fs)     Only
[03/14 19:51:08   2382s] ---------------------------------------------------------------------
[03/14 19:51:08   2382s] metal1-metal2     via1_8      5.000    0.010    0.049    false
[03/14 19:51:08   2382s] metal2-metal3     via2_8      5.000    0.010    0.048    false
[03/14 19:51:08   2382s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[03/14 19:51:08   2382s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[03/14 19:51:08   2382s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[03/14 19:51:08   2382s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[03/14 19:51:08   2382s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[03/14 19:51:08   2382s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[03/14 19:51:08   2382s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[03/14 19:51:08   2382s] ---------------------------------------------------------------------
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] No ideal or dont_touch nets found in the clock tree
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Filtering reasons for cell type: buffer
[03/14 19:51:08   2382s] =======================================
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:08   2382s] Clock trees    Power domain    Reason                         Library cells
[03/14 19:51:08   2382s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:08   2382s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[03/14 19:51:08   2382s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Filtering reasons for cell type: inverter
[03/14 19:51:08   2382s] =========================================
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:08   2382s] Clock trees    Power domain    Reason                         Library cells
[03/14 19:51:08   2382s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:08   2382s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[03/14 19:51:08   2382s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.5)
[03/14 19:51:08   2382s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:08   2382s] UM:                                                                   Validating CTS configuration
[03/14 19:51:08   2382s] CCOpt configuration status: all checks passed.
[03/14 19:51:08   2382s] External - Set all clocks to propagated mode...
[03/14 19:51:08   2382s] Innovus will update I/O latencies
[03/14 19:51:08   2382s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:51:08   2382s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Check Prerequisites done. (took cpu=0:00:01.9 real=0:00:01.9)
[03/14 19:51:08   2382s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:08   2382s] UM:                                                                   Check Prerequisites
[03/14 19:51:08   2382s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.0 real=0:00:02.0)
[03/14 19:51:08   2382s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:08   2382s] UM:          2.58              3                                      CCOpt::Phase::Initialization
[03/14 19:51:08   2382s] Executing ccopt post-processing.
[03/14 19:51:08   2382s] Synthesizing clock trees with CCOpt...
[03/14 19:51:08   2382s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 19:51:08   2382s] CCOpt::Phase::PreparingToBalance...
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Positive (advancing) pin insertion delays
[03/14 19:51:08   2382s] =========================================
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Found 0 advances (0.000% of 1555 clock tree sinks)
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Negative (delaying) pin insertion delays
[03/14 19:51:08   2382s] ========================================
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Found 0 delays (0.000% of 1555 clock tree sinks)
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/14 19:51:08   2382s] ### Creating LA Mngr. totSessionCpu=0:39:43 mem=1141.0M
[03/14 19:51:08   2382s] ### Creating LA Mngr, finished. totSessionCpu=0:39:43 mem=1141.0M
[03/14 19:51:08   2382s] (I)       Reading DB...
[03/14 19:51:08   2382s] (I)       Read data from FE... (mem=1141.0M)
[03/14 19:51:08   2382s] (I)       Read nodes and places... (mem=1141.0M)
[03/14 19:51:08   2382s] (I)       Done Read nodes and places (cpu=0.020s, mem=1141.0M)
[03/14 19:51:08   2382s] (I)       Read nets... (mem=1141.0M)
[03/14 19:51:08   2382s] (I)       Done Read nets (cpu=0.080s, mem=1141.0M)
[03/14 19:51:08   2382s] (I)       Done Read data from FE (cpu=0.100s, mem=1141.0M)
[03/14 19:51:08   2382s] (I)       before initializing RouteDB syMemory usage = 1141.0 MB
[03/14 19:51:08   2382s] (I)       congestionReportName   : 
[03/14 19:51:08   2382s] (I)       layerRangeFor2DCongestion : 
[03/14 19:51:08   2382s] (I)       buildTerm2TermWires    : 1
[03/14 19:51:08   2382s] (I)       doTrackAssignment      : 1
[03/14 19:51:08   2382s] (I)       dumpBookshelfFiles     : 0
[03/14 19:51:08   2382s] (I)       numThreads             : 1
[03/14 19:51:08   2382s] (I)       bufferingAwareRouting  : false
[03/14 19:51:08   2382s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:51:08   2382s] (I)       honorPin               : false
[03/14 19:51:08   2382s] (I)       honorPinGuide          : true
[03/14 19:51:08   2382s] (I)       honorPartition         : false
[03/14 19:51:08   2382s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:51:08   2382s] (I)       allowPartitionCrossover: false
[03/14 19:51:08   2382s] (I)       honorSingleEntry       : true
[03/14 19:51:08   2382s] (I)       honorSingleEntryStrong : true
[03/14 19:51:08   2382s] (I)       handleViaSpacingRule   : false
[03/14 19:51:08   2382s] (I)       handleEolSpacingRule   : false
[03/14 19:51:08   2382s] (I)       PDConstraint           : none
[03/14 19:51:08   2382s] (I)       expBetterNDRHandling   : false
[03/14 19:51:08   2382s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:51:08   2382s] (I)       routingEffortLevel     : 3
[03/14 19:51:08   2382s] (I)       effortLevel            : standard
[03/14 19:51:08   2382s] [NR-eGR] minRouteLayer          : 2
[03/14 19:51:08   2382s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:51:08   2382s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:51:08   2382s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:51:08   2382s] (I)       numRowsPerGCell        : 1
[03/14 19:51:08   2382s] (I)       speedUpLargeDesign     : 0
[03/14 19:51:08   2382s] (I)       multiThreadingTA       : 1
[03/14 19:51:08   2382s] (I)       optimizationMode       : false
[03/14 19:51:08   2382s] (I)       routeSecondPG          : false
[03/14 19:51:08   2382s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:51:08   2382s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:51:08   2382s] (I)       punchThroughDistance   : 500.00
[03/14 19:51:08   2382s] (I)       scenicBound            : 1.15
[03/14 19:51:08   2382s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:51:08   2382s] (I)       source-to-sink ratio   : 0.00
[03/14 19:51:08   2382s] (I)       targetCongestionRatioH : 1.00
[03/14 19:51:08   2382s] (I)       targetCongestionRatioV : 1.00
[03/14 19:51:08   2382s] (I)       layerCongestionRatio   : 0.70
[03/14 19:51:08   2382s] (I)       m1CongestionRatio      : 0.10
[03/14 19:51:08   2382s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:51:08   2382s] (I)       localRouteEffort       : 1.00
[03/14 19:51:08   2382s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:51:08   2382s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:51:08   2382s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:51:08   2382s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:51:08   2382s] (I)       routeVias              : 
[03/14 19:51:08   2382s] (I)       readTROption           : true
[03/14 19:51:08   2382s] (I)       extraSpacingFactor     : 1.00
[03/14 19:51:08   2382s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:51:08   2382s] (I)       routeSelectedNetsOnly  : false
[03/14 19:51:08   2382s] (I)       clkNetUseMaxDemand     : false
[03/14 19:51:08   2382s] (I)       extraDemandForClocks   : 0
[03/14 19:51:08   2382s] (I)       steinerRemoveLayers    : false
[03/14 19:51:08   2382s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:51:08   2382s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:51:08   2382s] (I)       similarTopologyRoutingFast : false
[03/14 19:51:08   2382s] (I)       spanningTreeRefinement : false
[03/14 19:51:08   2382s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:51:08   2382s] (I)       starting read tracks
[03/14 19:51:08   2382s] (I)       build grid graph
[03/14 19:51:08   2382s] (I)       build grid graph start
[03/14 19:51:08   2382s] [NR-eGR] metal1 has no routable track
[03/14 19:51:08   2382s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:51:08   2382s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:51:08   2382s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:51:08   2382s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:51:08   2382s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:51:08   2382s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:51:08   2382s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:51:08   2382s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:51:08   2382s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:51:08   2382s] (I)       build grid graph end
[03/14 19:51:08   2382s] (I)       ===========================================================================
[03/14 19:51:08   2382s] (I)       == Report All Rule Vias ==
[03/14 19:51:08   2382s] (I)       ===========================================================================
[03/14 19:51:08   2382s] (I)        Via Rule : (Default)
[03/14 19:51:08   2382s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:51:08   2382s] (I)       ---------------------------------------------------------------------------
[03/14 19:51:08   2382s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:51:08   2382s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:51:08   2382s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:51:08   2382s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:51:08   2382s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:51:08   2382s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:51:08   2382s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:51:08   2382s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:51:08   2382s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:51:08   2382s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:51:08   2382s] (I)       ===========================================================================
[03/14 19:51:08   2382s] [NR-eGR] Read 38759 PG shapes in 0.010 seconds
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:51:08   2382s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:51:08   2382s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:51:08   2382s] (I)       readDataFromPlaceDB
[03/14 19:51:08   2382s] (I)       Read net information..
[03/14 19:51:08   2382s] (I)       Read testcase time = 0.010 seconds
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] [NR-eGR] Read numTotalNets=14082  numIgnoredNets=0
[03/14 19:51:08   2382s] (I)       early_global_route_priority property id does not exist.
[03/14 19:51:08   2382s] (I)       Start initializing grid graph
[03/14 19:51:08   2382s] (I)       End initializing grid graph
[03/14 19:51:08   2382s] (I)       Model blockages into capacity
[03/14 19:51:08   2382s] (I)       Read Num Blocks=38759  Num Prerouted Wires=0  Num CS=0
[03/14 19:51:08   2382s] (I)       Num blockages on layer 1: 7540
[03/14 19:51:08   2382s] (I)       Num blockages on layer 2: 7540
[03/14 19:51:08   2382s] (I)       Num blockages on layer 3: 7540
[03/14 19:51:08   2382s] (I)       Num blockages on layer 4: 7540
[03/14 19:51:08   2382s] (I)       Num blockages on layer 5: 6185
[03/14 19:51:08   2382s] (I)       Num blockages on layer 6: 2414
[03/14 19:51:08   2382s] (I)       Num blockages on layer 7: 0
[03/14 19:51:08   2382s] (I)       Num blockages on layer 8: 0
[03/14 19:51:08   2382s] (I)       Num blockages on layer 9: 0
[03/14 19:51:08   2382s] (I)       Modeling time = 0.010 seconds
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] (I)       Number of ignored nets = 0
[03/14 19:51:08   2382s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:51:08   2382s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 19:51:08   2382s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:51:08   2382s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:51:08   2382s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:51:08   2382s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:51:08   2382s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:51:08   2382s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:51:08   2382s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:51:08   2382s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 19:51:08   2382s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1141.0 MB
[03/14 19:51:08   2382s] (I)       Ndr track 0 does not exist
[03/14 19:51:08   2382s] (I)       Layer1  viaCost=200.00
[03/14 19:51:08   2382s] (I)       Layer2  viaCost=200.00
[03/14 19:51:08   2382s] (I)       Layer3  viaCost=100.00
[03/14 19:51:08   2382s] (I)       Layer4  viaCost=100.00
[03/14 19:51:08   2382s] (I)       Layer5  viaCost=100.00
[03/14 19:51:08   2382s] (I)       Layer6  viaCost=100.00
[03/14 19:51:08   2382s] (I)       Layer7  viaCost=100.00
[03/14 19:51:08   2382s] (I)       Layer8  viaCost=100.00
[03/14 19:51:08   2382s] (I)       Layer9  viaCost=100.00
[03/14 19:51:08   2382s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:51:08   2382s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:51:08   2382s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:51:08   2382s] (I)       Site width          :   380  (dbu)
[03/14 19:51:08   2382s] (I)       Row height          :  2800  (dbu)
[03/14 19:51:08   2382s] (I)       GCell width         :  2800  (dbu)
[03/14 19:51:08   2382s] (I)       GCell height        :  2800  (dbu)
[03/14 19:51:08   2382s] (I)       Grid                :   121   120    10
[03/14 19:51:08   2382s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:51:08   2382s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:51:08   2382s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:51:08   2382s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:51:08   2382s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:51:08   2382s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:51:08   2382s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:51:08   2382s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:51:08   2382s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:51:08   2382s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:51:08   2382s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:51:08   2382s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:51:08   2382s] (I)       --------------------------------------------------------
[03/14 19:51:08   2382s] 
[03/14 19:51:08   2382s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:51:08   2382s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560[03/14 19:51:08   2382s] [NR-eGR] ============ Routing rule table ============
[03/14 19:51:08   2382s] [NR-eGR] Rule id: 0  Nets: 14082 
  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:51:08   2382s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:51:08   2382s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:51:08   2382s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:51:08   2382s] [NR-eGR] ========================================
[03/14 19:51:08   2382s] [NR-eGR] 
[03/14 19:51:08   2382s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 19:51:08   2382s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:51:08   2382s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:51:08   2382s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:51:08   2382s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 19:51:08   2382s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 19:51:08   2382s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:51:08   2382s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:51:08   2382s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:51:08   2382s] (I)       After initializing earlyGlobalRoute syMemory usage = 1141.0 MB
[03/14 19:51:08   2382s] (I)       Loading and dumping file time : 0.17 seconds
[03/14 19:51:08   2382s] (I)       ============= Initialization =============
[03/14 19:51:08   2382s] (I)       totalPins=42660  totalGlobalPin=39140 (91.75%)
[03/14 19:51:08   2382s] (I)       total 2D Cap : 24825 = (12705 H, 12120 V)
[03/14 19:51:08   2382s] (I)       ============  Phase 1a Route ============
[03/14 19:51:08   2382s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [9, 10]
[03/14 19:51:08   2382s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=3
[03/14 19:51:08   2382s] (I)       Usage: 1400 = (609 H, 791 V) = (4.79% H, 6.53% V) = (8.526e+02um H, 1.107e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1b Route ============
[03/14 19:51:08   2382s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 1407 = (609 H, 798 V) = (4.79% H, 6.58% V) = (8.526e+02um H, 1.117e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 1.969800e+03um
[03/14 19:51:08   2382s] (I)       ============  Phase 1c Route ============
[03/14 19:51:08   2382s] (I)       Level2 Grid: 25 x 24
[03/14 19:51:08   2382s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 1407 = (609 H, 798 V) = (4.79% H, 6.58% V) = (8.526e+02um H, 1.117e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1d Route ============
[03/14 19:51:08   2382s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 1407 = (609 H, 798 V) = (4.79% H, 6.58% V) = (8.526e+02um H, 1.117e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1e Route ============
[03/14 19:51:08   2382s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 1407 = (609 H, 798 V) = (4.79% H, 6.58% V) = (8.526e+02um H, 1.117e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 1.969800e+03um
[03/14 19:51:08   2382s] [NR-eGR] 
[03/14 19:51:08   2382s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       total 2D Cap : 61147 = (24787 H, 36360 V)
[03/14 19:51:08   2382s] (I)       ============  Phase 1a Route ============
[03/14 19:51:08   2382s] [NR-eGR] Layer group 2: route 45 net(s) in layer range [7, 10]
[03/14 19:51:08   2382s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=7
[03/14 19:51:08   2382s] (I)       Usage: 9272 = (3052 H, 6220 V) = (12.31% H, 17.11% V) = (4.273e+03um H, 8.708e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1b Route ============
[03/14 19:51:08   2382s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:51:08   2382s] (I)       Usage: 9287 = (3062 H, 6225 V) = (12.35% H, 17.12% V) = (4.287e+03um H, 8.715e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       earlyGlobalRoute overflow of layer group 2: 2.34% H + 1.28% V. EstWL: 1.103200e+04um
[03/14 19:51:08   2382s] (I)       ============  Phase 1c Route ============
[03/14 19:51:08   2382s] (I)       Level2 Grid: 25 x 24
[03/14 19:51:08   2382s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 9287 = (3062 H, 6225 V) = (12.35% H, 17.12% V) = (4.287e+03um H, 8.715e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1d Route ============
[03/14 19:51:08   2382s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 9287 = (3062 H, 6225 V) = (12.35% H, 17.12% V) = (4.287e+03um H, 8.715e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1e Route ============
[03/14 19:51:08   2382s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 9287 = (3062 H, 6225 V) = (12.35% H, 17.12% V) = (4.287e+03um H, 8.715e+03um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 2.34% H + 1.28% V. EstWL: 1.103200e+04um
[03/14 19:51:08   2382s] [NR-eGR] 
[03/14 19:51:08   2382s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       total 2D Cap : 229307 = (86619 H, 142688 V)
[03/14 19:51:08   2382s] (I)       ============  Phase 1a Route ============
[03/14 19:51:08   2382s] [NR-eGR] Layer group 3: route 149 net(s) in layer range [4, 10]
[03/14 19:51:08   2382s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:51:08   2382s] (I)       Usage: 20229 = (9078 H, 11151 V) = (10.48% H, 7.81% V) = (1.271e+04um H, 1.561e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1b Route ============
[03/14 19:51:08   2382s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 20252 = (9091 H, 11161 V) = (10.50% H, 7.82% V) = (1.273e+04um H, 1.563e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       earlyGlobalRoute overflow of layer group 3: 0.70% H + 0.44% V. EstWL: 1.535100e+04um
[03/14 19:51:08   2382s] (I)       ============  Phase 1c Route ============
[03/14 19:51:08   2382s] (I)       Level2 Grid: 25 x 24
[03/14 19:51:08   2382s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 20252 = (9091 H, 11161 V) = (10.50% H, 7.82% V) = (1.273e+04um H, 1.563e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1d Route ============
[03/14 19:51:08   2382s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 20252 = (9091 H, 11161 V) = (10.50% H, 7.82% V) = (1.273e+04um H, 1.563e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1e Route ============
[03/14 19:51:08   2382s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 20252 = (9091 H, 11161 V) = (10.50% H, 7.82% V) = (1.273e+04um H, 1.563e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.70% H + 0.44% V. EstWL: 1.535100e+04um
[03/14 19:51:08   2382s] [NR-eGR] 
[03/14 19:51:08   2382s] (I)       Phase 1l runs 0.01 seconds
[03/14 19:51:08   2382s] (I)       total 2D Cap : 468249 = (226378 H, 241871 V)
[03/14 19:51:08   2382s] (I)       [03/14 19:51:08   2382s] [NR-eGR] Layer group 4: route 13875 net(s) in layer range [2, 10]
============  Phase 1a Route ============
[03/14 19:51:08   2382s] (I)       Phase 1a runs 0.04 seconds
[03/14 19:51:08   2382s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:51:08   2382s] (I)       Usage: 111147 = (47753 H, 63394 V) = (21.09% H, 26.21% V) = (6.685e+04um H, 8.875e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1b Route ============
[03/14 19:51:08   2382s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:51:08   2382s] (I)       Usage: 111284 = (47854 H, 63430 V) = (21.14% H, 26.22% V) = (6.700e+04um H, 8.880e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       earlyGlobalRoute overflow of layer group 4: 0.07% H + 1.42% V. EstWL: 1.274448e+05um
[03/14 19:51:08   2382s] (I)       ============  Phase 1c Route ============
[03/14 19:51:08   2382s] (I)       Level2 Grid: 25 x 24
[03/14 19:51:08   2382s] (I)       Phase 1c runs 0.01 seconds
[03/14 19:51:08   2382s] (I)       Usage: 111284 = (47854 H, 63430 V) = (21.14% H, 26.22% V) = (6.700e+04um H, 8.880e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1d Route ============
[03/14 19:51:08   2382s] (I)       Phase 1d runs 0.01 seconds
[03/14 19:51:08   2382s] (I)       Usage: 111304 = (47874 H, 63430 V) = (21.15% H, 26.22% V) = (6.702e+04um H, 8.880e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] (I)       ============  Phase 1e Route ============
[03/14 19:51:08   2382s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:08   2382s] (I)       Usage: 111304 = (47874 H, 63430 V) = (21.15% H, 26.22% V) = (6.702e+04um H, 8.880e+04um V)
[03/14 19:51:08   2382s] (I)       
[03/14 19:51:08   2382s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.07% H + 1.25% V. EstWL: 1.274728e+05um
[03/14 19:51:08   2382s] [NR-eGR] 
[03/14 19:51:09   2383s] (I)       Phase 1l runs 0.10 seconds
[03/14 19:51:09   2383s] (I)       ============  Phase 1l Route ============
[03/14 19:51:09   2383s] (I)       
[03/14 19:51:09   2383s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:51:09   2383s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/14 19:51:09   2383s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/14 19:51:09   2383s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/14 19:51:09   2383s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 19:51:09   2383s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:09   2383s] [NR-eGR]  metal2  (2)       290( 2.01%)        18( 0.12%)         1( 0.01%)   ( 2.15%) 
[03/14 19:51:09   2383s] [NR-eGR]  metal3  (3)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/14 19:51:09   2383s] [NR-eGR]  metal4  (4)       161( 1.12%)         2( 0.01%)         0( 0.00%)   ( 1.13%) 
[03/14 19:51:09   2383s] [NR-eGR]  metal5  (5)         4( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/14 19:51:09   2383s] [NR-eGR]  metal6  (6)        30( 0.24%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[03/14 19:51:09   2383s] [NR-eGR]  metal7  (7)        67( 0.76%)         0( 0.00%)         0( 0.00%)   ( 0.76%) 
[03/14 19:51:09   2383s] [NR-eGR]  metal8  (8)       289( 2.01%)         2( 0.01%)         0( 0.00%)   ( 2.02%) 
[03/14 19:51:09   2383s] [NR-eGR]  metal9  (9)       181( 1.45%)         0( 0.00%)         0( 0.00%)   ( 1.45%) 
[03/14 19:51:09   2383s] [NR-eGR] metal10 (10)        13( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/14 19:51:09   2383s] [NR-eGR] --------------------------------------------------------------------------------
[03/14 19:51:09   2383s] [NR-eGR] Total             1036( 0.88%)        22( 0.02%)         1( 0.00%)   ( 0.90%) 
[03/14 19:51:09   2383s] [NR-eGR] 
[03/14 19:51:09   2383s] (I)       Total Global Routing Runtime: 0.30 seconds
[03/14 19:51:09   2383s] (I)       total 2D Cap : 475097 = (230004 H, 245093 V)
[03/14 19:51:09   2383s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.14% V
[03/14 19:51:09   2383s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.14% V
[03/14 19:51:09   2383s] (I)       ============= track Assignment ============
[03/14 19:51:09   2383s] (I)       extract Global 3D Wires
[03/14 19:51:09   2383s] (I)       Extract Global WL : time=0.01
[03/14 19:51:09   2383s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[03/14 19:51:09   2383s] (I)       Initialization real time=0.00 seconds
[03/14 19:51:09   2383s] (I)       Run Multi-thread track assignment
[03/14 19:51:09   2383s] (I)       Kernel real time=0.26 seconds
[03/14 19:51:09   2383s] (I)       End Greedy Track Assignment
[03/14 19:51:09   2383s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:09   2383s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 42424
[03/14 19:51:09   2383s] [NR-eGR] metal2  (2V) length: 3.755009e+04um, number of vias: 52387
[03/14 19:51:09   2383s] [NR-eGR] metal3  (3H) length: 5.145546e+04um, number of vias: 17868
[03/14 19:51:09   2383s] [NR-eGR] metal4  (4V) length: 3.235876e+04um, number of vias: 5568
[03/14 19:51:09   2383s] [NR-eGR] metal5  (5H) length: 1.553498e+04um, number of vias: 3696
[03/14 19:51:09   2383s] [NR-eGR] metal6  (6V) length: 1.590029e+04um, number of vias: 1503
[03/14 19:51:09   2383s] [NR-eGR] metal7  (7H) length: 2.702684e+03um, number of vias: 1533
[03/14 19:51:09   2383s] [NR-eGR] metal8  (8V) length: 9.068299e+03um, number of vias: 663
[03/14 19:51:09   2383s] [NR-eGR] metal9  (9H) length: 2.374340e+03um, number of vias: 203
[03/14 19:51:09   2383s] [NR-eGR] metal10 (10V) length: 1.492240e+03um, number of vias: 0
[03/14 19:51:09   2383s] [NR-eGR] Total length: 1.684371e+05um, number of vias: 125845
[03/14 19:51:09   2383s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:09   2383s] [NR-eGR] Total eGR-routed clock nets wire length: 5.504560e+03um 
[03/14 19:51:09   2383s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:09   2383s] [NR-eGR] End Peak syMemory usage = 1084.6 MB
[03/14 19:51:09   2383s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.15 seconds
[03/14 19:51:09   2383s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.3)
[03/14 19:51:09   2383s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:09   2383s] UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
[03/14 19:51:09   2383s] Legalization setup...
[03/14 19:51:09   2383s] Using cell based legalization.
[03/14 19:51:09   2383s] OPERPROF: Starting DPlace-Init at level 1, MEM:1082.2M
[03/14 19:51:09   2383s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:09   2383s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1082.2M
[03/14 19:51:09   2383s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1082.2M
[03/14 19:51:09   2383s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 19:51:10   2383s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 19:51:10   2383s] SiteArray: use 391,920 bytes
[03/14 19:51:10   2383s] SiteArray: current memory after site array memory allocation 1082.2M
[03/14 19:51:10   2383s] SiteArray: FP blocked sites are writable
[03/14 19:51:10   2383s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 19:51:10   2383s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1082.2M
[03/14 19:51:10   2383s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.053, MEM:1082.2M
[03/14 19:51:10   2383s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.088, MEM:1082.2M
[03/14 19:51:10   2384s] OPERPROF:     Starting CMU at level 3, MEM:1082.2M
[03/14 19:51:10   2384s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1082.2M
[03/14 19:51:10   2384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1082.2M
[03/14 19:51:10   2384s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1082.2MB).
[03/14 19:51:10   2384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.136, MEM:1082.2M
[03/14 19:51:10   2384s] (I)       Load db... (mem=1082.2M)
[03/14 19:51:10   2384s] (I)       Read data from FE... (mem=1082.2M)
[03/14 19:51:10   2384s] (I)       Read nodes and places... (mem=1082.2M)
[03/14 19:51:10   2384s] (I)       Number of ignored instance 0
[03/14 19:51:10   2384s] (I)       numMoveCells=13126, numMacros=0  numPads=402  numMultiRowHeightInsts=0
[03/14 19:51:10   2384s] (I)       Done Read nodes and places (cpu=0.030s, mem=1084.3M)
[03/14 19:51:10   2384s] (I)       Read rows... (mem=1084.3M)
[03/14 19:51:10   2384s] (I)       Done Read rows (cpu=0.000s, mem=1084.3M)
[03/14 19:51:10   2384s] (I)       Done Read data from FE (cpu=0.030s, mem=1084.3M)
[03/14 19:51:10   2384s] (I)       Done Load db (cpu=0.030s, mem=1084.3M)
[03/14 19:51:10   2384s] (I)       Constructing placeable region... (mem=1084.3M)
[03/14 19:51:10   2384s] (I)       Constructing bin map
[03/14 19:51:10   2384s] (I)       Initialize bin information with width=28000 height=28000
[03/14 19:51:10   2384s] (I)       Done constructing bin map
[03/14 19:51:10   2384s] (I)       Removing 0 blocked bin with high fixed inst density
[03/14 19:51:10   2384s] (I)       Compute region effective width... (mem=1084.3M)
[03/14 19:51:10   2384s] (I)       Done Compute region effective width (cpu=0.000s, mem=1084.3M)
[03/14 19:51:10   2384s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1084.3M)
[03/14 19:51:10   2384s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:51:10   2384s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:10   2384s] UM:                                                                   Legalization setup
[03/14 19:51:10   2384s] Validating CTS configuration...
[03/14 19:51:10   2384s] Checking module port directions...
[03/14 19:51:10   2384s] Leaving CCOpt scope...
[03/14 19:51:10   2384s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:51:10   2384s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:10   2384s] UM:                                                                   Leaving CCOpt scope
[03/14 19:51:10   2384s] Checking module port directions done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:10   2384s] Non-default CCOpt properties:
[03/14 19:51:10   2384s] cts_merge_clock_gates is set for at least one key
[03/14 19:51:10   2384s] cts_merge_clock_logic is set for at least one key
[03/14 19:51:10   2384s] route_type is set for at least one key
[03/14 19:51:10   2384s] target_max_trans is set for at least one key
[03/14 19:51:10   2384s] target_skew is set for at least one key
[03/14 19:51:10   2384s] Route type trimming info:
[03/14 19:51:10   2384s]   No route type modifications were made.
[03/14 19:51:10   2384s] Accumulated time to calculate placeable region: 0
[03/14 19:51:10   2384s] (I)       Initializing Steiner engine. 
[03/14 19:51:10   2384s] Updating RC grid for preRoute extraction ...
[03/14 19:51:10   2384s] Initializing multi-corner capacitance tables ... 
[03/14 19:51:10   2384s] Initializing multi-corner resistance tables ...
[03/14 19:51:10   2384s] Rebuilding timing graph...
[03/14 19:51:11   2385s] Rebuilding timing graph done.
[03/14 19:51:11   2385s] End AAE Lib Interpolated Model. (MEM=1086.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:51:11   2385s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
[03/14 19:51:11   2385s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 0 of 3 cells
[03/14 19:51:11   2385s] Original list had 3 cells:
[03/14 19:51:11   2385s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[03/14 19:51:11   2385s] Library trimming was not able to trim any cells:
[03/14 19:51:11   2385s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[03/14 19:51:11   2385s] Accumulated time to calculate placeable region: 0
[03/14 19:51:12   2386s] Clock tree balancer configuration for clock_tree MY_CLK:
[03/14 19:51:12   2386s] Non-default CCOpt properties:
[03/14 19:51:12   2386s]   cts_merge_clock_gates: true (default: false)
[03/14 19:51:12   2386s]   cts_merge_clock_logic: true (default: false)
[03/14 19:51:12   2386s]   route_type (leaf): default_route_type_leaf (default: default)
[03/14 19:51:12   2386s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/14 19:51:12   2386s]   route_type (top): default_route_type_nonleaf (default: default)
[03/14 19:51:12   2386s] For power domain auto-default:
[03/14 19:51:12   2386s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[03/14 19:51:12   2386s]   Inverters:   
[03/14 19:51:12   2386s]   Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[03/14 19:51:12   2386s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 26062.680um^2
[03/14 19:51:12   2386s] Top Routing info:
[03/14 19:51:12   2386s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[03/14 19:51:12   2386s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[03/14 19:51:12   2386s] Trunk Routing info:
[03/14 19:51:12   2386s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[03/14 19:51:12   2386s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[03/14 19:51:12   2386s] Leaf Routing info:
[03/14 19:51:12   2386s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[03/14 19:51:12   2386s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[03/14 19:51:12   2386s] For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
[03/14 19:51:12   2386s]   Slew time target (leaf):    0.080ns
[03/14 19:51:12   2386s]   Slew time target (trunk):   0.080ns
[03/14 19:51:12   2386s]   Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
[03/14 19:51:12   2386s]   Buffer unit delay: 0.048ns
[03/14 19:51:12   2386s]   Buffer max distance: 594.462um
[03/14 19:51:12   2386s] Fastest wire driving cells and distances:
[03/14 19:51:12   2386s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=594.462um, saturatedSlew=0.068ns, speed=4307.695um per ns, cellArea=2.237um^2 per 1000um}
[03/14 19:51:12   2386s]   Clock gate: {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=735.442um, saturatedSlew=0.066ns, speed=5484.280um per ns, cellArea=10.489um^2 per 1000um}
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] Logic Sizing Table:
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] ----------------------------------------------------------
[03/14 19:51:12   2386s] Cell    Instance count    Source    Eligible library cells
[03/14 19:51:12   2386s] ----------------------------------------------------------
[03/14 19:51:12   2386s]   (empty table)
[03/14 19:51:12   2386s] ----------------------------------------------------------
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] Clock tree balancer configuration for skew_group MY_CLK:
[03/14 19:51:12   2386s]   Sources:                     pin clk
[03/14 19:51:12   2386s]   Total number of sinks:       1555
[03/14 19:51:12   2386s]   Delay constrained sinks:     1555
[03/14 19:51:12   2386s]   Non-leaf sinks:              0
[03/14 19:51:12   2386s]   Ignore pins:                 0
[03/14 19:51:12   2386s]  Timing corner default_emulate_delay_corner:setup.late:
[03/14 19:51:12   2386s]   Skew target:                 0.500ns
[03/14 19:51:12   2386s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 19:51:12   2386s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 19:51:12   2386s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 19:51:12   2386s] Primary reporting skew groups are:
[03/14 19:51:12   2386s] skew_group MY_CLK with 1555 clock sinks
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] Via Selection for Estimated Routes (rule default):
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] ---------------------------------------------------------------------
[03/14 19:51:12   2386s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[03/14 19:51:12   2386s] Range                         (Ohm)    (fF)     (fs)     Only
[03/14 19:51:12   2386s] ---------------------------------------------------------------------
[03/14 19:51:12   2386s] metal1-metal2     via1_8      5.000    0.010    0.049    false
[03/14 19:51:12   2386s] metal2-metal3     via2_8      5.000    0.010    0.048    false
[03/14 19:51:12   2386s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[03/14 19:51:12   2386s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[03/14 19:51:12   2386s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[03/14 19:51:12   2386s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[03/14 19:51:12   2386s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[03/14 19:51:12   2386s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[03/14 19:51:12   2386s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[03/14 19:51:12   2386s] ---------------------------------------------------------------------
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] No ideal or dont_touch nets found in the clock tree
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] Filtering reasons for cell type: buffer
[03/14 19:51:12   2386s] =======================================
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:12   2386s] Clock trees    Power domain    Reason                         Library cells
[03/14 19:51:12   2386s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:12   2386s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[03/14 19:51:12   2386s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] Filtering reasons for cell type: inverter
[03/14 19:51:12   2386s] =========================================
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:12   2386s] Clock trees    Power domain    Reason                         Library cells
[03/14 19:51:12   2386s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:12   2386s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[03/14 19:51:12   2386s] -------------------------------------------------------------------------------------------------------------
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] 
[03/14 19:51:12   2386s] Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
[03/14 19:51:12   2386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:12   2386s] UM:                                                                   Validating CTS configuration
[03/14 19:51:12   2386s] CCOpt configuration status: all checks passed.
[03/14 19:51:12   2386s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/14 19:51:12   2386s] No exclusion drivers are needed.
[03/14 19:51:12   2386s] Antenna diode management...
[03/14 19:51:12   2386s]   Found 0 antenna diodes in the clock trees.
[03/14 19:51:12   2386s]   
[03/14 19:51:12   2386s] Antenna diode management done.
[03/14 19:51:12   2386s] Adding driver cells for primary IOs...
[03/14 19:51:12   2386s]   
[03/14 19:51:12   2386s]   ----------------------------------------------------------------------------------------------
[03/14 19:51:12   2386s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/14 19:51:12   2386s]   ----------------------------------------------------------------------------------------------
[03/14 19:51:12   2386s]     (empty table)
[03/14 19:51:12   2386s]   ----------------------------------------------------------------------------------------------
[03/14 19:51:12   2386s]   
[03/14 19:51:12   2386s]   
[03/14 19:51:12   2386s] Adding driver cells for primary IOs done.
[03/14 19:51:12   2386s] Adding driver cell for primary IO roots...
[03/14 19:51:12   2386s] Adding driver cell for primary IO roots done.
[03/14 19:51:12   2386s] Maximizing clock DAG abstraction...
[03/14 19:51:12   2386s] Maximizing clock DAG abstraction done.
[03/14 19:51:12   2386s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.7 real=0:00:03.8)
[03/14 19:51:12   2386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:12   2386s] UM:                                                                   CCOpt::Phase::PreparingToBalance
[03/14 19:51:12   2386s] Synthesizing clock trees...
[03/14 19:51:12   2386s]   Preparing To Balance...
[03/14 19:51:12   2386s] OPERPROF: Starting DPlace-Init at level 1, MEM:1134.1M
[03/14 19:51:12   2386s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:12   2386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1134.1M
[03/14 19:51:12   2386s] OPERPROF:     Starting CMU at level 3, MEM:1134.1M
[03/14 19:51:12   2386s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1134.1M
[03/14 19:51:12   2386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1134.1M
[03/14 19:51:12   2386s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1134.1MB).
[03/14 19:51:12   2386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.073, MEM:1134.1M
[03/14 19:51:12   2386s]   Merging duplicate siblings in DAG...
[03/14 19:51:12   2386s]     Clock DAG stats before merging:
[03/14 19:51:12   2386s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/14 19:51:12   2386s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/14 19:51:12   2386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:12   2386s] UM:                                                                   before merging
[03/14 19:51:12   2386s]     Resynthesising clock tree into netlist...
[03/14 19:51:12   2386s]       Reset timing graph...
[03/14 19:51:12   2386s] Ignoring AAE DB Resetting ...
[03/14 19:51:12   2386s]       Reset timing graph done.
[03/14 19:51:12   2386s]     Resynthesising clock tree into netlist done.
[03/14 19:51:12   2386s]     
[03/14 19:51:12   2386s]     Disconnecting clock tree from netlist...
[03/14 19:51:12   2386s]     Disconnecting clock tree from netlist done.
[03/14 19:51:12   2386s]   Merging duplicate siblings in DAG done.
[03/14 19:51:12   2386s]   Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/14 19:51:12   2386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:12   2386s] UM:                                                                   Preparing To Balance
[03/14 19:51:12   2386s]   CCOpt::Phase::Construction...
[03/14 19:51:12   2386s]   Stage::Clustering...
[03/14 19:51:12   2386s]   Clustering...
[03/14 19:51:12   2386s]     Initialize for clustering...
[03/14 19:51:12   2386s]     Clock DAG stats before clustering:
[03/14 19:51:12   2386s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/14 19:51:12   2386s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/14 19:51:12   2386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:12   2386s] UM:                                                                   before clustering
[03/14 19:51:12   2386s]     Computing max distances from locked parents...
[03/14 19:51:12   2386s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/14 19:51:12   2386s]     Computing max distances from locked parents done.
[03/14 19:51:12   2386s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:12   2386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:12   2386s] UM:                                                                   Initialize for clustering
[03/14 19:51:12   2386s]     Bottom-up phase...
[03/14 19:51:12   2386s]     Clustering clock_tree MY_CLK...
[03/14 19:51:13   2387s]       Rebuilding timing graph...
[03/14 19:51:14   2388s]       Rebuilding timing graph done.
[03/14 19:51:14   2388s] End AAE Lib Interpolated Model. (MEM=1124.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:51:15   2389s]     Clustering clock_tree MY_CLK done.
[03/14 19:51:15   2389s]     Clock DAG stats after bottom-up phase:
[03/14 19:51:15   2389s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:15   2389s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:15   2389s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/14 19:51:15   2389s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:15   2389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:15   2389s] UM:                                                                   after bottom-up phase
[03/14 19:51:15   2389s]     Bottom-up phase done. (took cpu=0:00:02.8 real=0:00:02.9)
[03/14 19:51:15   2389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:15   2389s] UM:                                                                   Bottom-up phase
[03/14 19:51:15   2389s]     Legalizing clock trees...
[03/14 19:51:15   2389s]     Resynthesising clock tree into netlist...
[03/14 19:51:15   2389s]       Reset timing graph...
[03/14 19:51:16   2389s] Ignoring AAE DB Resetting ...
[03/14 19:51:16   2389s]       Reset timing graph done.
[03/14 19:51:16   2389s]     Resynthesising clock tree into netlist done.
[03/14 19:51:16   2389s]     Commiting net attributes....
[03/14 19:51:16   2389s]     Commiting net attributes. done.
[03/14 19:51:16   2389s]     Leaving CCOpt scope - ClockRefiner...
[03/14 19:51:16   2389s] Assigned high priority to 1580 cells.
[03/14 19:51:16   2389s]     Performing a single pass refine place with FGC disabled for datapath.
[03/14 19:51:16   2389s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1124.6M
[03/14 19:51:16   2389s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1124.6M
[03/14 19:51:16   2389s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:16   2390s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1124.6M
[03/14 19:51:16   2390s] OPERPROF:       Starting CMU at level 4, MEM:1124.6M
[03/14 19:51:16   2390s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:1124.6M
[03/14 19:51:16   2390s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:1124.6M
[03/14 19:51:16   2390s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1124.6MB).
[03/14 19:51:16   2390s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.072, MEM:1124.6M
[03/14 19:51:16   2390s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.072, MEM:1124.6M
[03/14 19:51:16   2390s] OPERPROF: Starting RefinePlace at level 1, MEM:1124.6M
[03/14 19:51:16   2390s] *** Starting place_detail (0:39:50 mem=1124.6M) ***
[03/14 19:51:16   2390s] Total net bbox length = 1.377e+05 (5.869e+04 7.898e+04) (ext = 6.355e+03)
[03/14 19:51:16   2390s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:51:16   2390s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1124.6M
[03/14 19:51:16   2390s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1124.6M
[03/14 19:51:16   2390s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1124.6M
[03/14 19:51:16   2390s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1124.6M
[03/14 19:51:16   2390s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1124.6M
[03/14 19:51:16   2390s] Starting refinePlace ...
[03/14 19:51:16   2390s] ** Cut row section cpu time 0:00:00.0.
[03/14 19:51:16   2390s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 19:51:16   2390s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1124.6MB) @(0:39:50 - 0:39:50).
[03/14 19:51:16   2390s] Move report: preRPlace moves 220 insts, mean move: 0.51 um, max move: 2.35 um
[03/14 19:51:16   2390s] 	Max move on inst (cpuregs_reg[22][9]): (93.67, 131.46) --> (92.72, 130.06)
[03/14 19:51:16   2390s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[03/14 19:51:16   2390s] wireLenOptFixPriorityInst 1555 inst fixed
[03/14 19:51:16   2390s] 
[03/14 19:51:16   2390s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 19:51:17   2391s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:51:17   2391s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=1124.6MB) @(0:39:50 - 0:39:51).
[03/14 19:51:17   2391s] Move report: Detail placement moves 220 insts, mean move: 0.51 um, max move: 2.35 um
[03/14 19:51:17   2391s] 	Max move on inst (cpuregs_reg[22][9]): (93.67, 131.46) --> (92.72, 130.06)
[03/14 19:51:17   2391s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1124.6MB
[03/14 19:51:17   2391s] Statistics of distance of Instance movement in refine placement:
[03/14 19:51:17   2391s]   maximum (X+Y) =         2.35 um
[03/14 19:51:17   2391s]   inst (cpuregs_reg[22][9]) with max move: (93.67, 131.46) -> (92.72, 130.06)
[03/14 19:51:17   2391s]   mean    (X+Y) =         0.51 um
[03/14 19:51:17   2391s] Total instances moved : 220
[03/14 19:51:17   2391s] Summary Report:
[03/14 19:51:17   2391s] Instances move: 220 (out of 13151 movable)
[03/14 19:51:17   2391s] Instances flipped: 0
[03/14 19:51:17   2391s] Mean displacement: 0.51 um
[03/14 19:51:17   2391s] Max displacement: 2.35 um (Instance: cpuregs_reg[22][9]) (93.67, 131.46) -> (92.72, 130.06)
[03/14 19:51:17   2391s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[03/14 19:51:17   2391s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.000, REAL:1.010, MEM:1124.6M
[03/14 19:51:17   2391s] Total net bbox length = 1.377e+05 (5.872e+04 7.901e+04) (ext = 6.355e+03)
[03/14 19:51:17   2391s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1124.6MB
[03/14 19:51:17   2391s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1124.6MB) @(0:39:50 - 0:39:51).
[03/14 19:51:17   2391s] *** Finished place_detail (0:39:51 mem=1124.6M) ***
[03/14 19:51:17   2391s] OPERPROF: Finished RefinePlace at level 1, CPU:1.090, REAL:1.108, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF: Starting DPlace-Init at level 1, MEM:1124.6M
[03/14 19:51:17   2391s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:17   2391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF:     Starting CMU at level 3, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.050, MEM:1124.6M
[03/14 19:51:17   2391s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1124.6MB).
[03/14 19:51:17   2391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.084, MEM:1124.6M
[03/14 19:51:17   2391s]     Moved 30, flipped 9 and cell swapped 0 of 1580 clock instance(s) during refinement.
[03/14 19:51:17   2391s]     The largest move was 2.35 microns for cpuregs_reg[22][9].
[03/14 19:51:17   2391s] Moved 0 and flipped 0 of 25 clock instances (excluding sinks) during refinement
[03/14 19:51:17   2391s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/14 19:51:17   2391s] Moved 30 and flipped 9 of 1555 clock sinks during refinement.
[03/14 19:51:17   2391s] The largest move for clock sinks was 2.35 microns. The inst with this movement was cpuregs_reg[22][9]
[03/14 19:51:17   2391s] Revert refine place priority changes on 0 cells.
[03/14 19:51:17   2391s] OPERPROF: Starting DPlace-Init at level 1, MEM:1124.6M
[03/14 19:51:17   2391s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:17   2391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF:     Starting CMU at level 3, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1124.6M
[03/14 19:51:17   2391s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1124.6MB).
[03/14 19:51:17   2391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:1124.6M
[03/14 19:51:17   2391s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:01.6)
[03/14 19:51:17   2391s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:17   2391s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[03/14 19:51:17   2391s]     Disconnecting clock tree from netlist...
[03/14 19:51:17   2391s]     Disconnecting clock tree from netlist done.
[03/14 19:51:17   2391s] OPERPROF: Starting DPlace-Init at level 1, MEM:1124.6M
[03/14 19:51:17   2391s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:17   2391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF:     Starting CMU at level 3, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1124.6M
[03/14 19:51:17   2391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:1124.6M
[03/14 19:51:17   2391s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1124.6MB).
[03/14 19:51:17   2391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:1124.6M
[03/14 19:51:17   2391s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[03/14 19:51:18   2391s]     Rebuilding timing graph...
[03/14 19:51:18   2392s]     Rebuilding timing graph done.
[03/14 19:51:18   2392s] End AAE Lib Interpolated Model. (MEM=1124.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:51:18   2392s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 19:51:18   2392s]     
[03/14 19:51:18   2392s]     Clock tree legalization - Histogram:
[03/14 19:51:18   2392s]     ====================================
[03/14 19:51:18   2392s]     
[03/14 19:51:18   2392s]     --------------------------------
[03/14 19:51:18   2392s]     Movement (um)    Number of cells
[03/14 19:51:18   2392s]     --------------------------------
[03/14 19:51:18   2392s]       (empty table)
[03/14 19:51:18   2392s]     --------------------------------
[03/14 19:51:18   2392s]     
[03/14 19:51:18   2392s]     
[03/14 19:51:18   2392s]     Clock tree legalization - There are no Movements:
[03/14 19:51:18   2392s]     =================================================
[03/14 19:51:18   2392s]     
[03/14 19:51:18   2392s]     ---------------------------------------------
[03/14 19:51:18   2392s]     Movement (um)    Desired     Achieved    Node
[03/14 19:51:18   2392s]                      location    location    
[03/14 19:51:18   2392s]     ---------------------------------------------
[03/14 19:51:18   2392s]       (empty table)
[03/14 19:51:18   2392s]     ---------------------------------------------
[03/14 19:51:18   2392s]     
[03/14 19:51:18   2392s]     Legalizing clock trees done. (took cpu=0:00:02.9 real=0:00:03.0)
[03/14 19:51:18   2392s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:18   2392s] UM:                                                                   Legalizing clock trees
[03/14 19:51:19   2392s]     Clock DAG stats after 'Clustering':
[03/14 19:51:19   2392s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:19   2392s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:19   2392s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:19   2392s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:19   2392s]       wire capacitance : top=0.000fF, trunk=75.670fF, leaf=593.352fF, total=669.023fF
[03/14 19:51:19   2392s]       wire lengths     : top=0.000um, trunk=748.870um, leaf=5340.296um, total=6089.167um
[03/14 19:51:19   2392s]     Clock DAG net violations after 'Clustering': none
[03/14 19:51:19   2392s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/14 19:51:19   2392s]       Trunk : target=0.080ns count=1 avg=0.028ns sd=0.000ns min=0.028ns max=0.028ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:19   2392s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:19   2392s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/14 19:51:19   2392s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:19   2392s]     Primary reporting skew groups after 'Clustering':
[03/14 19:51:19   2392s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.138, avg=0.122, sd=0.011], skew [0.041 vs 0.500], 100% {0.097, 0.138} (wid=0.035 ws=0.034) (gid=0.104 gs=0.013)
[03/14 19:51:19   2392s]       min path sink: instr_ori_reg/CK
[03/14 19:51:19   2392s]       max path sink: cpuregs_reg[31][10]/CK
[03/14 19:51:19   2392s]     Skew group summary after 'Clustering':
[03/14 19:51:19   2392s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.138, avg=0.122, sd=0.011], skew [0.041 vs 0.500], 100% {0.097, 0.138} (wid=0.035 ws=0.034) (gid=0.104 gs=0.013)
[03/14 19:51:19   2392s]     Clock network insertion delays are now [0.097ns, 0.138ns] average 0.122ns std.dev 0.011ns
[03/14 19:51:19   2392s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:19   2392s]     Legalizer new API calls during this step: 236 succeeded with high effort: 236 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:19   2392s]   Clustering done. (took cpu=0:00:06.2 real=0:00:06.3)
[03/14 19:51:19   2393s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:19   2393s] UM:                                                                   Clustering
[03/14 19:51:19   2393s] 
[03/14 19:51:19   2393s] Post-Clustering Statistics Report
[03/14 19:51:19   2393s] =================================
[03/14 19:51:19   2393s] 
[03/14 19:51:19   2393s] Fanout Statistics:
[03/14 19:51:19   2393s] 
[03/14 19:51:19   2393s] --------------------------------------------------------------------------------------------------------------
[03/14 19:51:19   2393s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/14 19:51:19   2393s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[03/14 19:51:19   2393s] --------------------------------------------------------------------------------------------------------------
[03/14 19:51:19   2393s] Trunk         2      13.000       1        25       16.971      {1 <= 5, 1 <= 25}
[03/14 19:51:19   2393s] Leaf         25      62.200      56        69        2.930      {2 <= 58, 7 <= 61, 12 <= 64, 3 <= 67, 1 <= 70}
[03/14 19:51:19   2393s] --------------------------------------------------------------------------------------------------------------
[03/14 19:51:19   2393s] 
[03/14 19:51:19   2393s] Clustering Failure Statistics:
[03/14 19:51:19   2393s] 
[03/14 19:51:19   2393s] ----------------------------------------------
[03/14 19:51:19   2393s] Net Type    Clusters    Clusters    Transition
[03/14 19:51:19   2393s]             Tried       Failed      Failures
[03/14 19:51:19   2393s] ----------------------------------------------
[03/14 19:51:19   2393s] Leaf           61          36           36
[03/14 19:51:19   2393s] ----------------------------------------------
[03/14 19:51:19   2393s] 
[03/14 19:51:19   2393s] Clustering Partition Statistics:
[03/14 19:51:19   2393s] 
[03/14 19:51:19   2393s] --------------------------------------------------------------------------------------
[03/14 19:51:19   2393s] Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[03/14 19:51:19   2393s]             Fraction    Fraction    Count        Size        Size    Size    Size
[03/14 19:51:19   2393s] --------------------------------------------------------------------------------------
[03/14 19:51:19   2393s] Leaf         0.000       1.000          1        1555.000    1555    1555      0.000
[03/14 19:51:19   2393s] --------------------------------------------------------------------------------------
[03/14 19:51:19   2393s] 
[03/14 19:51:19   2393s] 
[03/14 19:51:19   2393s]   Looking for fanout violations...
[03/14 19:51:19   2393s]   Looking for fanout violations done.
[03/14 19:51:19   2393s]   Update congestion based capacitance...
[03/14 19:51:19   2393s]   Resynthesising clock tree into netlist...
[03/14 19:51:19   2393s]     Reset timing graph...
[03/14 19:51:19   2393s] Ignoring AAE DB Resetting ...
[03/14 19:51:19   2393s]     Reset timing graph done.
[03/14 19:51:19   2393s]   Resynthesising clock tree into netlist done.
[03/14 19:51:19   2393s]   Updating congestion map to accurately time the clock tree...
[03/14 19:51:19   2393s]     Routing unrouted datapath nets connected to clock instances...
[03/14 19:51:19   2393s]       Routed 0 unrouted datapath nets connected to clock instances
[03/14 19:51:19   2393s]     Routing unrouted datapath nets connected to clock instances done.
[03/14 19:51:19   2393s]     Leaving CCOpt scope - extractRC...
[03/14 19:51:19   2393s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[03/14 19:51:19   2393s] Extraction called for design 'picorv32' of instances=13151 and nets=14982 using extraction engine 'pre_route' .
[03/14 19:51:19   2393s] pre_route RC Extraction called for design picorv32.
[03/14 19:51:19   2393s] RC Extraction called in multi-corner(1) mode.
[03/14 19:51:19   2393s] RCMode: PreRoute
[03/14 19:51:19   2393s]       RC Corner Indexes            0   
[03/14 19:51:19   2393s] Capacitance Scaling Factor   : 1.00000 
[03/14 19:51:19   2393s] Resistance Scaling Factor    : 1.00000 
[03/14 19:51:19   2393s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 19:51:19   2393s] Clock Res. Scaling Factor    : 1.00000 
[03/14 19:51:19   2393s] Shrink Factor                : 1.00000
[03/14 19:51:19   2393s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 19:51:19   2393s] Using capacitance table file ...
[03/14 19:51:19   2393s] Updating RC grid for preRoute extraction ...
[03/14 19:51:19   2393s] Initializing multi-corner capacitance tables ... 
[03/14 19:51:19   2393s] Initializing multi-corner resistance tables ...
[03/14 19:51:20   2393s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1082.320M)
[03/14 19:51:20   2393s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/14 19:51:20   2393s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 19:51:20   2393s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:20   2393s] UM:                                                                   Leaving CCOpt scope - extractRC
[03/14 19:51:20   2393s]   Updating congestion map to accurately time the clock tree done.
[03/14 19:51:20   2393s]   Disconnecting clock tree from netlist...
[03/14 19:51:20   2393s]   Disconnecting clock tree from netlist done.
[03/14 19:51:20   2393s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[03/14 19:51:20   2393s]   Rebuilding timing graph...
[03/14 19:51:20   2394s]   Rebuilding timing graph done.
[03/14 19:51:20   2394s] End AAE Lib Interpolated Model. (MEM=1084.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:51:20   2394s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 19:51:21   2394s]   Clock DAG stats After congestion update:
[03/14 19:51:21   2394s]     cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:21   2394s]     cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:21   2394s]     cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:21   2394s]     sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:21   2394s]     wire capacitance : top=0.000fF, trunk=75.914fF, leaf=594.390fF, total=670.303fF
[03/14 19:51:21   2394s]     wire lengths     : top=0.000um, trunk=748.870um, leaf=5340.296um, total=6089.167um
[03/14 19:51:21   2394s]   Clock DAG net violations After congestion update: none
[03/14 19:51:21   2394s]   Clock DAG primary half-corner transition distribution After congestion update:
[03/14 19:51:21   2394s]     Trunk : target=0.080ns count=1 avg=0.028ns sd=0.000ns min=0.028ns max=0.028ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2394s]     Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2394s]   Clock DAG library cell distribution After congestion update {count}:
[03/14 19:51:21   2394s]      Bufs: CLKBUF_X3: 25 
[03/14 19:51:21   2394s]   Primary reporting skew groups After congestion update:
[03/14 19:51:21   2394s]     skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:21   2394s]       min path sink: instr_ori_reg/CK
[03/14 19:51:21   2394s]       max path sink: cpuregs_reg[31][10]/CK
[03/14 19:51:21   2394s]   Skew group summary After congestion update:
[03/14 19:51:21   2394s]     skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:21   2394s]   Clock network insertion delays are now [0.096ns, 0.139ns] average 0.122ns std.dev 0.011ns
[03/14 19:51:21   2394s]   Update congestion based capacitance done. (took cpu=0:00:01.9 real=0:00:01.9)
[03/14 19:51:21   2394s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:21   2394s] UM:                                                                   Update congestion based capacitance
[03/14 19:51:21   2394s]   Stage::Clustering done. (took cpu=0:00:08.3 real=0:00:08.4)
[03/14 19:51:21   2395s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:21   2395s] UM:                                                                   Stage::Clustering
[03/14 19:51:21   2395s]   Stage::DRV Fixing...
[03/14 19:51:21   2395s]   Fixing clock tree slew time and max cap violations...
[03/14 19:51:21   2395s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/14 19:51:21   2395s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/14 19:51:21   2395s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:21   2395s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:21   2395s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:21   2395s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:21   2395s]       wire capacitance : top=0.000fF, trunk=75.914fF, leaf=594.390fF, total=670.303fF
[03/14 19:51:21   2395s]       wire lengths     : top=0.000um, trunk=748.870um, leaf=5340.296um, total=6089.167um
[03/14 19:51:21   2395s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/14 19:51:21   2395s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/14 19:51:21   2395s]       Trunk : target=0.080ns count=1 avg=0.028ns sd=0.000ns min=0.028ns max=0.028ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2395s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2395s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/14 19:51:21   2395s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:21   2395s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/14 19:51:21   2395s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:21   2395s]       min path sink: instr_ori_reg/CK
[03/14 19:51:21   2395s]       max path sink: cpuregs_reg[31][10]/CK
[03/14 19:51:21   2395s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/14 19:51:21   2395s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:21   2395s]     Clock network insertion delays are now [0.096ns, 0.139ns] average 0.122ns std.dev 0.011ns
[03/14 19:51:21   2395s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:21   2395s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:21   2395s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:21   2395s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:21   2395s] UM:                                                                   Fixing clock tree slew time and max cap violations
[03/14 19:51:21   2395s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/14 19:51:21   2395s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/14 19:51:21   2395s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 19:51:21   2395s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:21   2395s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:21   2395s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:21   2395s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:21   2395s]       wire capacitance : top=0.000fF, trunk=75.914fF, leaf=594.390fF, total=670.303fF
[03/14 19:51:21   2395s]       wire lengths     : top=0.000um, trunk=748.870um, leaf=5340.296um, total=6089.167um
[03/14 19:51:21   2395s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/14 19:51:21   2395s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 19:51:21   2395s]       Trunk : target=0.080ns count=1 avg=0.028ns sd=0.000ns min=0.028ns max=0.028ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2395s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2395s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/14 19:51:21   2395s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:21   2395s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 19:51:21   2395s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:21   2395s]       min path sink: instr_ori_reg/CK
[03/14 19:51:21   2395s]       max path sink: cpuregs_reg[31][10]/CK
[03/14 19:51:21   2395s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 19:51:21   2395s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:21   2395s]     Clock network insertion delays are now [0.096ns, 0.139ns] average 0.122ns std.dev 0.011ns
[03/14 19:51:21   2395s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:21   2395s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:21   2395s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:21   2395s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:21   2395s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[03/14 19:51:21   2395s]   Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/14 19:51:21   2395s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:21   2395s] UM:                                                                   Stage::DRV Fixing
[03/14 19:51:21   2395s]   Stage::Insertion Delay Reduction...
[03/14 19:51:21   2395s]   Removing unnecessary root buffering...
[03/14 19:51:21   2395s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/14 19:51:21   2395s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:21   2395s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:21   2395s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:21   2395s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:21   2395s]       wire capacitance : top=0.000fF, trunk=75.914fF, leaf=594.390fF, total=670.303fF
[03/14 19:51:21   2395s]       wire lengths     : top=0.000um, trunk=748.870um, leaf=5340.296um, total=6089.167um
[03/14 19:51:21   2395s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/14 19:51:21   2395s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/14 19:51:21   2395s]       Trunk : target=0.080ns count=1 avg=0.028ns sd=0.000ns min=0.028ns max=0.028ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2395s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2395s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/14 19:51:21   2395s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:21   2395s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/14 19:51:21   2395s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:21   2395s]       min path sink: instr_ori_reg/CK
[03/14 19:51:21   2395s]       max path sink: cpuregs_reg[31][10]/CK
[03/14 19:51:21   2395s]     Skew group summary after 'Removing unnecessary root buffering':
[03/14 19:51:21   2395s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:21   2395s]     Clock network insertion delays are now [0.096ns, 0.139ns] average 0.122ns std.dev 0.011ns
[03/14 19:51:21   2395s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:21   2395s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:21   2395s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:21   2395s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:21   2395s] UM:                                                                   Removing unnecessary root buffering
[03/14 19:51:21   2395s]   Removing unconstrained drivers...
[03/14 19:51:21   2395s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/14 19:51:21   2395s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:21   2395s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:21   2395s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:21   2395s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:21   2395s]       wire capacitance : top=0.000fF, trunk=75.914fF, leaf=594.390fF, total=670.303fF
[03/14 19:51:21   2395s]       wire lengths     : top=0.000um, trunk=748.870um, leaf=5340.296um, total=6089.167um
[03/14 19:51:21   2395s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/14 19:51:21   2395s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/14 19:51:21   2395s]       Trunk : target=0.080ns count=1 avg=0.028ns sd=0.000ns min=0.028ns max=0.028ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2395s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:21   2395s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/14 19:51:21   2395s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:22   2395s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/14 19:51:22   2395s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:22   2395s]       min path sink: instr_ori_reg/CK
[03/14 19:51:22   2395s]       max path sink: cpuregs_reg[31][10]/CK
[03/14 19:51:22   2395s]     Skew group summary after 'Removing unconstrained drivers':
[03/14 19:51:22   2395s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:22   2395s]     Clock network insertion delays are now [0.096ns, 0.139ns] average 0.122ns std.dev 0.011ns
[03/14 19:51:22   2395s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:22   2395s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:22   2395s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:22   2395s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:22   2395s] UM:                                                                   Removing unconstrained drivers
[03/14 19:51:22   2395s]   Reducing insertion delay 1...
[03/14 19:51:22   2395s] Accumulated time to calculate placeable region: 0
[03/14 19:51:22   2396s] Accumulated time to calculate placeable region: 0
[03/14 19:51:22   2396s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/14 19:51:22   2396s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:22   2396s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:22   2396s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:22   2396s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:22   2396s]       wire capacitance : top=0.000fF, trunk=75.914fF, leaf=594.390fF, total=670.303fF
[03/14 19:51:22   2396s]       wire lengths     : top=0.000um, trunk=748.870um, leaf=5340.296um, total=6089.167um
[03/14 19:51:22   2396s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/14 19:51:22   2396s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/14 19:51:22   2396s]       Trunk : target=0.080ns count=1 avg=0.028ns sd=0.000ns min=0.028ns max=0.028ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:22   2396s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:22   2396s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/14 19:51:22   2396s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:22   2396s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/14 19:51:22   2396s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:22   2396s]       min path sink: instr_ori_reg/CK
[03/14 19:51:22   2396s]       max path sink: cpuregs_reg[31][10]/CK
[03/14 19:51:22   2396s]     Skew group summary after 'Reducing insertion delay 1':
[03/14 19:51:22   2396s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:22   2396s]     Clock network insertion delays are now [0.096ns, 0.139ns] average 0.122ns std.dev 0.011ns
[03/14 19:51:22   2396s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:22   2396s]     Legalizer new API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:22   2396s]   Reducing insertion delay 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/14 19:51:22   2396s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:22   2396s] UM:                                                                   Reducing insertion delay 1
[03/14 19:51:22   2396s]   Removing longest path buffering...
[03/14 19:51:22   2396s]     Clock DAG stats after 'Removing longest path buffering':
[03/14 19:51:22   2396s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:22   2396s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:22   2396s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:22   2396s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:22   2396s]       wire capacitance : top=0.000fF, trunk=75.914fF, leaf=594.390fF, total=670.303fF
[03/14 19:51:22   2396s]       wire lengths     : top=0.000um, trunk=748.870um, leaf=5340.296um, total=6089.167um
[03/14 19:51:22   2396s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/14 19:51:22   2396s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/14 19:51:22   2396s]       Trunk : target=0.080ns count=1 avg=0.028ns sd=0.000ns min=0.028ns max=0.028ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:22   2396s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:22   2396s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/14 19:51:22   2396s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:22   2396s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/14 19:51:22   2396s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:22   2396s]       min path sink: instr_ori_reg/CK
[03/14 19:51:22   2396s]       max path sink: cpuregs_reg[31][10]/CK
[03/14 19:51:22   2396s]     Skew group summary after 'Removing longest path buffering':
[03/14 19:51:22   2396s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.139, avg=0.122, sd=0.011], skew [0.043 vs 0.500], 100% {0.096, 0.139} (wid=0.035 ws=0.034) (gid=0.104 gs=0.012)
[03/14 19:51:22   2396s]     Clock network insertion delays are now [0.096ns, 0.139ns] average 0.122ns std.dev 0.011ns
[03/14 19:51:22   2396s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:22   2396s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:22   2396s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:22   2396s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:22   2396s] UM:                                                                   Removing longest path buffering
[03/14 19:51:22   2396s]   Reducing insertion delay 2...
[03/14 19:51:25   2398s] Path optimization required 282 stage delay updates 
[03/14 19:51:25   2398s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/14 19:51:25   2398s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:25   2398s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:25   2398s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:25   2398s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:25   2398s]       wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:25   2398s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:25   2398s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/14 19:51:25   2398s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/14 19:51:25   2398s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:25   2398s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:25   2398s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/14 19:51:25   2398s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:25   2398s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/14 19:51:25   2398s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:25   2398s]       min path sink: instr_ori_reg/CK
[03/14 19:51:25   2398s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:25   2398s]     Skew group summary after 'Reducing insertion delay 2':
[03/14 19:51:25   2398s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:25   2398s]     Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:25   2398s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:25   2398s]     Legalizer new API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:25   2398s]   Reducing insertion delay 2 done. (took cpu=0:00:02.5 real=0:00:02.5)
[03/14 19:51:25   2399s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:25   2399s] UM:                                                                   Reducing insertion delay 2
[03/14 19:51:25   2399s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:03.6 real=0:00:03.6)
[03/14 19:51:25   2399s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:25   2399s] UM:                                                                   Stage::Insertion Delay Reduction
[03/14 19:51:25   2399s]   CCOpt::Phase::Construction done. (took cpu=0:00:12.4 real=0:00:12.6)
[03/14 19:51:25   2399s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:25   2399s] UM:                                                                   CCOpt::Phase::Construction
[03/14 19:51:25   2399s]   CCOpt::Phase::Implementation...
[03/14 19:51:25   2399s]   Stage::Reducing Power...
[03/14 19:51:25   2399s]   Improving clock tree routing...
[03/14 19:51:25   2399s]     Iteration 1...
[03/14 19:51:25   2399s]     Iteration 1 done.
[03/14 19:51:25   2399s]     Clock DAG stats after 'Improving clock tree routing':
[03/14 19:51:25   2399s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:25   2399s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:25   2399s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:25   2399s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:25   2399s]       wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:25   2399s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:25   2399s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/14 19:51:25   2399s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/14 19:51:25   2399s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:25   2399s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:25   2399s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/14 19:51:25   2399s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:25   2399s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/14 19:51:25   2399s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:25   2399s]       min path sink: instr_ori_reg/CK
[03/14 19:51:25   2399s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:25   2399s]     Skew group summary after 'Improving clock tree routing':
[03/14 19:51:25   2399s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:25   2399s]     Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:25   2399s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:25   2399s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:25   2399s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:25   2399s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:25   2399s] UM:                                                                   Improving clock tree routing
[03/14 19:51:25   2399s]   Reducing clock tree power 1...
[03/14 19:51:25   2399s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/14 19:51:25   2399s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:51:25   2399s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:25   2399s] UM:                                                                   Legalizing clock trees
[03/14 19:51:25   2399s]     100% 
[03/14 19:51:25   2399s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/14 19:51:25   2399s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:25   2399s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:25   2399s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:25   2399s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:25   2399s]       wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:25   2399s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:25   2399s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/14 19:51:25   2399s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/14 19:51:25   2399s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:25   2399s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:25   2399s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/14 19:51:25   2399s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:26   2399s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/14 19:51:26   2399s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:26   2399s]       min path sink: instr_ori_reg/CK
[03/14 19:51:26   2399s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:26   2399s]     Skew group summary after 'Reducing clock tree power 1':
[03/14 19:51:26   2399s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:26   2399s]     Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:26   2399s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:26   2399s]     Legalizer new API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:26   2399s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.4)
[03/14 19:51:26   2399s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:26   2399s] UM:                                                                   Reducing clock tree power 1
[03/14 19:51:26   2399s]   Reducing clock tree power 2...
[03/14 19:51:26   2399s] Path optimization required 0 stage delay updates 
[03/14 19:51:26   2399s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/14 19:51:26   2399s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:26   2399s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:26   2399s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:26   2399s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:26   2399s]       wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:26   2399s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:26   2399s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/14 19:51:26   2399s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/14 19:51:26   2399s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:26   2399s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:26   2399s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/14 19:51:26   2399s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:26   2399s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/14 19:51:26   2399s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:26   2399s]       min path sink: instr_ori_reg/CK
[03/14 19:51:26   2399s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:26   2399s]     Skew group summary after 'Reducing clock tree power 2':
[03/14 19:51:26   2399s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:26   2399s]     Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:26   2399s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:26   2399s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:26   2399s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:26   2399s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:26   2399s] UM:                                                                   Reducing clock tree power 2
[03/14 19:51:26   2399s]   Stage::Reducing Power done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/14 19:51:26   2400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:26   2400s] UM:                                                                   Stage::Reducing Power
[03/14 19:51:26   2400s]   Stage::Balancing...
[03/14 19:51:26   2400s]   Approximately balancing fragments step...
[03/14 19:51:26   2400s]     Resolve constraints - Approximately balancing fragments...
[03/14 19:51:26   2400s]     Resolving skew group constraints...
[03/14 19:51:26   2400s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[03/14 19:51:26   2400s]     Resolving skew group constraints done.
[03/14 19:51:26   2400s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/14 19:51:26   2400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:26   2400s] UM:                                                                   Resolve constraints - Approximately balancing fragments
[03/14 19:51:26   2400s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/14 19:51:26   2400s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/14 19:51:26   2400s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:26   2400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:26   2400s] UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[03/14 19:51:26   2400s]     Approximately balancing fragments...
[03/14 19:51:26   2400s]       Moving gates to improve sub-tree skew...
[03/14 19:51:26   2400s]         Tried: 27 Succeeded: 0
[03/14 19:51:26   2400s]         Topology Tried: 0 Succeeded: 0
[03/14 19:51:26   2400s]         0 Succeeded with SS ratio
[03/14 19:51:26   2400s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/14 19:51:26   2400s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/14 19:51:27   2400s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/14 19:51:27   2400s]           cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:27   2400s]           cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:27   2400s]           cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:27   2400s]           sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:27   2400s]           wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:27   2400s]           wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:27   2400s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/14 19:51:27   2400s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/14 19:51:27   2400s]           Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2400s]           Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2400s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/14 19:51:27   2400s]            Bufs: CLKBUF_X3: 25 
[03/14 19:51:27   2400s]         Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:27   2400s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:27   2400s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:27   2400s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:27   2400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:27   2400s] UM:                                                                   Moving gates to improve sub-tree skew
[03/14 19:51:27   2400s]       Approximately balancing fragments bottom up...
[03/14 19:51:27   2400s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/14 19:51:27   2400s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/14 19:51:27   2400s]           cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:27   2400s]           cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:27   2400s]           cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:27   2400s]           sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:27   2400s]           wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:27   2400s]           wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:27   2400s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/14 19:51:27   2400s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/14 19:51:27   2400s]           Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2400s]           Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2400s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/14 19:51:27   2400s]            Bufs: CLKBUF_X3: 25 
[03/14 19:51:27   2400s]         Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:27   2400s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:27   2400s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:27   2400s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:51:27   2400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:27   2400s] UM:                                                                   Approximately balancing fragments bottom up
[03/14 19:51:27   2400s]       Approximately balancing fragments, wire and cell delays...
[03/14 19:51:27   2400s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/14 19:51:27   2401s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/14 19:51:27   2401s]           cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:27   2401s]           cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:27   2401s]           cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:27   2401s]           sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:27   2401s]           wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:27   2401s]           wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:27   2401s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/14 19:51:27   2401s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/14 19:51:27   2401s]           Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2401s]           Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2401s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/14 19:51:27   2401s]            Bufs: CLKBUF_X3: 25 
[03/14 19:51:27   2401s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/14 19:51:27   2401s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:27   2401s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:27   2401s] UM:                                                                   Approximately balancing fragments, wire and cell delays
[03/14 19:51:27   2401s]     Approximately balancing fragments done.
[03/14 19:51:27   2401s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/14 19:51:27   2401s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:27   2401s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:27   2401s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:27   2401s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:27   2401s]       wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:27   2401s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:27   2401s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/14 19:51:27   2401s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/14 19:51:27   2401s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2401s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2401s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/14 19:51:27   2401s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:27   2401s]     Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:27   2401s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:27   2401s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:27   2401s]   Approximately balancing fragments step done. (took cpu=0:00:01.1 real=0:00:01.1)
[03/14 19:51:27   2401s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:27   2401s] UM:                                                                   Approximately balancing fragments step
[03/14 19:51:27   2401s]   Clock DAG stats after Approximately balancing fragments:
[03/14 19:51:27   2401s]     cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:27   2401s]     cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:27   2401s]     cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:27   2401s]     sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:27   2401s]     wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:27   2401s]     wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:27   2401s]   Clock DAG net violations after Approximately balancing fragments: none
[03/14 19:51:27   2401s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/14 19:51:27   2401s]     Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2401s]     Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2401s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/14 19:51:27   2401s]      Bufs: CLKBUF_X3: 25 
[03/14 19:51:27   2401s]   Primary reporting skew groups after Approximately balancing fragments:
[03/14 19:51:27   2401s]     skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:27   2401s]       min path sink: instr_ori_reg/CK
[03/14 19:51:27   2401s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:27   2401s]   Skew group summary after Approximately balancing fragments:
[03/14 19:51:27   2401s]     skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:27   2401s]   Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:27   2401s]   Improving fragments clock skew...
[03/14 19:51:27   2401s]     Clock DAG stats after 'Improving fragments clock skew':
[03/14 19:51:27   2401s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:27   2401s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:27   2401s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:27   2401s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:27   2401s]       wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:27   2401s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:27   2401s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/14 19:51:27   2401s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/14 19:51:27   2401s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2401s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:27   2401s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/14 19:51:27   2401s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:27   2401s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/14 19:51:27   2401s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:27   2401s]       min path sink: instr_ori_reg/CK
[03/14 19:51:27   2401s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:27   2401s]     Skew group summary after 'Improving fragments clock skew':
[03/14 19:51:27   2401s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:27   2401s]     Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:27   2401s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:27   2401s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:27   2401s]   Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:51:28   2401s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:28   2401s] UM:                                                                   Improving fragments clock skew
[03/14 19:51:28   2401s]   Approximately balancing step...
[03/14 19:51:28   2401s]     Resolve constraints - Approximately balancing...
[03/14 19:51:28   2401s]     Resolving skew group constraints...
[03/14 19:51:28   2401s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[03/14 19:51:28   2401s]     Resolving skew group constraints done.
[03/14 19:51:28   2401s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:51:28   2401s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:28   2401s] UM:                                                                   Resolve constraints - Approximately balancing
[03/14 19:51:28   2401s]     Approximately balancing...
[03/14 19:51:28   2401s]       Approximately balancing, wire and cell delays...
[03/14 19:51:28   2401s]       Approximately balancing, wire and cell delays, iteration 1...
[03/14 19:51:28   2401s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/14 19:51:28   2401s]           cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:28   2401s]           cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:28   2401s]           cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:28   2401s]           sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:28   2401s]           wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:28   2401s]           wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:28   2401s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/14 19:51:28   2401s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/14 19:51:28   2401s]           Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:28   2401s]           Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:28   2401s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/14 19:51:28   2401s]            Bufs: CLKBUF_X3: 25 
[03/14 19:51:28   2401s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/14 19:51:28   2401s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:28   2401s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:28   2401s] UM:                                                                   Approximately balancing, wire and cell delays
[03/14 19:51:28   2401s]     Approximately balancing done.
[03/14 19:51:28   2401s]     Clock DAG stats after 'Approximately balancing step':
[03/14 19:51:28   2401s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:28   2401s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:28   2401s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:28   2401s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:28   2401s]       wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:28   2401s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:28   2401s]     Clock DAG net violations after 'Approximately balancing step': none
[03/14 19:51:28   2401s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/14 19:51:28   2401s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:28   2401s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:28   2401s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/14 19:51:28   2401s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:28   2402s]     Primary reporting skew groups after 'Approximately balancing step':
[03/14 19:51:28   2402s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:28   2402s]       min path sink: instr_ori_reg/CK
[03/14 19:51:28   2402s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:28   2402s]     Skew group summary after 'Approximately balancing step':
[03/14 19:51:28   2402s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:28   2402s]     Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:28   2402s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:28   2402s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:28   2402s]   Approximately balancing step done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 19:51:28   2402s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:28   2402s] UM:                                                                   Approximately balancing step
[03/14 19:51:28   2402s]   Fixing clock tree overload...
[03/14 19:51:28   2402s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/14 19:51:28   2402s]     Clock DAG stats after 'Fixing clock tree overload':
[03/14 19:51:28   2402s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:28   2402s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:28   2402s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:28   2402s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:28   2402s]       wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:28   2402s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:28   2402s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/14 19:51:28   2402s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/14 19:51:28   2402s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:28   2402s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:28   2402s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/14 19:51:28   2402s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:28   2402s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/14 19:51:28   2402s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:28   2402s]       min path sink: instr_ori_reg/CK
[03/14 19:51:28   2402s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:28   2402s]     Skew group summary after 'Fixing clock tree overload':
[03/14 19:51:28   2402s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:28   2402s]     Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:28   2402s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:28   2402s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:28   2402s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:28   2402s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:28   2402s] UM:                                                                   Fixing clock tree overload
[03/14 19:51:28   2402s]   Approximately balancing paths...
[03/14 19:51:28   2402s]     Added 0 buffers.
[03/14 19:51:28   2402s]     Clock DAG stats after 'Approximately balancing paths':
[03/14 19:51:28   2402s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:28   2402s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:28   2402s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:28   2402s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:28   2402s]       wire capacitance : top=0.000fF, trunk=74.191fF, leaf=593.814fF, total=668.006fF
[03/14 19:51:28   2402s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:28   2402s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/14 19:51:28   2402s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/14 19:51:28   2402s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:28   2402s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:28   2402s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/14 19:51:28   2402s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:28   2402s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/14 19:51:28   2402s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:28   2402s]       min path sink: instr_ori_reg/CK
[03/14 19:51:28   2402s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:28   2402s]     Skew group summary after 'Approximately balancing paths':
[03/14 19:51:28   2402s]       skew_group MY_CLK: insertion delay [min=0.096, max=0.133, avg=0.121, sd=0.010], skew [0.037 vs 0.500], 100% {0.096, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.012)
[03/14 19:51:28   2402s]     Clock network insertion delays are now [0.096ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:28   2402s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:28   2402s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:28   2402s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:28   2402s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:28   2402s] UM:                                                                   Approximately balancing paths
[03/14 19:51:28   2402s]   Stage::Balancing done. (took cpu=0:00:02.4 real=0:00:02.5)
[03/14 19:51:28   2402s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:28   2402s] UM:                                                                   Stage::Balancing
[03/14 19:51:28   2402s]   Stage::Polishing...
[03/14 19:51:28   2402s]   Resynthesising clock tree into netlist...
[03/14 19:51:29   2402s]     Reset timing graph...
[03/14 19:51:29   2402s] Ignoring AAE DB Resetting ...
[03/14 19:51:29   2402s]     Reset timing graph done.
[03/14 19:51:29   2402s]   Resynthesising clock tree into netlist done.
[03/14 19:51:29   2402s]   Updating congestion map to accurately time the clock tree...
[03/14 19:51:29   2402s]     Routing unrouted datapath nets connected to clock instances...
[03/14 19:51:29   2402s]       Routed 0 unrouted datapath nets connected to clock instances
[03/14 19:51:29   2402s]     Routing unrouted datapath nets connected to clock instances done.
[03/14 19:51:29   2402s]     Leaving CCOpt scope - extractRC...
[03/14 19:51:29   2402s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[03/14 19:51:29   2402s] Extraction called for design 'picorv32' of instances=13151 and nets=14982 using extraction engine 'pre_route' .
[03/14 19:51:29   2402s] pre_route RC Extraction called for design picorv32.
[03/14 19:51:29   2402s] RC Extraction called in multi-corner(1) mode.
[03/14 19:51:29   2402s] RCMode: PreRoute
[03/14 19:51:29   2402s]       RC Corner Indexes            0   
[03/14 19:51:29   2402s] Capacitance Scaling Factor   : 1.00000 
[03/14 19:51:29   2402s] Resistance Scaling Factor    : 1.00000 
[03/14 19:51:29   2402s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 19:51:29   2402s] Clock Res. Scaling Factor    : 1.00000 
[03/14 19:51:29   2402s] Shrink Factor                : 1.00000
[03/14 19:51:29   2402s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 19:51:29   2402s] Using capacitance table file ...
[03/14 19:51:29   2402s] Updating RC grid for preRoute extraction ...
[03/14 19:51:29   2402s] Initializing multi-corner capacitance tables ... 
[03/14 19:51:29   2403s] Initializing multi-corner resistance tables ...
[03/14 19:51:29   2403s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1085.375M)
[03/14 19:51:29   2403s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/14 19:51:29   2403s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 19:51:29   2403s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:29   2403s] UM:                                                                   Leaving CCOpt scope - extractRC
[03/14 19:51:29   2403s]   Updating congestion map to accurately time the clock tree done.
[03/14 19:51:29   2403s]   Disconnecting clock tree from netlist...
[03/14 19:51:29   2403s]   Disconnecting clock tree from netlist done.
[03/14 19:51:29   2403s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[03/14 19:51:29   2403s]   Rebuilding timing graph...
[03/14 19:51:30   2404s]   Rebuilding timing graph done.
[03/14 19:51:30   2404s] End AAE Lib Interpolated Model. (MEM=1087.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:51:30   2404s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 19:51:30   2404s]   Clock DAG stats After congestion update:
[03/14 19:51:30   2404s]     cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:30   2404s]     cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:30   2404s]     cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:30   2404s]     sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:30   2404s]     wire capacitance : top=0.000fF, trunk=74.196fF, leaf=593.780fF, total=667.976fF
[03/14 19:51:30   2404s]     wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:30   2404s]   Clock DAG net violations After congestion update: none
[03/14 19:51:30   2404s]   Clock DAG primary half-corner transition distribution After congestion update:
[03/14 19:51:30   2404s]     Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:30   2404s]     Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:30   2404s]   Clock DAG library cell distribution After congestion update {count}:
[03/14 19:51:30   2404s]      Bufs: CLKBUF_X3: 25 
[03/14 19:51:30   2404s]   Primary reporting skew groups After congestion update:
[03/14 19:51:30   2404s]     skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:30   2404s]       min path sink: instr_ori_reg/CK
[03/14 19:51:30   2404s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:30   2404s]   Skew group summary After congestion update:
[03/14 19:51:30   2404s]     skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:30   2404s]   Clock network insertion delays are now [0.097ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:30   2404s]   Merging balancing drivers for power...
[03/14 19:51:30   2404s]     Tried: 27 Succeeded: 0
[03/14 19:51:30   2404s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/14 19:51:30   2404s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:30   2404s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:30   2404s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:30   2404s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:30   2404s]       wire capacitance : top=0.000fF, trunk=74.196fF, leaf=593.780fF, total=667.976fF
[03/14 19:51:30   2404s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:30   2404s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/14 19:51:30   2404s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/14 19:51:30   2404s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:30   2404s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:30   2404s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/14 19:51:30   2404s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:30   2404s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/14 19:51:30   2404s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:30   2404s]       min path sink: instr_ori_reg/CK
[03/14 19:51:30   2404s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:30   2404s]     Skew group summary after 'Merging balancing drivers for power':
[03/14 19:51:30   2404s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:30   2404s]     Clock network insertion delays are now [0.097ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:30   2404s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:30   2404s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:30   2404s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:31   2404s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:31   2404s] UM:                                                                   Merging balancing drivers for power
[03/14 19:51:31   2404s]   Improving clock skew...
[03/14 19:51:31   2404s]     Clock DAG stats after 'Improving clock skew':
[03/14 19:51:31   2404s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:31   2404s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:31   2404s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:31   2404s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:31   2404s]       wire capacitance : top=0.000fF, trunk=74.196fF, leaf=593.780fF, total=667.976fF
[03/14 19:51:31   2404s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:31   2404s]     Clock DAG net violations after 'Improving clock skew': none
[03/14 19:51:31   2404s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/14 19:51:31   2404s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:31   2404s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:31   2404s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/14 19:51:31   2404s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:31   2404s]     Primary reporting skew groups after 'Improving clock skew':
[03/14 19:51:31   2404s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:31   2404s]       min path sink: instr_ori_reg/CK
[03/14 19:51:31   2404s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:31   2404s]     Skew group summary after 'Improving clock skew':
[03/14 19:51:31   2404s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:31   2404s]     Clock network insertion delays are now [0.097ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:31   2404s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:31   2404s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:31   2404s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:31   2404s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:31   2404s] UM:                                                                   Improving clock skew
[03/14 19:51:31   2404s]   Reducing clock tree power 3...
[03/14 19:51:31   2404s]     Initial gate capacitance is (rise=1513.514fF fall=1364.420fF).
[03/14 19:51:31   2404s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/14 19:51:31   2405s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:51:31   2405s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:31   2405s] UM:                                                                   Legalizing clock trees
[03/14 19:51:31   2405s]     100% 
[03/14 19:51:31   2405s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/14 19:51:31   2405s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:31   2405s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:31   2405s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:31   2405s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:31   2405s]       wire capacitance : top=0.000fF, trunk=74.196fF, leaf=593.780fF, total=667.976fF
[03/14 19:51:31   2405s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:31   2405s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/14 19:51:31   2405s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/14 19:51:31   2405s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:31   2405s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:31   2405s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/14 19:51:31   2405s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:31   2405s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/14 19:51:31   2405s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:31   2405s]       min path sink: instr_ori_reg/CK
[03/14 19:51:31   2405s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:31   2405s]     Skew group summary after 'Reducing clock tree power 3':
[03/14 19:51:31   2405s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:31   2405s]     Clock network insertion delays are now [0.097ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:31   2405s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:31   2405s]     Legalizer new API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:31   2405s]   Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/14 19:51:31   2405s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:31   2405s] UM:                                                                   Reducing clock tree power 3
[03/14 19:51:31   2405s]   Improving insertion delay...
[03/14 19:51:31   2405s]     Clock DAG stats after 'Improving insertion delay':
[03/14 19:51:31   2405s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:31   2405s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:31   2405s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:31   2405s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:31   2405s]       wire capacitance : top=0.000fF, trunk=74.196fF, leaf=593.780fF, total=667.976fF
[03/14 19:51:31   2405s]       wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:31   2405s]     Clock DAG net violations after 'Improving insertion delay': none
[03/14 19:51:31   2405s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/14 19:51:31   2405s]       Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:31   2405s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:31   2405s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/14 19:51:31   2405s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:31   2405s]     Primary reporting skew groups after 'Improving insertion delay':
[03/14 19:51:31   2405s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:31   2405s]       min path sink: instr_ori_reg/CK
[03/14 19:51:31   2405s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:31   2405s]     Skew group summary after 'Improving insertion delay':
[03/14 19:51:31   2405s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:31   2405s]     Clock network insertion delays are now [0.097ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:31   2405s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:31   2405s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:31   2405s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:31   2405s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:31   2405s] UM:                                                                   Improving insertion delay
[03/14 19:51:31   2405s]   Wire Opt OverFix...
[03/14 19:51:31   2405s]     Wire Capacitance Reduction...
[03/14 19:51:31   2405s]       Artificially removing short and long paths...
[03/14 19:51:31   2405s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:31   2405s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:31   2405s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:51:31   2405s]       Clock DAG stats after 'Wire Capacitance Reduction':
[03/14 19:51:31   2405s]         cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:31   2405s]         cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:31   2405s]         cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:31   2405s]         sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:31   2405s]         wire capacitance : top=0.000fF, trunk=74.196fF, leaf=593.780fF, total=667.976fF
[03/14 19:51:31   2405s]         wire lengths     : top=0.000um, trunk=729.135um, leaf=5334.642um, total=6063.776um
[03/14 19:51:31   2405s]       Clock DAG net violations after 'Wire Capacitance Reduction': none
[03/14 19:51:31   2405s]       Clock DAG primary half-corner transition distribution after 'Wire Capacitance Reduction':
[03/14 19:51:31   2405s]         Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:31   2405s]         Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:31   2405s]       Clock DAG library cell distribution after 'Wire Capacitance Reduction' {count}:
[03/14 19:51:31   2405s]          Bufs: CLKBUF_X3: 25 
[03/14 19:51:31   2405s]       Primary reporting skew groups after 'Wire Capacitance Reduction':
[03/14 19:51:31   2405s]         skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:31   2405s]       min path sink: instr_ori_reg/CK
[03/14 19:51:31   2405s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:32   2405s]       Skew group summary after 'Wire Capacitance Reduction':
[03/14 19:51:32   2405s]         skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:32   2405s]       Clock network insertion delays are now [0.097ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:32   2405s]       Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:32   2405s]       Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:32   2405s]     Wire Capacitance Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:32   2405s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:32   2405s] UM:                                                                   Wire Capacitance Reduction
[03/14 19:51:32   2405s]     Move For Wirelength...
[03/14 19:51:32   2405s]       Move for wirelength. considered=26, filtered=26, permitted=25, cannotCompute=0, computed=25, attempted=2, currentlyIllegal=0, legalizationFail=0, accepted=1
[03/14 19:51:32   2405s] Max move: 0.570um ((39.520,39.060) -> (40.090,39.060)) CTS_ccl_a_buf_00069 {Ccopt::ClockTree::ClockDriver at 0x7fd87b87a4b8, uid:A48a1, a ccl_a CLKBUF_X3 at (40.090,39.060) in powerdomain auto-default in usermodule module picorv32 in clock tree MY_CLK}
[03/14 19:51:32   2405s]       Move for wirelength. considered=26, filtered=26, permitted=25, cannotCompute=0, computed=25, attempted=2, currentlyIllegal=0, legalizationFail=0, accepted=0
[03/14 19:51:32   2405s]       Clock DAG stats after 'Move For Wirelength':
[03/14 19:51:32   2405s]         cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:32   2405s]         cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:32   2405s]         cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:32   2405s]         sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:32   2405s]         wire capacitance : top=0.000fF, trunk=74.143fF, leaf=593.726fF, total=667.869fF
[03/14 19:51:32   2405s]         wire lengths     : top=0.000um, trunk=728.564um, leaf=5334.071um, total=6062.636um
[03/14 19:51:32   2405s]       Clock DAG net violations after 'Move For Wirelength': none
[03/14 19:51:32   2405s]       Clock DAG primary half-corner transition distribution after 'Move For Wirelength':
[03/14 19:51:32   2405s]         Trunk : target=0.080ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:32   2405s]         Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:32   2405s]       Clock DAG library cell distribution after 'Move For Wirelength' {count}:
[03/14 19:51:32   2405s]          Bufs: CLKBUF_X3: 25 
[03/14 19:51:32   2405s]       Primary reporting skew groups after 'Move For Wirelength':
[03/14 19:51:32   2405s]         skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:32   2405s]       min path sink: instr_ori_reg/CK
[03/14 19:51:32   2405s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:32   2405s]       Skew group summary after 'Move For Wirelength':
[03/14 19:51:32   2405s]         skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.034 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:32   2405s]       Clock network insertion delays are now [0.097ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:32   2405s]       Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:32   2405s]       Legalizer new API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:32   2405s]     Move For Wirelength done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:51:32   2405s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:32   2405s] UM:                                                                   Move For Wirelength
[03/14 19:51:32   2405s]     Optimizing orientation...
[03/14 19:51:32   2405s]     Orientation Wirelength Optimization: Attempted = 27 , Succeeded = 10 , Wirelength increased = 15 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/14 19:51:32   2405s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:32   2406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:32   2406s] UM:                                                                   Optimizing orientation
[03/14 19:51:32   2406s]     Clock DAG stats after 'Wire Opt OverFix':
[03/14 19:51:32   2406s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:32   2406s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:32   2406s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:32   2406s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:32   2406s]       wire capacitance : top=0.000fF, trunk=73.546fF, leaf=593.703fF, total=667.249fF
[03/14 19:51:32   2406s]       wire lengths     : top=0.000um, trunk=722.184um, leaf=5333.882um, total=6056.066um
[03/14 19:51:32   2406s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/14 19:51:32   2406s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/14 19:51:32   2406s]       Trunk : target=0.080ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:32   2406s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.064ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 24 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:32   2406s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/14 19:51:32   2406s]        Bufs: CLKBUF_X3: 25 
[03/14 19:51:32   2406s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/14 19:51:32   2406s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.033 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:32   2406s]       min path sink: instr_ori_reg/CK
[03/14 19:51:32   2406s]       max path sink: cpuregs_reg[31][5]/CK
[03/14 19:51:32   2406s]     Skew group summary after 'Wire Opt OverFix':
[03/14 19:51:32   2406s]       skew_group MY_CLK: insertion delay [min=0.097, max=0.133, avg=0.121, sd=0.010], skew [0.036 vs 0.500], 100% {0.097, 0.133} (wid=0.033 ws=0.032) (gid=0.104 gs=0.013)
[03/14 19:51:32   2406s]     Clock network insertion delays are now [0.097ns, 0.133ns] average 0.121ns std.dev 0.010ns
[03/14 19:51:32   2406s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:32   2406s]     Legalizer new API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:32   2406s]   Wire Opt OverFix done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 19:51:32   2406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:32   2406s] UM:                                                                   Wire Opt OverFix
[03/14 19:51:32   2406s]   Total capacitance is (rise=2180.762fF fall=2031.668fF), of which (rise=667.249fF fall=667.249fF) is wire, and (rise=1513.514fF fall=1364.420fF) is gate.
[03/14 19:51:32   2406s]   Stage::Polishing done. (took cpu=0:00:03.8 real=0:00:03.9)
[03/14 19:51:32   2406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:32   2406s] UM:                                                                   Stage::Polishing
[03/14 19:51:32   2406s]   Stage::Updating netlist...
[03/14 19:51:32   2406s]   Reset timing graph...
[03/14 19:51:33   2406s] Ignoring AAE DB Resetting ...
[03/14 19:51:33   2406s]   Reset timing graph done.
[03/14 19:51:33   2406s]   Setting non-default rules before calling refine place.
[03/14 19:51:33   2406s]   ClockRefiner...
[03/14 19:51:33   2406s] Assigned high priority to 25 cells.
[03/14 19:51:33   2406s]   Performing Clock Only Refine Place.
[03/14 19:51:33   2406s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1125.5M
[03/14 19:51:33   2406s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:33   2406s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1125.5M
[03/14 19:51:33   2406s] Info: 25 insts are soft-fixed.
[03/14 19:51:33   2406s] OPERPROF:       Starting CMU at level 4, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.042, MEM:1125.5M
[03/14 19:51:33   2406s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1125.5MB).
[03/14 19:51:33   2406s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.077, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF: Starting RefinePlace at level 1, MEM:1125.5M
[03/14 19:51:33   2406s] *** Starting place_detail (0:40:07 mem=1125.5M) ***
[03/14 19:51:33   2406s] Total net bbox length = 1.377e+05 (5.872e+04 7.902e+04) (ext = 6.356e+03)
[03/14 19:51:33   2406s] Info: 25 insts are soft-fixed.
[03/14 19:51:33   2406s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:51:33   2406s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:51:33   2406s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1125.5M
[03/14 19:51:33   2406s] Starting refinePlace ...
[03/14 19:51:33   2406s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:51:33   2406s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1125.5MB
[03/14 19:51:33   2406s] Statistics of distance of Instance movement in refine placement:
[03/14 19:51:33   2406s]   maximum (X+Y) =         0.00 um
[03/14 19:51:33   2406s]   mean    (X+Y) =         0.00 um
[03/14 19:51:33   2406s] Total instances moved : 0
[03/14 19:51:33   2406s] Summary Report:
[03/14 19:51:33   2406s] Instances move: 0 (out of 13151 movable)
[03/14 19:51:33   2406s] Instances flipped: 0
[03/14 19:51:33   2406s] Mean displacement: 0.00 um
[03/14 19:51:33   2406s] Max displacement: 0.00 um 
[03/14 19:51:33   2406s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.020, MEM:1125.5M
[03/14 19:51:33   2406s] Total net bbox length = 1.377e+05 (5.872e+04 7.902e+04) (ext = 6.356e+03)
[03/14 19:51:33   2406s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1125.5MB
[03/14 19:51:33   2406s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1125.5MB) @(0:40:07 - 0:40:07).
[03/14 19:51:33   2406s] *** Finished place_detail (0:40:07 mem=1125.5M) ***
[03/14 19:51:33   2406s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.115, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF: Starting DPlace-Init at level 1, MEM:1125.5M
[03/14 19:51:33   2406s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:33   2406s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF:     Starting CMU at level 3, MEM:1125.5M
[03/14 19:51:33   2406s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1125.5M
[03/14 19:51:33   2407s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1125.5M
[03/14 19:51:33   2407s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1125.5MB).
[03/14 19:51:33   2407s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:1125.5M
[03/14 19:51:33   2407s] Moved 0 and flipped 0 of 25 clock instances (excluding sinks) during refinement
[03/14 19:51:33   2407s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/14 19:51:33   2407s] Moved 0 and flipped 0 of 1555 clock sinks during refinement.
[03/14 19:51:33   2407s]   Moved 0, flipped 0 and cell swapped 0 of 1580 clock instance(s) during refinement.
[03/14 19:51:33   2407s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/14 19:51:33   2407s]   The largest move was 0 microns for .
[03/14 19:51:33   2407s] Revert refine place priority changes on 0 cells.
[03/14 19:51:33   2407s]   ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/14 19:51:33   2407s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:33   2407s] UM:                                                                   ClockRefiner
[03/14 19:51:33   2407s]   Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/14 19:51:33   2407s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:33   2407s] UM:                                                                   Stage::Updating netlist
[03/14 19:51:33   2407s]   CCOpt::Phase::Implementation done. (took cpu=0:00:08.0 real=0:00:08.1)
[03/14 19:51:33   2407s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:33   2407s] UM:                                                                   CCOpt::Phase::Implementation
[03/14 19:51:33   2407s]   CCOpt::Phase::eGRPC...
[03/14 19:51:33   2407s]   eGR Post Conditioning loop iteration 0...
[03/14 19:51:33   2407s]     Clock implementation routing...
[03/14 19:51:33   2407s]       Leaving CCOpt scope - Routing Tools...
[03/14 19:51:33   2407s] Net route status summary:
[03/14 19:51:33   2407s]   Clock:        26 (unrouted=26, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:51:33   2407s]   Non-clock: 14956 (unrouted=875, trialRouted=14081, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=875, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:51:33   2407s]       Routing using eGR only...
[03/14 19:51:33   2407s]         Early Global Route - eGR only step...
[03/14 19:51:33   2407s] (ccopt eGR): There are 26 nets for routing of which 26 have one or more fixed wires.
[03/14 19:51:33   2407s] (ccopt eGR): Start to route 26 all nets
[03/14 19:51:33   2407s] [PSP]    Started earlyGlobalRoute kernel
[03/14 19:51:33   2407s] [PSP]    Initial Peak syMemory usage = 1125.5 MB
[03/14 19:51:33   2407s] (I)       Reading DB...
[03/14 19:51:33   2407s] (I)       Read data from FE... (mem=1125.5M)
[03/14 19:51:33   2407s] (I)       Read nodes and places... (mem=1125.5M)
[03/14 19:51:33   2407s] (I)       Done Read nodes and places (cpu=0.020s, mem=1125.5M)
[03/14 19:51:33   2407s] (I)       Read nets... (mem=1125.5M)
[03/14 19:51:34   2407s] (I)       Done Read nets (cpu=0.080s, mem=1125.5M)
[03/14 19:51:34   2407s] (I)       Done Read data from FE (cpu=0.100s, mem=1125.5M)
[03/14 19:51:34   2407s] (I)       before initializing RouteDB syMemory usage = 1125.5 MB
[03/14 19:51:34   2407s] (I)       congestionReportName   : 
[03/14 19:51:34   2407s] (I)       layerRangeFor2DCongestion : 
[03/14 19:51:34   2407s] (I)       buildTerm2TermWires    : 1
[03/14 19:51:34   2407s] (I)       doTrackAssignment      : 1
[03/14 19:51:34   2407s] (I)       dumpBookshelfFiles     : 0
[03/14 19:51:34   2407s] (I)       numThreads             : 1
[03/14 19:51:34   2407s] (I)       bufferingAwareRouting  : false
[03/14 19:51:34   2407s] (I)       honorPin               : false
[03/14 19:51:34   2407s] (I)       honorPinGuide          : true
[03/14 19:51:34   2407s] (I)       honorPartition         : false
[03/14 19:51:34   2407s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:51:34   2407s] (I)       allowPartitionCrossover: false
[03/14 19:51:34   2407s] (I)       honorSingleEntry       : true
[03/14 19:51:34   2407s] (I)       honorSingleEntryStrong : true
[03/14 19:51:34   2407s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:51:34   2407s] (I)       handleViaSpacingRule   : false
[03/14 19:51:34   2407s] (I)       handleEolSpacingRule   : true
[03/14 19:51:34   2407s] (I)       PDConstraint           : none
[03/14 19:51:34   2407s] (I)       expBetterNDRHandling   : true
[03/14 19:51:34   2407s] (I)       routingEffortLevel     : 10000
[03/14 19:51:34   2407s] (I)       effortLevel            : standard
[03/14 19:51:34   2407s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:51:34   2407s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:51:34   2407s] (I)       [03/14 19:51:34   2407s] [NR-eGR] minRouteLayer          : 2
[03/14 19:51:34   2407s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[03/14 19:51:34   2407s] (I)       numRowsPerGCell        : 1
[03/14 19:51:34   2407s] (I)       speedUpLargeDesign     : 0
[03/14 19:51:34   2407s] (I)       multiThreadingTA       : 1
[03/14 19:51:34   2407s] (I)       optimizationMode       : false
[03/14 19:51:34   2407s] (I)       routeSecondPG          : false
[03/14 19:51:34   2407s] (I)       scenicRatioForLayerRelax: 1.25
[03/14 19:51:34   2407s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:51:34   2407s] (I)       punchThroughDistance   : 500.00
[03/14 19:51:34   2407s] (I)       scenicBound            : 3.00
[03/14 19:51:34   2407s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:51:34   2407s] (I)       source-to-sink ratio   : 0.30
[03/14 19:51:34   2407s] (I)       targetCongestionRatioH : 1.00
[03/14 19:51:34   2407s] (I)       targetCongestionRatioV : 1.00
[03/14 19:51:34   2407s] (I)       layerCongestionRatio   : 1.00
[03/14 19:51:34   2407s] (I)       m1CongestionRatio      : 0.10
[03/14 19:51:34   2407s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:51:34   2407s] (I)       localRouteEffort       : 1.00
[03/14 19:51:34   2407s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:51:34   2407s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:51:34   2407s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:51:34   2407s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:51:34   2407s] (I)       routeVias              : 
[03/14 19:51:34   2407s] (I)       readTROption           : true
[03/14 19:51:34   2407s] (I)       extraSpacingFactor     : 1.00
[03/14 19:51:34   2407s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:51:34   2407s] (I)       routeSelectedNetsOnly  : true
[03/14 19:51:34   2407s] (I)       clkNetUseMaxDemand     : false
[03/14 19:51:34   2407s] (I)       extraDemandForClocks   : 0
[03/14 19:51:34   2407s] (I)       steinerRemoveLayers    : false
[03/14 19:51:34   2407s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:51:34   2407s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:51:34   2407s] (I)       similarTopologyRoutingFast : false
[03/14 19:51:34   2407s] (I)       spanningTreeRefinement : true
[03/14 19:51:34   2407s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:51:34   2407s] (I)       starting read tracks
[03/14 19:51:34   2407s] (I)       build grid graph
[03/14 19:51:34   2407s] (I)       build grid graph start
[03/14 19:51:34   2407s] [NR-eGR] metal1 has no routable track
[03/14 19:51:34   2407s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:51:34   2407s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:51:34   2407s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:51:34   2407s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:51:34   2407s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:51:34   2407s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:51:34   2407s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:51:34   2407s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:51:34   2407s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:51:34   2407s] (I)       build grid graph end
[03/14 19:51:34   2407s] (I)       ===========================================================================
[03/14 19:51:34   2407s] (I)       == Report All Rule Vias ==
[03/14 19:51:34   2407s] (I)       ===========================================================================
[03/14 19:51:34   2407s] (I)        Via Rule : (Default)
[03/14 19:51:34   2407s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:51:34   2407s] (I)       ---------------------------------------------------------------------------
[03/14 19:51:34   2407s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:51:34   2407s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:51:34   2407s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:51:34   2407s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:51:34   2407s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:51:34   2407s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:51:34   2407s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:51:34   2407s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:51:34   2407s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:51:34   2407s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:51:34   2407s] (I)       ===========================================================================
[03/14 19:51:34   2407s] [NR-eGR] Read 55061 PG shapes in 0.010 seconds
[03/14 19:51:34   2407s] 
[03/14 19:51:34   2407s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=55061 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:51:34   2407s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:51:34   2407s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:51:34   2407s] (I)       readDataFromPlaceDB
[03/14 19:51:34   2407s] (I)       Read net information..
[03/14 19:51:34   2407s] [NR-eGR] Read numTotalNets=14107  numIgnoredNets=14081
[03/14 19:51:34   2407s] (I)       Read testcase time = 0.000 seconds
[03/14 19:51:34   2407s] 
[03/14 19:51:34   2407s] [NR-eGR] Connected 0 must-join pins/ports
[03/14 19:51:34   2407s] (I)       early_global_route_priority property id does not exist.
[03/14 19:51:34   2407s] (I)       Start initializing grid graph
[03/14 19:51:34   2407s] (I)       End initializing grid graph
[03/14 19:51:34   2407s] (I)       Model blockages into capacity
[03/14 19:51:34   2407s] (I)       Read Num Blocks=55061  Num Prerouted Wires=0  Num CS=0
[03/14 19:51:34   2407s] (I)       Num blockages on layer 1: 7540
[03/14 19:51:34   2407s] (I)       Num blockages on layer 2: 22620
[03/14 19:51:34   2407s] (I)       Num blockages on layer 3: 7540
[03/14 19:51:34   2407s] (I)       Num blockages on layer 4: 7540
[03/14 19:51:34   2407s] (I)       Num blockages on layer 5: 6795
[03/14 19:51:34   2407s] (I)       Num blockages on layer 6: 3026
[03/14 19:51:34   2407s] (I)       Num blockages on layer 7: 0
[03/14 19:51:34   2407s] (I)       Num blockages on layer 8: 0
[03/14 19:51:34   2407s] (I)       Num blockages on layer 9: 0
[03/14 19:51:34   2407s] (I)       Modeling time = 0.030 seconds
[03/14 19:51:34   2407s] 
[03/14 19:51:34   2407s] (I)       Moved 0 terms for better access 
[03/14 19:51:34   2407s] (I)       Number of ignored nets = 0
[03/14 19:51:34   2407s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:51:34   2407s] (I)       Number of clock nets = 26.  Ignored: No
[03/14 19:51:34   2407s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:51:34   2407s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:51:34   2407s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:51:34   2407s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:51:34   2407s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:51:34   2407s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:51:34   2407s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:51:34   2407s] [NR-eGR] There are 26 clock nets ( 26 with NDR ).
[03/14 19:51:34   2407s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1125.5 MB
[03/14 19:51:34   2407s] (I)       Ndr track 0 does not exist
[03/14 19:51:34   2407s] (I)       Ndr track 0 does not exist
[03/14 19:51:34   2407s] (I)       Layer1  viaCost=200.00
[03/14 19:51:34   2407s] (I)       Layer2  viaCost=200.00
[03/14 19:51:34   2407s] (I)       Layer3  viaCost=100.00
[03/14 19:51:34   2407s] (I)       Layer4  viaCost=100.00
[03/14 19:51:34   2407s] (I)       Layer5  viaCost=100.00
[03/14 19:51:34   2407s] (I)       Layer6  viaCost=100.00
[03/14 19:51:34   2407s] (I)       Layer7  viaCost=100.00
[03/14 19:51:34   2407s] (I)       Layer8  viaCost=100.00
[03/14 19:51:34   2407s] (I)       Layer9  viaCost=100.00
[03/14 19:51:34   2407s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:51:34   2407s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:51:34   2407s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:51:34   2407s] (I)       Site width          :   380  (dbu)
[03/14 19:51:34   2407s] (I)       Row height          :  2800  (dbu)
[03/14 19:51:34   2407s] (I)       GCell width         :  2800  (dbu)
[03/14 19:51:34   2407s] (I)       GCell height        :  2800  (dbu)
[03/14 19:51:34   2407s] (I)       Grid                :   121   120    10
[03/14 19:51:34   2407s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:51:34   2407s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:51:34   2407s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:51:34   2407s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:51:34   2407s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:51:34   2407s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:51:34   2407s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:51:34   2407s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:51:34   2407s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:51:34   2407s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:51:34   2407s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:51:34   2407s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:51:34   2407s] (I)       --------------------------------------------------------
[03/14 19:51:34   2407s] 
[03/14 19:51:34   2407s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/14 19:51:34   2407s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120[03/14 19:51:34   2407s] [NR-eGR] ============ Routing rule table ============
[03/14 19:51:34   2407s] [NR-eGR] Rule id: 0  Nets: 26 
  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[03/14 19:51:34   2407s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[03/14 19:51:34   2407s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:51:34   2407s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:51:34   2407s] (I)       [03/14 19:51:34   2407s] [NR-eGR] Rule id: 1  Nets: 0 
Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:51:34   2407s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:51:34   2407s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:51:34   2407s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:51:34   2407s] [NR-eGR] ========================================
[03/14 19:51:34   2407s] [NR-eGR] 
[03/14 19:51:34   2407s] (I)       blocked tracks on layer2 : = 23896 / 107520 (22.22%)
[03/14 19:51:34   2407s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:51:34   2407s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:51:34   2407s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:51:34   2407s] (I)       blocked tracks on layer6 : = 29492 / 72840 (40.49%)
[03/14 19:51:34   2407s] (I)       blocked tracks on layer7 : = 12299 / 24321 (50.57%)
[03/14 19:51:34   2407s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:51:34   2407s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:51:34   2407s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:51:34   2407s] (I)       After initializing earlyGlobalRoute syMemory usage = 1125.5 MB
[03/14 19:51:34   2407s] (I)       Loading and dumping file time : 0.17 seconds
[03/14 19:51:34   2407s] (I)       ============= Initialization =============
[03/14 19:51:34   2407s] (I)       totalPins=1606  totalGlobalPin=1605 (99.94%)
[03/14 19:51:34   2407s] (I)       total 2D Cap : 198704 = (136076 H, 62628 V)
[03/14 19:51:34   2407s] (I)       ============  Phase 1a Route ============
[03/14 19:51:34   2407s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [3, 4]
[03/14 19:51:34   2407s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:51:34   2407s] (I)       Usage: 4233 = (2030 H, 2203 V) = (1.49% H, 3.52% V) = (2.842e+03um H, 3.084e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1b Route ============
[03/14 19:51:34   2407s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 4233 = (2030 H, 2203 V) = (1.49% H, 3.52% V) = (2.842e+03um H, 3.084e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.926200e+03um
[03/14 19:51:34   2407s] (I)       ============  Phase 1c Route ============
[03/14 19:51:34   2407s] (I)       Level2 Grid: 25 x 24
[03/14 19:51:34   2407s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 4233 = (2030 H, 2203 V) = (1.49% H, 3.52% V) = (2.842e+03um H, 3.084e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1d Route ============
[03/14 19:51:34   2407s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 4251 = (2052 H, 2199 V) = (1.51% H, 3.51% V) = (2.873e+03um H, 3.079e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1e Route ============
[03/14 19:51:34   2407s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 4251 = (2052 H, 2199 V) = (1.51% H, 3.51% V) = (2.873e+03um H, 3.079e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1f Route ============
[03/14 19:51:34   2407s] (I)       Usage: 4251 = (2052 H, 2199 V) = (1.51% H, 3.51% V) = (2.873e+03um H, 3.079e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1g Route ============
[03/14 19:51:34   2407s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.951400e+03um
[03/14 19:51:34   2407s] [NR-eGR] 
[03/14 19:51:34   2407s] (I)       Usage: 4225 = (2027 H, 2198 V) = (1.49% H, 3.51% V) = (2.838e+03um H, 3.077e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       numNets=26  numFullyRipUpNets=24  numPartialRipUpNets=24 routedWL=279
[03/14 19:51:34   2407s] [NR-eGR] Move 24 nets to layer range [3, 6]
[03/14 19:51:34   2407s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       total 2D Cap : 307576 = (201499 H, 106077 V)
[03/14 19:51:34   2407s] [NR-eGR] Layer group 2: route 24 net(s) in layer range [3, 6]
[03/14 19:51:34   2407s] (I)       ============  Phase 1a Route ============
[03/14 19:51:34   2407s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:51:34   2407s] (I)       Usage: 8178 = (3925 H, 4253 V) = (1.95% H, 4.01% V) = (5.495e+03um H, 5.954e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1b Route ============
[03/14 19:51:34   2407s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 8178 = (3925 H, 4253 V) = (1.95% H, 4.01% V) = (5.495e+03um H, 5.954e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.497800e+03um
[03/14 19:51:34   2407s] (I)       ============  Phase 1c Route ============
[03/14 19:51:34   2407s] (I)       Level2 Grid: 25 x 24
[03/14 19:51:34   2407s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 8178 = (3925 H, 4253 V) = (1.95% H, 4.01% V) = (5.495e+03um H, 5.954e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1d Route ============
[03/14 19:51:34   2407s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 8190 = (3935 H, 4255 V) = (1.95% H, 4.01% V) = (5.509e+03um H, 5.957e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1e Route ============
[03/14 19:51:34   2407s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 8190 = (3935 H, 4255 V) = (1.95% H, 4.01% V) = (5.509e+03um H, 5.957e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.514600e+03um
[03/14 19:51:34   2407s] [NR-eGR] 
[03/14 19:51:34   2407s] (I)       ============  Phase 1f Route ============
[03/14 19:51:34   2407s] (I)       Usage: 8190 = (3935 H, 4255 V) = (1.95% H, 4.01% V) = (5.509e+03um H, 5.957e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1g Route ============
[03/14 19:51:34   2407s] (I)       Usage: 8173 = (3924 H, 4249 V) = (1.95% H, 4.01% V) = (5.494e+03um H, 5.949e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       numNets=24  numFullyRipUpNets=24  numPartialRipUpNets=24 routedWL=0
[03/14 19:51:34   2407s] [NR-eGR] Move 24 nets to layer range [3, 8]
[03/14 19:51:34   2407s] (I)       total 2D Cap : 343839 = (213522 H, 130317 V)
[03/14 19:51:34   2407s] [NR-eGR] Layer group 3: route 24 net(s) in layer range [3, 8]
[03/14 19:51:34   2407s] (I)       ============  Phase 1a Route ============
[03/14 19:51:34   2407s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1b Route ============
[03/14 19:51:34   2407s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.510400e+03um
[03/14 19:51:34   2407s] (I)       ============  Phase 1c Route ============
[03/14 19:51:34   2407s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1d Route ============
[03/14 19:51:34   2407s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1e Route ============
[03/14 19:51:34   2407s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.510400e+03um
[03/14 19:51:34   2407s] [NR-eGR] 
[03/14 19:51:34   2407s] (I)       ============  Phase 1f Route ============
[03/14 19:51:34   2407s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1g Route ============
[03/14 19:51:34   2407s] (I)       Usage: 12115 = (5819 H, 6296 V) = (2.73% H, 4.83% V) = (8.147e+03um H, 8.814e+03um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       numNets=24  numFullyRipUpNets=23  numPartialRipUpNets=23 routedWL=141
[03/14 19:51:34   2407s] [NR-eGR] Move 23 nets to layer range [3, 10]
[03/14 19:51:34   2407s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       total 2D Cap : 368664 = (226227 H, 142437 V)
[03/14 19:51:34   2407s] [NR-eGR] Layer group 4: route 23 net(s) in layer range [3, 10]
[03/14 19:51:34   2407s] (I)       ============  Phase 1a Route ============
[03/14 19:51:34   2407s] (I)       Phase 1a runs 0.01 seconds
[03/14 19:51:34   2407s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1b Route ============
[03/14 19:51:34   2407s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.321400e+03um
[03/14 19:51:34   2407s] (I)       ============  Phase 1c Route ============
[03/14 19:51:34   2407s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1d Route ============
[03/14 19:51:34   2407s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1e Route ============
[03/14 19:51:34   2407s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.321400e+03um
[03/14 19:51:34   2407s] [NR-eGR] 
[03/14 19:51:34   2407s] (I)       ============  Phase 1f Route ============
[03/14 19:51:34   2407s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1g Route ============
[03/14 19:51:34   2407s] (I)       Usage: 15917 = (7672 H, 8245 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.154e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       numNets=23  numFullyRipUpNets=0  numPartialRipUpNets=5 routedWL=3047
[03/14 19:51:34   2407s] [NR-eGR] Move 5 nets to layer range [2, 10]
[03/14 19:51:34   2407s] (I)       Phase 1l runs 0.01 seconds
[03/14 19:51:34   2407s] (I)       total 2D Cap : 468065 = (226227 H, 241838 V)
[03/14 19:51:34   2407s] [NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 10]
[03/14 19:51:34   2407s] (I)       ============  Phase 1a Route ============
[03/14 19:51:34   2407s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1b Route ============
[03/14 19:51:34   2407s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.079000e+03um
[03/14 19:51:34   2407s] (I)       ============  Phase 1c Route ============
[03/14 19:51:34   2407s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1d Route ============
[03/14 19:51:34   2407s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1e Route ============
[03/14 19:51:34   2407s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.079000e+03um
[03/14 19:51:34   2407s] (I)       [03/14 19:51:34   2407s] [NR-eGR] 
============  Phase 1f Route ============
[03/14 19:51:34   2407s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       ============  Phase 1g Route ============
[03/14 19:51:34   2407s] (I)       Usage: 17411 = (8469 H, 8942 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:51:34   2407s] (I)       
[03/14 19:51:34   2407s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:51:34   2407s] [NR-eGR]                        OverCon            
[03/14 19:51:34   2407s] [NR-eGR]                         #Gcell     %Gcell
[03/14 19:51:34   2407s] [NR-eGR]       Layer                (0)    OverCon 
[03/14 19:51:34   2407s] [NR-eGR] ----------------------------------------------
[03/14 19:51:34   2407s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR] ----------------------------------------------
[03/14 19:51:34   2407s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/14 19:51:34   2407s] [NR-eGR] 
[03/14 19:51:34   2407s] (I)       Total Global Routing Runtime: 0.16 seconds
[03/14 19:51:34   2407s] (I)       total 2D Cap : 475350 = (229853 H, 245497 V)
[03/14 19:51:34   2407s] (I)       [03/14 19:51:34   2407s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 19:51:34   2407s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
============= track Assignment ============
[03/14 19:51:34   2407s] (I)       extract Global 3D Wires
[03/14 19:51:34   2407s] (I)       Extract Global WL : time=0.00
[03/14 19:51:34   2407s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[03/14 19:51:34   2407s] (I)       Initialization real time=0.00 seconds
[03/14 19:51:34   2407s] (I)       Run Multi-thread track assignment
[03/14 19:51:34   2407s] (I)       Kernel real time=0.02 seconds
[03/14 19:51:34   2407s] (I)       End Greedy Track Assignment
[03/14 19:51:34   2407s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:34   2407s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 42474
[03/14 19:51:34   2407s] [NR-eGR] metal2  (2V) length: 3.670731e+04um, number of vias: 51564
[03/14 19:51:34   2407s] [NR-eGR] metal3  (3H) length: 5.130343e+04um, number of vias: 18210
[03/14 19:51:34   2407s] [NR-eGR] metal4  (4V) length: 3.378786e+04um, number of vias: 5598
[03/14 19:51:34   2407s] [NR-eGR] metal5  (5H) length: 1.593882e+04um, number of vias: 3657
[03/14 19:51:34   2407s] [NR-eGR] metal6  (6V) length: 1.585381e+04um, number of vias: 1503
[03/14 19:51:34   2407s] [NR-eGR] metal7  (7H) length: 2.702684e+03um, number of vias: 1533
[03/14 19:51:34   2407s] [NR-eGR] metal8  (8V) length: 9.068299e+03um, number of vias: 663
[03/14 19:51:34   2407s] [NR-eGR] metal9  (9H) length: 2.374340e+03um, number of vias: 203
[03/14 19:51:34   2407s] [NR-eGR] metal10 (10V) length: 1.492240e+03um, number of vias: 0
[03/14 19:51:34   2407s] [NR-eGR] Total length: 1.692288e+05um, number of vias: 125405
[03/14 19:51:34   2407s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:34   2407s] [NR-eGR] Total eGR-routed clock nets wire length: 6.296220e+03um 
[03/14 19:51:34   2407s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:34   2407s] [NR-eGR] Report for selected net(s) only.
[03/14 19:51:34   2407s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1605
[03/14 19:51:34   2407s] [NR-eGR] metal2  (2V) length: 1.132455e+03um, number of vias: 1844
[03/14 19:51:34   2407s] [NR-eGR] metal3  (3H) length: 2.565105e+03um, number of vias: 1094
[03/14 19:51:34   2407s] [NR-eGR] metal4  (4V) length: 2.147860e+03um, number of vias: 84
[03/14 19:51:34   2407s] [NR-eGR] metal5  (5H) length: 4.508000e+02um, number of vias: 0
[03/14 19:51:34   2407s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:34   2407s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:34   2407s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:34   2407s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:34   2407s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:34   2407s] [NR-eGR] Total length: 6.296220e+03um, number of vias: 4627
[03/14 19:51:34   2407s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:34   2407s] [NR-eGR] Total routed clock nets wire length: 6.296220e+03um, number of vias: 4627
[03/14 19:51:34   2407s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:34   2407s] [NR-eGR] End Peak syMemory usage = 1082.3 MB
[03/14 19:51:34   2407s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.46 seconds
[03/14 19:51:34   2407s]         Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/14 19:51:34   2408s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:34   2408s] UM:                                                                   Early Global Route - eGR only step
[03/14 19:51:34   2408s] Set FIXED routing status on 26 net(s)
[03/14 19:51:34   2408s]       Routing using eGR only done.
[03/14 19:51:34   2408s] Net route status summary:
[03/14 19:51:34   2408s]   Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=26, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:51:34   2408s]   Non-clock: 14956 (unrouted=875, trialRouted=14081, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=875, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:51:34   2408s] 
[03/14 19:51:34   2408s] CCOPT: Done with clock implementation routing.
[03/14 19:51:34   2408s] 
[03/14 19:51:34   2408s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.8 real=0:00:00.9)
[03/14 19:51:34   2408s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:34   2408s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[03/14 19:51:34   2408s]     Clock implementation routing done.
[03/14 19:51:34   2408s]     Leaving CCOpt scope - extractRC...
[03/14 19:51:34   2408s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[03/14 19:51:34   2408s] Extraction called for design 'picorv32' of instances=13151 and nets=14982 using extraction engine 'pre_route' .
[03/14 19:51:34   2408s] pre_route RC Extraction called for design picorv32.
[03/14 19:51:34   2408s] RC Extraction called in multi-corner(1) mode.
[03/14 19:51:34   2408s] RCMode: PreRoute
[03/14 19:51:34   2408s]       RC Corner Indexes            0   
[03/14 19:51:34   2408s] Capacitance Scaling Factor   : 1.00000 
[03/14 19:51:34   2408s] Resistance Scaling Factor    : 1.00000 
[03/14 19:51:34   2408s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 19:51:34   2408s] Clock Res. Scaling Factor    : 1.00000 
[03/14 19:51:34   2408s] Shrink Factor                : 1.00000
[03/14 19:51:34   2408s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 19:51:34   2408s] Using capacitance table file ...
[03/14 19:51:34   2408s] Updating RC grid for preRoute extraction ...
[03/14 19:51:34   2408s] Initializing multi-corner capacitance tables ... 
[03/14 19:51:35   2408s] Initializing multi-corner resistance tables ...
[03/14 19:51:35   2408s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1082.320M)
[03/14 19:51:35   2408s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/14 19:51:35   2408s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 19:51:35   2408s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:35   2408s] UM:                                                                   Leaving CCOpt scope - extractRC
[03/14 19:51:35   2408s] OPERPROF: Starting DPlace-Init at level 1, MEM:1082.3M
[03/14 19:51:35   2408s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:35   2408s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1082.3M
[03/14 19:51:35   2408s] OPERPROF:     Starting CMU at level 3, MEM:1082.3M
[03/14 19:51:35   2408s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1082.3M
[03/14 19:51:35   2408s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1082.3M
[03/14 19:51:35   2408s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1082.3MB).
[03/14 19:51:35   2408s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.077, MEM:1082.3M
[03/14 19:51:35   2408s]     Calling post conditioning for eGRPC...
[03/14 19:51:35   2408s]       eGRPC...
[03/14 19:51:35   2408s]         eGRPC active optimizations:
[03/14 19:51:35   2408s]          - Move Down
[03/14 19:51:35   2408s]          - Downsizing before DRV sizing
[03/14 19:51:35   2408s]          - DRV fixing with cell sizing
[03/14 19:51:35   2408s]          - Move to fanout
[03/14 19:51:35   2408s]          - Cloning
[03/14 19:51:35   2408s]         
[03/14 19:51:35   2408s]         Currently running CTS, using active skew data
[03/14 19:51:35   2408s]         Reset bufferability constraints...
[03/14 19:51:35   2408s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/14 19:51:35   2408s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[03/14 19:51:35   2408s]         Rebuilding timing graph...
[03/14 19:51:36   2409s]         Rebuilding timing graph done.
[03/14 19:51:36   2409s] End AAE Lib Interpolated Model. (MEM=1084.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:51:36   2409s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 19:51:36   2409s]         Reset bufferability constraints done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 19:51:36   2409s]         Clock DAG stats eGRPC initial state:
[03/14 19:51:36   2409s]           cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:36   2409s]           cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:36   2409s]           cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:36   2409s]           sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:36   2409s]           wire capacitance : top=0.000fF, trunk=78.367fF, leaf=610.061fF, total=688.428fF
[03/14 19:51:36   2409s]           wire lengths     : top=0.000um, trunk=763.555um, leaf=5532.665um, total=6296.220um
[03/14 19:51:36   2409s]         Clock DAG net violations eGRPC initial state: none
[03/14 19:51:36   2409s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/14 19:51:36   2409s]           Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:36   2409s]           Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.073ns {0 <= 0.048ns, 0 <= 0.064ns, 24 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:36   2409s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/14 19:51:36   2409s]            Bufs: CLKBUF_X3: 25 
[03/14 19:51:36   2409s]         Primary reporting skew groups eGRPC initial state:
[03/14 19:51:36   2409s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:36   2409s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:51:36   2409s]       max path sink: cpuregs_reg[14][19]/CK
[03/14 19:51:36   2409s]         Skew group summary eGRPC initial state:
[03/14 19:51:36   2409s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:36   2409s]         Clock network insertion delays are now [0.094ns, 0.114ns] average 0.107ns std.dev 0.004ns
[03/14 19:51:36   2409s]         Moving buffers...
[03/14 19:51:36   2409s]         Violation analysis...
[03/14 19:51:36   2409s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[03/14 19:51:36   2409s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:51:36   2409s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:36   2409s] UM:                                                                   Violation analysis
[03/14 19:51:36   2409s]         Clock DAG stats eGRPC after moving buffers:
[03/14 19:51:36   2409s]           cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:36   2409s]           cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:36   2409s]           cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:36   2409s]           sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:36   2409s]           wire capacitance : top=0.000fF, trunk=78.367fF, leaf=610.061fF, total=688.428fF
[03/14 19:51:36   2409s]           wire lengths     : top=0.000um, trunk=763.555um, leaf=5532.665um, total=6296.220um
[03/14 19:51:36   2409s]         Clock DAG net violations eGRPC after moving buffers: none
[03/14 19:51:36   2409s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[03/14 19:51:36   2409s]           Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:36   2409s]           Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.073ns {0 <= 0.048ns, 0 <= 0.064ns, 24 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:36   2409s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[03/14 19:51:36   2409s]            Bufs: CLKBUF_X3: 25 
[03/14 19:51:36   2409s]         Primary reporting skew groups eGRPC after moving buffers:
[03/14 19:51:36   2409s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:36   2409s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:51:36   2409s]       max path sink: cpuregs_reg[14][19]/CK
[03/14 19:51:36   2410s]         Skew group summary eGRPC after moving buffers:
[03/14 19:51:36   2410s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:36   2410s]         Clock network insertion delays are now [0.094ns, 0.114ns] average 0.107ns std.dev 0.004ns
[03/14 19:51:36   2410s]         Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:51:36   2410s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:36   2410s] UM:                                                                   Moving buffers
[03/14 19:51:36   2410s]         Initial Pass of Downsizing Clock Tree Cells...
[03/14 19:51:36   2410s]         Artificially removing long paths...
[03/14 19:51:36   2410s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[03/14 19:51:36   2410s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 19:51:36   2410s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:51:36   2410s]         Modifying slew-target multiplier from 1 to 0.9
[03/14 19:51:36   2410s]         Downsizing prefiltering...
[03/14 19:51:36   2410s]         Downsizing prefiltering done.
[03/14 19:51:36   2410s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/14 19:51:36   2410s]         DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 24, numSkippedDueToCloseToSkewTarget = 1
[03/14 19:51:36   2410s]         CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[03/14 19:51:36   2410s]         Reverting slew-target multiplier from 0.9 to 1
[03/14 19:51:36   2410s]         Clock DAG stats eGRPC after downsizing:
[03/14 19:51:36   2410s]           cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:36   2410s]           cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:36   2410s]           cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:36   2410s]           sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:36   2410s]           wire capacitance : top=0.000fF, trunk=78.367fF, leaf=610.061fF, total=688.428fF
[03/14 19:51:36   2410s]           wire lengths     : top=0.000um, trunk=763.555um, leaf=5532.665um, total=6296.220um
[03/14 19:51:36   2410s]         Clock DAG net violations eGRPC after downsizing: none
[03/14 19:51:36   2410s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[03/14 19:51:36   2410s]           Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:36   2410s]           Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.073ns {0 <= 0.048ns, 0 <= 0.064ns, 24 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:36   2410s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[03/14 19:51:36   2410s]            Bufs: CLKBUF_X3: 25 
[03/14 19:51:36   2410s]         Primary reporting skew groups eGRPC after downsizing:
[03/14 19:51:36   2410s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:36   2410s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:51:36   2410s]       max path sink: cpuregs_reg[14][19]/CK
[03/14 19:51:36   2410s]         Skew group summary eGRPC after downsizing:
[03/14 19:51:36   2410s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:36   2410s]         Clock network insertion delays are now [0.094ns, 0.114ns] average 0.107ns std.dev 0.004ns
[03/14 19:51:36   2410s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:51:36   2410s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:36   2410s] UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
[03/14 19:51:36   2410s]         Fixing DRVs...
[03/14 19:51:37   2410s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/14 19:51:37   2410s]         CCOpt-eGRPC: considered: 26, tested: 26, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 19:51:37   2410s]         
[03/14 19:51:37   2410s]         PRO Statistics: Fix DRVs (cell sizing):
[03/14 19:51:37   2410s]         =======================================
[03/14 19:51:37   2410s]         
[03/14 19:51:37   2410s]         Cell changes by Net Type:
[03/14 19:51:37   2410s]         
[03/14 19:51:37   2410s]         ---------------------------------------------------------------------------------------------------------
[03/14 19:51:37   2410s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/14 19:51:37   2410s]         ---------------------------------------------------------------------------------------------------------
[03/14 19:51:37   2410s]         top                0            0           0            0                    0                  0
[03/14 19:51:37   2410s]         trunk              0            0           0            0                    0                  0
[03/14 19:51:37   2410s]         leaf               0            0           0            0                    0                  0
[03/14 19:51:37   2410s]         ---------------------------------------------------------------------------------------------------------
[03/14 19:51:37   2410s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[03/14 19:51:37   2410s]         ---------------------------------------------------------------------------------------------------------
[03/14 19:51:37   2410s]         
[03/14 19:51:37   2410s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 19:51:37   2410s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 19:51:37   2410s]         
[03/14 19:51:37   2410s]         Clock DAG stats eGRPC after DRV fixing:
[03/14 19:51:37   2410s]           cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:37   2410s]           cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:37   2410s]           cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:37   2410s]           sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:37   2410s]           wire capacitance : top=0.000fF, trunk=78.367fF, leaf=610.061fF, total=688.428fF
[03/14 19:51:37   2410s]           wire lengths     : top=0.000um, trunk=763.555um, leaf=5532.665um, total=6296.220um
[03/14 19:51:37   2410s]         Clock DAG net violations eGRPC after DRV fixing: none
[03/14 19:51:37   2410s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[03/14 19:51:37   2410s]           Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:37   2410s]           Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.073ns {0 <= 0.048ns, 0 <= 0.064ns, 24 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:37   2410s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[03/14 19:51:37   2410s]            Bufs: CLKBUF_X3: 25 
[03/14 19:51:37   2410s]         Primary reporting skew groups eGRPC after DRV fixing:
[03/14 19:51:37   2410s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:37   2410s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:51:37   2410s]       max path sink: cpuregs_reg[14][19]/CK
[03/14 19:51:37   2410s]         Skew group summary eGRPC after DRV fixing:
[03/14 19:51:37   2410s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:37   2410s]         Clock network insertion delays are now [0.094ns, 0.114ns] average 0.107ns std.dev 0.004ns
[03/14 19:51:37   2410s]         Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:37   2410s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:37   2410s] UM:                                                                   Fixing DRVs
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s] Slew Diagnostics: After DRV fixing
[03/14 19:51:37   2410s] ==================================
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s] Global Causes:
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s] -------------------------------------
[03/14 19:51:37   2410s] Cause
[03/14 19:51:37   2410s] -------------------------------------
[03/14 19:51:37   2410s] DRV fixing with buffering is disabled
[03/14 19:51:37   2410s] -------------------------------------
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s] Top 5 overslews:
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s] ---------------------------------
[03/14 19:51:37   2410s] Overslew    Causes    Driving Pin
[03/14 19:51:37   2410s] ---------------------------------
[03/14 19:51:37   2410s]   (empty table)
[03/14 19:51:37   2410s] ---------------------------------
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s] -------------------
[03/14 19:51:37   2410s] Cause    Occurences
[03/14 19:51:37   2410s] -------------------
[03/14 19:51:37   2410s]   (empty table)
[03/14 19:51:37   2410s] -------------------
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s] Violation diagnostics counts from the 0 nodes that have violations:
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s] -------------------
[03/14 19:51:37   2410s] Cause    Occurences
[03/14 19:51:37   2410s] -------------------
[03/14 19:51:37   2410s]   (empty table)
[03/14 19:51:37   2410s] -------------------
[03/14 19:51:37   2410s] 
[03/14 19:51:37   2410s]         Reconnecting optimized routes...
[03/14 19:51:37   2410s]         Reset timing graph...
[03/14 19:51:37   2410s] Ignoring AAE DB Resetting ...
[03/14 19:51:37   2410s]         Reset timing graph done.
[03/14 19:51:37   2410s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:51:37   2410s]         Violation analysis...
[03/14 19:51:37   2410s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[03/14 19:51:37   2410s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:51:37   2410s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:37   2410s] UM:                                                                   Violation analysis
[03/14 19:51:37   2410s] Clock instances to consider for cloning: 0
[03/14 19:51:37   2410s]         Reset timing graph...
[03/14 19:51:37   2410s] Ignoring AAE DB Resetting ...
[03/14 19:51:37   2410s]         Reset timing graph done.
[03/14 19:51:37   2410s]         Set dirty flag on 1 insts, 2 nets
[03/14 19:51:37   2410s]         Clock DAG stats before routing clock trees:
[03/14 19:51:37   2410s]           cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:51:37   2410s]           cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:51:37   2410s]           cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:51:37   2410s]           sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:51:37   2410s]           wire capacitance : top=0.000fF, trunk=78.367fF, leaf=610.061fF, total=688.428fF
[03/14 19:51:37   2410s]           wire lengths     : top=0.000um, trunk=763.555um, leaf=5532.665um, total=6296.220um
[03/14 19:51:37   2410s]         Clock DAG net violations before routing clock trees: none
[03/14 19:51:37   2410s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/14 19:51:37   2410s]           Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:37   2410s]           Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.073ns {0 <= 0.048ns, 0 <= 0.064ns, 24 <= 0.072ns, 1 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:51:37   2410s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/14 19:51:37   2410s]            Bufs: CLKBUF_X3: 25 
[03/14 19:51:37   2410s]         Primary reporting skew groups before routing clock trees:
[03/14 19:51:37   2410s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:37   2410s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:51:37   2410s]       max path sink: cpuregs_reg[14][19]/CK
[03/14 19:51:37   2410s]         Skew group summary before routing clock trees:
[03/14 19:51:37   2410s]           skew_group MY_CLK: insertion delay [min=0.094, max=0.114, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.094, 0.114} (wid=0.020 ws=0.017) (gid=0.099 gs=0.010)
[03/14 19:51:37   2410s]         Clock network insertion delays are now [0.094ns, 0.114ns] average 0.107ns std.dev 0.004ns
[03/14 19:51:37   2410s]       eGRPC done.
[03/14 19:51:37   2410s]     Calling post conditioning for eGRPC done.
[03/14 19:51:37   2410s]   eGR Post Conditioning loop iteration 0 done.
[03/14 19:51:37   2410s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/14 19:51:37   2410s]   ClockRefiner...
[03/14 19:51:37   2410s] Assigned high priority to 0 cells.
[03/14 19:51:37   2410s]   Performing Single Pass Refine Place.
[03/14 19:51:37   2411s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1122.5M
[03/14 19:51:37   2411s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1122.5M
[03/14 19:51:37   2411s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:37   2411s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1122.5M
[03/14 19:51:37   2411s] Info: 25 insts are soft-fixed.
[03/14 19:51:37   2411s] OPERPROF:       Starting CMU at level 4, MEM:1122.5M
[03/14 19:51:37   2411s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:1122.5M
[03/14 19:51:37   2411s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.042, MEM:1122.5M
[03/14 19:51:37   2411s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1122.5MB).
[03/14 19:51:37   2411s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.081, MEM:1122.5M
[03/14 19:51:37   2411s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.082, MEM:1122.5M
[03/14 19:51:37   2411s] OPERPROF: Starting RefinePlace at level 1, MEM:1122.5M
[03/14 19:51:37   2411s] *** Starting place_detail (0:40:11 mem=1122.5M) ***
[03/14 19:51:37   2411s] Total net bbox length = 1.377e+05 (5.872e+04 7.902e+04) (ext = 6.356e+03)
[03/14 19:51:37   2411s] Info: 25 insts are soft-fixed.
[03/14 19:51:37   2411s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:51:37   2411s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:51:37   2411s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1122.5M
[03/14 19:51:37   2411s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1122.5M
[03/14 19:51:37   2411s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1122.5M
[03/14 19:51:37   2411s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1122.5M
[03/14 19:51:37   2411s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1122.5M
[03/14 19:51:37   2411s] Starting refinePlace ...
[03/14 19:51:37   2411s]   Spread Effort: high, standalone mode, useDDP on.
[03/14 19:51:37   2411s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1122.5MB) @(0:40:11 - 0:40:11).
[03/14 19:51:37   2411s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:51:37   2411s] wireLenOptFixPriorityInst 1555 inst fixed
[03/14 19:51:38   2411s] 
[03/14 19:51:38   2411s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 19:51:38   2411s] Move report: legalization moves 4 insts, mean move: 0.76 um, max move: 0.95 um
[03/14 19:51:38   2411s] 	Max move on inst (g159811): (133.76, 123.06) --> (134.71, 123.06)
[03/14 19:51:38   2411s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1122.5MB) @(0:40:11 - 0:40:12).
[03/14 19:51:38   2411s] Move report: Detail placement moves 4 insts, mean move: 0.76 um, max move: 0.95 um
[03/14 19:51:38   2411s] 	Max move on inst (g159811): (133.76, 123.06) --> (134.71, 123.06)
[03/14 19:51:38   2411s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1122.5MB
[03/14 19:51:38   2411s] Statistics of distance of Instance movement in refine placement:
[03/14 19:51:38   2411s]   maximum (X+Y) =         0.95 um
[03/14 19:51:38   2411s]   inst (g159811) with max move: (133.76, 123.06) -> (134.71, 123.06)
[03/14 19:51:38   2411s]   mean    (X+Y) =         0.76 um
[03/14 19:51:38   2411s] Total instances moved : 4
[03/14 19:51:38   2411s] Summary Report:
[03/14 19:51:38   2411s] Instances move: 4 (out of 13151 movable)
[03/14 19:51:38   2411s] Instances flipped: 0
[03/14 19:51:38   2411s] Mean displacement: 0.76 um
[03/14 19:51:38   2411s] Max displacement: 0.95 um (Instance: g159811) (133.76, 123.06) -> (134.71, 123.06)
[03/14 19:51:38   2411s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[03/14 19:51:38   2411s] 	Violation at original loc: Placement Blockage Violation
[03/14 19:51:38   2411s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.710, REAL:0.726, MEM:1122.5M
[03/14 19:51:38   2411s] Total net bbox length = 1.377e+05 (5.872e+04 7.902e+04) (ext = 6.356e+03)
[03/14 19:51:38   2411s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1122.5MB
[03/14 19:51:38   2411s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1122.5MB) @(0:40:11 - 0:40:12).
[03/14 19:51:38   2411s] *** Finished place_detail (0:40:12 mem=1122.5M) ***
[03/14 19:51:38   2411s] OPERPROF: Finished RefinePlace at level 1, CPU:0.810, REAL:0.822, MEM:1122.5M
[03/14 19:51:38   2411s] OPERPROF: Starting DPlace-Init at level 1, MEM:1122.5M
[03/14 19:51:38   2411s] #spOpts: N=45 mergeVia=F 
[03/14 19:51:38   2412s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1122.5M
[03/14 19:51:38   2412s] OPERPROF:     Starting CMU at level 3, MEM:1122.5M
[03/14 19:51:38   2412s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1122.5M
[03/14 19:51:38   2412s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.045, MEM:1122.5M
[03/14 19:51:38   2412s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1122.5MB).
[03/14 19:51:38   2412s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1122.5M
[03/14 19:51:38   2412s] Moved 0 and flipped 0 of 25 clock instances (excluding sinks) during refinement
[03/14 19:51:38   2412s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/14 19:51:38   2412s] Moved 0 and flipped 0 of 1555 clock sinks during refinement.
[03/14 19:51:38   2412s]   Moved 0, flipped 0 and cell swapped 0 of 1580 clock instance(s) during refinement.
[03/14 19:51:38   2412s]   The largest move was 0 microns for .
[03/14 19:51:38   2412s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/14 19:51:38   2412s] Revert refine place priority changes on 0 cells.
[03/14 19:51:38   2412s]   ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
[03/14 19:51:38   2412s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:38   2412s] UM:                                                                   ClockRefiner
[03/14 19:51:38   2412s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:04.9 real=0:00:05.1)
[03/14 19:51:38   2412s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:38   2412s] UM:                                                                   CCOpt::Phase::eGRPC
[03/14 19:51:38   2412s]   CCOpt::Phase::Routing...
[03/14 19:51:38   2412s]   Clock implementation routing...
[03/14 19:51:38   2412s]     Leaving CCOpt scope - Routing Tools...
[03/14 19:51:38   2412s] Net route status summary:
[03/14 19:51:38   2412s]   Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=26, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:51:38   2412s]   Non-clock: 14956 (unrouted=875, trialRouted=14081, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=875, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:51:39   2412s]     Routing using eGR in eGR->NR Step...
[03/14 19:51:39   2412s]       Early Global Route - eGR->NR step...
[03/14 19:51:39   2412s] (ccopt eGR): There are 26 nets for routing of which 26 have one or more fixed wires.
[03/14 19:51:39   2412s] (ccopt eGR): Start to route 26 all nets
[03/14 19:51:39   2412s] [PSP]    Started earlyGlobalRoute kernel
[03/14 19:51:39   2412s] [PSP]    Initial Peak syMemory usage = 1122.5 MB
[03/14 19:51:39   2412s] (I)       Reading DB...
[03/14 19:51:39   2412s] (I)       Read data from FE... (mem=1122.5M)
[03/14 19:51:39   2412s] (I)       Read nodes and places... (mem=1122.5M)
[03/14 19:51:39   2412s] (I)       Done Read nodes and places (cpu=0.030s, mem=1122.5M)
[03/14 19:51:39   2412s] (I)       Read nets... (mem=1122.5M)
[03/14 19:51:39   2412s] (I)       Done Read nets (cpu=0.070s, mem=1122.5M)
[03/14 19:51:39   2412s] (I)       Done Read data from FE (cpu=0.100s, mem=1122.5M)
[03/14 19:51:39   2412s] (I)       before initializing RouteDB syMemory usage = 1122.5 MB
[03/14 19:51:39   2412s] (I)       congestionReportName   : 
[03/14 19:51:39   2412s] (I)       layerRangeFor2DCongestion : 
[03/14 19:51:39   2412s] (I)       buildTerm2TermWires    : 1
[03/14 19:51:39   2412s] (I)       doTrackAssignment      : 1
[03/14 19:51:39   2412s] (I)       dumpBookshelfFiles     : 0
[03/14 19:51:39   2412s] (I)       numThreads             : 1
[03/14 19:51:39   2412s] (I)       bufferingAwareRouting  : false
[03/14 19:51:39   2412s] (I)       honorPin               : false
[03/14 19:51:39   2412s] (I)       honorPinGuide          : true
[03/14 19:51:39   2412s] (I)       honorPartition         : false
[03/14 19:51:39   2412s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:51:39   2412s] (I)       [03/14 19:51:39   2412s] [NR-eGR] honorMsvRouteConstraint: false
allowPartitionCrossover: false
[03/14 19:51:39   2412s] (I)       honorSingleEntry       : true
[03/14 19:51:39   2412s] (I)       honorSingleEntryStrong : true
[03/14 19:51:39   2412s] (I)       handleViaSpacingRule   : false
[03/14 19:51:39   2412s] (I)       handleEolSpacingRule   : true
[03/14 19:51:39   2412s] (I)       PDConstraint           : none
[03/14 19:51:39   2412s] (I)       expBetterNDRHandling   : true
[03/14 19:51:39   2412s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:51:39   2412s] (I)       routingEffortLevel     : 10000
[03/14 19:51:39   2412s] (I)       effortLevel            : standard
[03/14 19:51:39   2412s] [NR-eGR] minRouteLayer          : 2
[03/14 19:51:39   2412s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:51:39   2412s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:51:39   2412s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:51:39   2412s] (I)       numRowsPerGCell        : 1
[03/14 19:51:39   2412s] (I)       speedUpLargeDesign     : 0
[03/14 19:51:39   2412s] (I)       multiThreadingTA       : 1
[03/14 19:51:39   2412s] (I)       optimizationMode       : false
[03/14 19:51:39   2412s] (I)       routeSecondPG          : false
[03/14 19:51:39   2412s] (I)       scenicRatioForLayerRelax: 1.25
[03/14 19:51:39   2412s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:51:39   2412s] (I)       punchThroughDistance   : 500.00
[03/14 19:51:39   2412s] (I)       scenicBound            : 3.00
[03/14 19:51:39   2412s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:51:39   2412s] (I)       source-to-sink ratio   : 0.30
[03/14 19:51:39   2412s] (I)       targetCongestionRatioH : 1.00
[03/14 19:51:39   2412s] (I)       targetCongestionRatioV : 1.00
[03/14 19:51:39   2412s] (I)       layerCongestionRatio   : 1.00
[03/14 19:51:39   2412s] (I)       m1CongestionRatio      : 0.10
[03/14 19:51:39   2412s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:51:39   2412s] (I)       localRouteEffort       : 1.00
[03/14 19:51:39   2412s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:51:39   2412s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:51:39   2412s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:51:39   2412s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:51:39   2412s] (I)       routeVias              : 
[03/14 19:51:39   2412s] (I)       readTROption           : true
[03/14 19:51:39   2412s] (I)       extraSpacingFactor     : 1.00
[03/14 19:51:39   2412s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:51:39   2412s] (I)       routeSelectedNetsOnly  : true
[03/14 19:51:39   2412s] (I)       clkNetUseMaxDemand     : false
[03/14 19:51:39   2412s] (I)       extraDemandForClocks   : 0
[03/14 19:51:39   2412s] (I)       steinerRemoveLayers    : false
[03/14 19:51:39   2412s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:51:39   2412s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:51:39   2412s] (I)       similarTopologyRoutingFast : false
[03/14 19:51:39   2412s] (I)       spanningTreeRefinement : true
[03/14 19:51:39   2412s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:51:39   2412s] (I)       starting read tracks
[03/14 19:51:39   2412s] (I)       build grid graph
[03/14 19:51:39   2412s] (I)       build grid graph start
[03/14 19:51:39   2412s] [NR-eGR] metal1 has no routable track
[03/14 19:51:39   2412s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:51:39   2412s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:51:39   2412s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:51:39   2412s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:51:39   2412s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:51:39   2412s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:51:39   2412s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:51:39   2412s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:51:39   2412s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:51:39   2412s] (I)       build grid graph end
[03/14 19:51:39   2412s] (I)       ===========================================================================
[03/14 19:51:39   2412s] (I)       == Report All Rule Vias ==
[03/14 19:51:39   2412s] (I)       ===========================================================================
[03/14 19:51:39   2412s] (I)        Via Rule : (Default)
[03/14 19:51:39   2412s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:51:39   2412s] (I)       ---------------------------------------------------------------------------
[03/14 19:51:39   2412s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 19:51:39   2412s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 19:51:39   2412s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:51:39   2412s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:51:39   2412s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:51:39   2412s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:51:39   2412s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:51:39   2412s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:51:39   2412s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:51:39   2412s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:51:39   2412s] (I)       ===========================================================================
[03/14 19:51:39   2412s] [NR-eGR] Read 55061 PG shapes in 0.010 seconds
[03/14 19:51:39   2412s] 
[03/14 19:51:39   2412s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=55061 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:51:39   2412s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:51:39   2412s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 19:51:39   2412s] (I)       readDataFromPlaceDB
[03/14 19:51:39   2412s] (I)       Read net information..
[03/14 19:51:39   2412s] [NR-eGR] Read numTotalNets=14107  numIgnoredNets=14081
[03/14 19:51:39   2412s] (I)       Read testcase time = 0.000 seconds
[03/14 19:51:39   2412s] 
[03/14 19:51:39   2412s] [NR-eGR] Connected 0 must-join pins/ports
[03/14 19:51:39   2412s] (I)       early_global_route_priority property id does not exist.
[03/14 19:51:39   2412s] (I)       Start initializing grid graph
[03/14 19:51:39   2412s] (I)       End initializing grid graph
[03/14 19:51:39   2412s] (I)       Model blockages into capacity
[03/14 19:51:39   2412s] (I)       Read Num Blocks=55061  Num Prerouted Wires=0  Num CS=0
[03/14 19:51:39   2412s] (I)       Num blockages on layer 1: 7540
[03/14 19:51:39   2412s] (I)       Num blockages on layer 2: 22620
[03/14 19:51:39   2412s] (I)       Num blockages on layer 3: 7540
[03/14 19:51:39   2412s] (I)       Num blockages on layer 4: 7540
[03/14 19:51:39   2412s] (I)       Num blockages on layer 5: 6795
[03/14 19:51:39   2412s] (I)       Num blockages on layer 6: 3026
[03/14 19:51:39   2412s] (I)       Num blockages on layer 7: 0
[03/14 19:51:39   2412s] (I)       Num blockages on layer 8: 0
[03/14 19:51:39   2412s] (I)       Num blockages on layer 9: 0
[03/14 19:51:39   2412s] (I)       Modeling time = 0.010 seconds
[03/14 19:51:39   2412s] 
[03/14 19:51:39   2412s] (I)       Moved 0 terms for better access 
[03/14 19:51:39   2412s] (I)       Number of ignored nets = 0
[03/14 19:51:39   2412s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 19:51:39   2412s] (I)       Number of clock nets = 26.  Ignored: No
[03/14 19:51:39   2412s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:51:39   2412s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:51:39   2412s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:51:39   2412s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:51:39   2412s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:51:39   2412s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:51:39   2412s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:51:39   2412s] [NR-eGR] There are 26 clock nets ( 26 with NDR ).
[03/14 19:51:39   2412s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1122.5 MB
[03/14 19:51:39   2412s] (I)       Ndr track 0 does not exist
[03/14 19:51:39   2412s] (I)       Ndr track 0 does not exist
[03/14 19:51:39   2412s] (I)       Layer1  viaCost=200.00
[03/14 19:51:39   2412s] (I)       Layer2  viaCost=200.00
[03/14 19:51:39   2412s] (I)       Layer3  viaCost=100.00
[03/14 19:51:39   2412s] (I)       Layer4  viaCost=100.00
[03/14 19:51:39   2412s] (I)       Layer5  viaCost=100.00
[03/14 19:51:39   2412s] (I)       Layer6  viaCost=100.00
[03/14 19:51:39   2412s] (I)       Layer7  viaCost=100.00
[03/14 19:51:39   2412s] (I)       Layer8  viaCost=100.00
[03/14 19:51:39   2412s] (I)       Layer9  viaCost=100.00
[03/14 19:51:39   2412s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:51:39   2412s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:51:39   2412s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:51:39   2412s] (I)       Site width          :   380  (dbu)
[03/14 19:51:39   2412s] (I)       Row height          :  2800  (dbu)
[03/14 19:51:39   2412s] (I)       GCell width         :  2800  (dbu)
[03/14 19:51:39   2412s] (I)       GCell height        :  2800  (dbu)
[03/14 19:51:39   2412s] (I)       Grid                :   121   120    10
[03/14 19:51:39   2412s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:51:39   2412s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:51:39   2412s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:51:39   2412s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:51:39   2412s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:51:39   2412s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:51:39   2412s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:51:39   2412s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:51:39   2412s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:51:39   2412s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:51:39   2412s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:51:39   2412s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:51:39   2412s] (I)       --------------------------------------------------------
[03/14 19:51:39   2412s] 
[03/14 19:51:39   2412s] [NR-eGR] ============ Routing rule table ============
[03/14 19:51:39   2412s] [NR-eGR] Rule id: 0  Nets: 26 
[03/14 19:51:39   2412s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/14 19:51:39   2412s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[03/14 19:51:39   2412s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[03/14 19:51:39   2412s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:51:39   2412s] [NR-eGR] Rule id: 1  Nets: 0 
[03/14 19:51:39   2412s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:51:39   2412s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:51:39   2412s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:51:39   2412s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:51:39   2412s] [NR-eGR] ========================================
[03/14 19:51:39   2412s] [NR-eGR] 
[03/14 19:51:39   2412s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:51:39   2412s] (I)       blocked tracks on layer2 : = 23896 / 107520 (22.22%)
[03/14 19:51:39   2412s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:51:39   2412s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:51:39   2412s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:51:39   2412s] (I)       blocked tracks on layer6 : = 29492 / 72840 (40.49%)
[03/14 19:51:39   2412s] (I)       blocked tracks on layer7 : = 12299 / 24321 (50.57%)
[03/14 19:51:39   2412s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:51:39   2412s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:51:39   2412s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:51:39   2412s] (I)       After initializing earlyGlobalRoute syMemory usage = 1122.5 MB
[03/14 19:51:39   2412s] (I)       Loading and dumping file time : 0.18 seconds
[03/14 19:51:39   2412s] (I)       ============= Initialization =============
[03/14 19:51:39   2412s] (I)       totalPins=1606  totalGlobalPin=1605 (99.94%)
[03/14 19:51:39   2412s] (I)       total 2D Cap : 198704 = (136076 H, 62628 V)
[03/14 19:51:39   2412s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [3, 4]
[03/14 19:51:39   2412s] (I)       ============  Phase 1a Route ============
[03/14 19:51:39   2412s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:51:39   2412s] (I)       Usage: 4233 = (2030 H, 2203 V) = (1.49% H, 3.52% V) = (2.842e+03um H, 3.084e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1b Route ============
[03/14 19:51:39   2412s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 4233 = (2030 H, 2203 V) = (1.49% H, 3.52% V) = (2.842e+03um H, 3.084e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.926200e+03um
[03/14 19:51:39   2412s] (I)       ============  Phase 1c Route ============
[03/14 19:51:39   2412s] (I)       Level2 Grid: 25 x 24
[03/14 19:51:39   2412s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 4233 = (2030 H, 2203 V) = (1.49% H, 3.52% V) = (2.842e+03um H, 3.084e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1d Route ============
[03/14 19:51:39   2412s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 4251 = (2052 H, 2199 V) = (1.51% H, 3.51% V) = (2.873e+03um H, 3.079e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1e Route ============
[03/14 19:51:39   2412s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 4251 = (2052 H, 2199 V) = (1.51% H, 3.51% V) = (2.873e+03um H, 3.079e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.951400e+03um
[03/14 19:51:39   2412s] [NR-eGR] 
[03/14 19:51:39   2412s] (I)       ============  Phase 1f Route ============
[03/14 19:51:39   2412s] (I)       Usage: 4251 = (2052 H, 2199 V) = (1.51% H, 3.51% V) = (2.873e+03um H, 3.079e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1g Route ============
[03/14 19:51:39   2412s] (I)       Usage: 4225 = (2027 H, 2198 V) = (1.49% H, 3.51% V) = (2.838e+03um H, 3.077e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       numNets=26  numFullyRipUpNets=24  numPartialRipUpNets=24 routedWL=279
[03/14 19:51:39   2412s] [NR-eGR] Move 24 nets to layer range [3, 6]
[03/14 19:51:39   2412s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       total 2D Cap : 307576 = (201499 H, 106077 V)
[03/14 19:51:39   2412s] [NR-eGR] Layer group 2: route 24 net(s) in layer range [3, 6]
[03/14 19:51:39   2412s] (I)       ============  Phase 1a Route ============
[03/14 19:51:39   2412s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:51:39   2412s] (I)       Usage: 8178 = (3925 H, 4253 V) = (1.95% H, 4.01% V) = (5.495e+03um H, 5.954e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1b Route ============
[03/14 19:51:39   2412s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 8178 = (3925 H, 4253 V) = (1.95% H, 4.01% V) = (5.495e+03um H, 5.954e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.497800e+03um
[03/14 19:51:39   2412s] (I)       ============  Phase 1c Route ============
[03/14 19:51:39   2412s] (I)       Level2 Grid: 25 x 24
[03/14 19:51:39   2412s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 8178 = (3925 H, 4253 V) = (1.95% H, 4.01% V) = (5.495e+03um H, 5.954e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1d Route ============
[03/14 19:51:39   2412s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 8190 = (3935 H, 4255 V) = (1.95% H, 4.01% V) = (5.509e+03um H, 5.957e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1e Route ============
[03/14 19:51:39   2412s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 8190 = (3935 H, 4255 V) = (1.95% H, 4.01% V) = (5.509e+03um H, 5.957e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.514600e+03um
[03/14 19:51:39   2412s] [NR-eGR] 
[03/14 19:51:39   2412s] (I)       ============  Phase 1f Route ============
[03/14 19:51:39   2412s] (I)       Usage: 8190 = (3935 H, 4255 V) = (1.95% H, 4.01% V) = (5.509e+03um H, 5.957e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1g Route ============
[03/14 19:51:39   2412s] (I)       Usage: 8173 = (3924 H, 4249 V) = (1.95% H, 4.01% V) = (5.494e+03um H, 5.949e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       numNets=24  numFullyRipUpNets=24  numPartialRipUpNets=24 routedWL=0
[03/14 19:51:39   2412s] [NR-eGR] Move 24 nets to layer range [3, 8]
[03/14 19:51:39   2412s] (I)       total 2D Cap : 343839 = (213522 H, 130317 V)
[03/14 19:51:39   2412s] [NR-eGR] Layer group 3: route 24 net(s) in layer range [3, 8]
[03/14 19:51:39   2412s] (I)       ============  Phase 1a Route ============
[03/14 19:51:39   2412s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1b Route ============
[03/14 19:51:39   2412s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.510400e+03um
[03/14 19:51:39   2412s] (I)       ============  Phase 1c Route ============
[03/14 19:51:39   2412s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1d Route ============
[03/14 19:51:39   2412s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1e Route ============
[03/14 19:51:39   2412s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.510400e+03um
[03/14 19:51:39   2412s] [NR-eGR] 
[03/14 19:51:39   2412s] (I)       ============  Phase 1f Route ============
[03/14 19:51:39   2412s] (I)       Usage: 12126 = (5822 H, 6304 V) = (2.73% H, 4.84% V) = (8.151e+03um H, 8.826e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1g Route ============
[03/14 19:51:39   2412s] (I)       Usage: 12115 = (5819 H, 6296 V) = (2.73% H, 4.83% V) = (8.147e+03um H, 8.814e+03um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       numNets=24  numFullyRipUpNets=23  numPartialRipUpNets=23 routedWL=141
[03/14 19:51:39   2412s] [NR-eGR] Move 23 nets to layer range [3, 10]
[03/14 19:51:39   2412s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       total 2D Cap : 368664 = (226227 H, 142437 V)
[03/14 19:51:39   2412s] (I)       ============  Phase 1a Route ============
[03/14 19:51:39   2412s] [NR-eGR] Layer group 4: route 23 net(s) in layer range [3, 10]
[03/14 19:51:39   2412s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1b Route ============
[03/14 19:51:39   2412s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.321400e+03um
[03/14 19:51:39   2412s] (I)       ============  Phase 1c Route ============
[03/14 19:51:39   2412s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1d Route ============
[03/14 19:51:39   2412s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1e Route ============
[03/14 19:51:39   2412s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1f Route ============
[03/14 19:51:39   2412s] (I)       Usage: 15927 = (7674 H, 8253 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.155e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       [03/14 19:51:39   2412s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.321400e+03um
[03/14 19:51:39   2412s] [NR-eGR] 
============  Phase 1g Route ============
[03/14 19:51:39   2412s] (I)       Usage: 15917 = (7672 H, 8245 V) = (3.39% H, 5.79% V) = (1.074e+04um H, 1.154e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       numNets=23  numFullyRipUpNets=0  numPartialRipUpNets=5 routedWL=3047
[03/14 19:51:39   2412s] [NR-eGR] Move 5 nets to layer range [2, 10]
[03/14 19:51:39   2412s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       total 2D Cap : 468065 = (226227 H, 241838 V)
[03/14 19:51:39   2412s] [NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 10]
[03/14 19:51:39   2412s] (I)       ============  Phase 1a Route ============
[03/14 19:51:39   2412s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1b Route ============
[03/14 19:51:39   2412s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.079000e+03um
[03/14 19:51:39   2412s] (I)       ============  Phase 1c Route ============
[03/14 19:51:39   2412s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1d Route ============
[03/14 19:51:39   2412s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1e Route ============
[03/14 19:51:39   2412s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.079000e+03um
[03/14 19:51:39   2412s] [NR-eGR] 
[03/14 19:51:39   2412s] (I)       ============  Phase 1f Route ============
[03/14 19:51:39   2412s] (I)       Usage: 17412 = (8468 H, 8944 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       ============  Phase 1g Route ============
[03/14 19:51:39   2412s] (I)       Usage: 17411 = (8469 H, 8942 V) = (3.74% H, 3.70% V) = (1.186e+04um H, 1.252e+04um V)
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:51:39   2412s] (I)       
[03/14 19:51:39   2412s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:51:39   2412s] [NR-eGR]                        OverCon            
[03/14 19:51:39   2412s] [NR-eGR]                         #Gcell     %Gcell
[03/14 19:51:39   2412s] [NR-eGR]       Layer                (0)    OverCon 
[03/14 19:51:39   2412s] [NR-eGR] ----------------------------------------------
[03/14 19:51:39   2412s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR] ----------------------------------------------
[03/14 19:51:39   2412s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/14 19:51:39   2412s] [NR-eGR] 
[03/14 19:51:39   2412s] (I)       Total Global Routing Runtime: 0.16 seconds
[03/14 19:51:39   2412s] (I)       total 2D Cap : 475350 = (229853 H, 245497 V)
[03/14 19:51:39   2412s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 19:51:39   2412s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 19:51:39   2412s] (I)       ============= track Assignment ============
[03/14 19:51:39   2412s] (I)       extract Global 3D Wires
[03/14 19:51:39   2412s] (I)       Extract Global WL : time=0.00
[03/14 19:51:39   2412s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[03/14 19:51:39   2412s] (I)       Initialization real time=0.00 seconds
[03/14 19:51:39   2412s] (I)       Run Multi-thread track assignment
[03/14 19:51:39   2412s] (I)       Kernel real time=0.02 seconds
[03/14 19:51:39   2412s] (I)       End Greedy Track Assignment
[03/14 19:51:39   2412s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:39   2412s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 42474
[03/14 19:51:39   2412s] [NR-eGR] metal2  (2V) length: 3.670731e+04um, number of vias: 51564
[03/14 19:51:39   2412s] [NR-eGR] metal3  (3H) length: 5.130343e+04um, number of vias: 18210
[03/14 19:51:39   2412s] [NR-eGR] metal4  (4V) length: 3.378786e+04um, number of vias: 5598
[03/14 19:51:39   2412s] [NR-eGR] metal5  (5H) length: 1.593882e+04um, number of vias: 3657
[03/14 19:51:39   2412s] [NR-eGR] metal6  (6V) length: 1.585381e+04um, number of vias: 1503
[03/14 19:51:39   2412s] [NR-eGR] metal7  (7H) length: 2.702684e+03um, number of vias: 1533
[03/14 19:51:39   2412s] [NR-eGR] metal8  (8V) length: 9.068299e+03um, number of vias: 663
[03/14 19:51:39   2412s] [NR-eGR] metal9  (9H) length: 2.374340e+03um, number of vias: 203
[03/14 19:51:39   2412s] [NR-eGR] metal10 (10V) length: 1.492240e+03um, number of vias: 0
[03/14 19:51:39   2412s] [NR-eGR] Total length: 1.692288e+05um, number of vias: 125405
[03/14 19:51:39   2412s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:39   2412s] [NR-eGR] Total eGR-routed clock nets wire length: 6.296220e+03um 
[03/14 19:51:39   2412s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:39   2412s] [NR-eGR] Report for selected net(s) only.
[03/14 19:51:39   2412s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1605
[03/14 19:51:39   2412s] [NR-eGR] metal2  (2V) length: 1.132455e+03um, number of vias: 1844
[03/14 19:51:39   2412s] [NR-eGR] metal3  (3H) length: 2.565105e+03um, number of vias: 1094
[03/14 19:51:39   2412s] [NR-eGR] metal4  (4V) length: 2.147860e+03um, number of vias: 84
[03/14 19:51:39   2412s] [NR-eGR] metal5  (5H) length: 4.508000e+02um, number of vias: 0
[03/14 19:51:39   2412s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:39   2412s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:39   2412s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:39   2412s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:39   2412s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[03/14 19:51:39   2412s] [NR-eGR] Total length: 6.296220e+03um, number of vias: 4627
[03/14 19:51:39   2412s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:39   2412s] [NR-eGR] Total routed clock nets wire length: 6.296220e+03um, number of vias: 4627
[03/14 19:51:39   2412s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:51:39   2412s] [NR-eGR] End Peak syMemory usage = 1082.3 MB
[03/14 19:51:39   2412s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.51 seconds
[03/14 19:51:39   2413s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_25911_hansolo.poly.edu_abc586_E4X1Lt/.rgfl9aIGu
[03/14 19:51:39   2413s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:00.7)
[03/14 19:51:39   2413s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:51:39   2413s] UM:                                                                   Early Global Route - eGR->NR step
[03/14 19:51:39   2413s]     Routing using eGR in eGR->NR Step done.
[03/14 19:51:39   2413s]     Routing using NR in eGR->NR Step...
[03/14 19:51:39   2413s] 
[03/14 19:51:39   2413s] CCOPT: Preparing to route 26 clock nets with NanoRoute.
[03/14 19:51:39   2413s]   All net are default rule.
[03/14 19:51:39   2413s]   Removed pre-existing routes for 26 nets.
[03/14 19:51:39   2413s]   Preferred NanoRoute mode settings: Current
[03/14 19:51:39   2413s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/14 19:51:39   2413s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/14 19:51:39   2413s]       Clock detailed routing...
[03/14 19:51:39   2413s]         NanoRoute...
[03/14 19:51:39   2413s] 
[03/14 19:51:39   2413s] route_global_detail
[03/14 19:51:39   2413s] 
[03/14 19:51:39   2413s] #set_db route_design_detail_auto_stop false
[03/14 19:51:39   2413s] #set_db route_design_detail_end_iteration 20
[03/14 19:51:39   2413s] #set_db route_design_allow_pin_as_feedthru "false"
[03/14 19:51:39   2413s] #set_db route_design_selected_net_only true
[03/14 19:51:39   2413s] #set_db route_design_with_eco true
[03/14 19:51:39   2413s] #set_db route_design_with_si_driven false
[03/14 19:51:39   2413s] #set_db route_design_with_timing_driven false
[03/14 19:51:39   2413s] #Start route_global_detail on Sun Mar 14 19:51:39 2021
[03/14 19:51:39   2413s] #
[03/14 19:51:39   2413s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/14 19:51:40   2413s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[6] of net trace_data[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 19:51:40   2413s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[5] of net trace_data[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 19:51:40   2413s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[4] of net trace_data[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 19:51:40   2413s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[3] of net trace_data[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 19:51:40   2413s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[2] of net trace_data[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 19:51:40   2413s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[1] of net trace_data[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 19:51:40   2413s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[0] of net trace_data[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 19:51:40   2413s] ### Net info: total nets: 14982
[03/14 19:51:40   2413s] ### Net info: dirty nets: 26
[03/14 19:51:40   2413s] ### Net info: marked as disconnected nets: 0
[03/14 19:51:40   2413s] ### Net info: fully routed nets: 0
[03/14 19:51:40   2413s] ### Net info: trivial (single pin) nets: 0
[03/14 19:51:40   2413s] ### Net info: unrouted nets: 14982
[03/14 19:51:40   2413s] ### Net info: re-extraction nets: 0
[03/14 19:51:40   2413s] ### Net info: selected nets: 26
[03/14 19:51:40   2413s] ### Net info: ignored nets: 0
[03/14 19:51:40   2413s] ### Net info: skip routing nets: 0
[03/14 19:51:40   2413s] #NanoRoute Version 18.13-s088_1 NR190213-1431/18_13-UB
[03/14 19:51:40   2413s] #RTESIG:78da8d91c14ac43014455dfb158fcc2c2a386d5fd2b4c9561844109541c55de8685a0b6d
[03/14 19:51:40   2413s] #       539a6460fedea8dbd24c762f39dc7739d96cdff707202852643b9b0ba1109e0e28731a66
[03/14 19:51:40   2413s] #       2c186618aed8eeed8e5c6fb6cf2faf482b68eade6a488ec6f4b7e0ad9ec16ae7bab1bdf9
[03/14 19:51:40   2413s] #       67682e81e69074a3d3ad9e97998a819bfd5a4cc14a20ce4ca637ed994062dd1c1e17d1aa
[03/14 19:51:40   2413s] #       64d156a2aa425c5819a2f4e8874548a28cd542e412304f31ff3d9034bda9dd3249312e0b
[03/14 19:51:40   2413s] #       29e31740050792b961caba7134276f95d3c3a4289788eabb1e6d90940653e7547f79551f
[03/14 19:51:40   2413s] #       3fb928d5bef8c04797a573dbf4b27eb8f7eb12912105f257654d11b2aa007262b13019fd
[03/14 19:51:40   2413s] #       60e45c449912f905cc0539b48c6b2ea95c83ae7e009f09f981
[03/14 19:51:40   2413s] #
[03/14 19:51:40   2413s] #RTESIG:78da8d91c14ac43014455dfb158fcc2c2a386d5fd2b4c9561844109541c55de8685a0b6d
[03/14 19:51:40   2413s] #       539a6460fedea8dbd24c762f39dc7739d96cdff707202852643b9b0ba1109e0e28731a66
[03/14 19:51:40   2413s] #       2c186618aed8eeed8e5c6fb6cf2faf482b68eade6a488ec6f4b7e0ad9ec16ae7bab1bdf9
[03/14 19:51:40   2413s] #       67682e81e69074a3d3ad9e97998a819bfd5a4cc14a20ce4ca637ed994062dd1c1e17d1aa
[03/14 19:51:40   2413s] #       64d156a2aa425c5819a2f4e8874548a28cd542e412304f31ff3d9034bda9dd3249312e0b
[03/14 19:51:40   2413s] #       29e31740050792b961caba7134276f95d3c3a4289788eabb1e6d90940653e7547f79551f
[03/14 19:51:40   2413s] #       3fb928d5bef8c04797a573dbf4b27eb8f7eb12912105f257654d11b2aa007262b13019fd
[03/14 19:51:40   2413s] #       60e45c449912f905cc0539b48c6b2ea95c83ae7e009f09f981
[03/14 19:51:40   2413s] #
[03/14 19:51:40   2413s] #Start routing data preparation on Sun Mar 14 19:51:40 2021
[03/14 19:51:40   2413s] #
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
[03/14 19:51:40   2413s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
[03/14 19:51:40   2413s] #Minimum voltage of a net in the design = 0.000.
[03/14 19:51:40   2413s] #Maximum voltage of a net in the design = 1.100.
[03/14 19:51:40   2413s] #Voltage range [0.000 - 0.000] has 107 nets.
[03/14 19:51:40   2413s] #Voltage range [1.100 - 1.100] has 1 net.
[03/14 19:51:40   2413s] #Voltage range [0.000 - 1.100] has 14874 nets.
[03/14 19:51:42   2416s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[03/14 19:51:42   2416s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[03/14 19:51:42   2416s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[03/14 19:51:42   2416s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[03/14 19:51:42   2416s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[03/14 19:51:42   2416s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[03/14 19:51:42   2416s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[03/14 19:51:42   2416s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[03/14 19:51:42   2416s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[03/14 19:51:42   2416s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[03/14 19:51:43   2416s] #Regenerating Ggrids automatically.
[03/14 19:51:43   2416s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[03/14 19:51:43   2416s] #Using automatically generated G-grids.
[03/14 19:51:43   2416s] #Done routing data preparation.
[03/14 19:51:43   2416s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 820.58 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] #Merging special wires: starts on Sun Mar 14 19:51:43 2021 with memory = 820.79 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:821.2 MB, peak:1.1 GB
[03/14 19:51:43   2416s] #reading routing guides ......
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #Finished routing data preparation on Sun Mar 14 19:51:43 2021
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #Cpu time = 00:00:03
[03/14 19:51:43   2416s] #Elapsed time = 00:00:03
[03/14 19:51:43   2416s] #Increased memory = 12.54 (MB)
[03/14 19:51:43   2416s] #Total memory = 821.21 (MB)
[03/14 19:51:43   2416s] #Peak memory = 1088.64 (MB)
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #Start global routing on Sun Mar 14 19:51:43 2021
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #Start global routing initialization on Sun Mar 14 19:51:43 2021
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #Number of eco nets is 0
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #Start global routing data preparation on Sun Mar 14 19:51:43 2021
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] ### build_merged_routing_blockage_rect_list starts on Sun Mar 14 19:51:43 2021 with memory = 821.33 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:821.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] #Start routing resource analysis on Sun Mar 14 19:51:43 2021
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] ### init_is_bin_blocked starts on Sun Mar 14 19:51:43 2021 with memory = 821.36 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:821.4 MB, peak:1.1 GB
[03/14 19:51:43   2416s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Mar 14 19:51:43 2021 with memory = 822.95 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] ### adjust_flow_cap starts on Sun Mar 14 19:51:43 2021 with memory = 823.30 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] ### adjust_partial_route_blockage starts on Sun Mar 14 19:51:43 2021 with memory = 823.30 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] ### set_via_blocked starts on Sun Mar 14 19:51:43 2021 with memory = 823.30 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] ### copy_flow starts on Sun Mar 14 19:51:43 2021 with memory = 823.30 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] #Routing resource analysis is done on Sun Mar 14 19:51:43 2021
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] ### report_flow_cap starts on Sun Mar 14 19:51:43 2021 with memory = 823.31 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] #  Resource Analysis:
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 19:51:43   2416s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 19:51:43   2416s] #  --------------------------------------------------------------
[03/14 19:51:43   2416s] #  metal1         H        1208           0        6561    85.76%
[03/14 19:51:43   2416s] #  metal2         V         896           0        6561     0.00%
[03/14 19:51:43   2416s] #  metal3         H        1208           0        6561     0.00%
[03/14 19:51:43   2416s] #  metal4         V         607           0        6561     0.00%
[03/14 19:51:43   2416s] #  metal5         H         604           0        6561     0.00%
[03/14 19:51:43   2416s] #  metal6         V         368         239        6561     1.20%
[03/14 19:51:43   2416s] #  metal7         H         102          99        6561    25.53%
[03/14 19:51:43   2416s] #  metal8         V         202           0        6561     0.00%
[03/14 19:51:43   2416s] #  metal9         H          81           0        6561     0.00%
[03/14 19:51:43   2416s] #  metal10        V          81           0        6561     0.00%
[03/14 19:51:43   2416s] #  --------------------------------------------------------------
[03/14 19:51:43   2416s] #  Total                   5357       8.84%       65610    11.25%
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #  26 nets (0.17%) with 1 preferred extra spacing.
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] ### analyze_m2_tracks starts on Sun Mar 14 19:51:43 2021 with memory = 823.32 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] ### report_initial_resource starts on Sun Mar 14 19:51:43 2021 with memory = 823.32 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] ### mark_pg_pins_accessibility starts on Sun Mar 14 19:51:43 2021 with memory = 823.32 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] ### set_net_region starts on Sun Mar 14 19:51:43 2021 with memory = 823.32 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #Global routing data preparation is done on Sun Mar 14 19:51:43 2021
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2416s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.32 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2416s] #
[03/14 19:51:43   2417s] ### prepare_level starts on Sun Mar 14 19:51:43 2021 with memory = 823.34 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2417s] #Routing guide is on.
[03/14 19:51:43   2417s] ### init level 1 starts on Sun Mar 14 19:51:43 2021 with memory = 823.34 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2417s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:823.3 MB, peak:1.1 GB
[03/14 19:51:43   2417s] ### prepare_level_flow starts on Sun Mar 14 19:51:43 2021 with memory = 823.38 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2417s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:823.4 MB, peak:1.1 GB
[03/14 19:51:43   2417s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:823.4 MB, peak:1.1 GB
[03/14 19:51:43   2417s] #
[03/14 19:51:43   2417s] #Global routing initialization is done on Sun Mar 14 19:51:43 2021
[03/14 19:51:43   2417s] #
[03/14 19:51:43   2417s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.38 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2417s] #
[03/14 19:51:43   2417s] #start global routing iteration 1...
[03/14 19:51:43   2417s] ### init_flow_edge starts on Sun Mar 14 19:51:43 2021 with memory = 823.42 (MB), peak = 1088.64 (MB)
[03/14 19:51:43   2417s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:823.4 MB, peak:1.1 GB
[03/14 19:51:44   2417s] #Initial_route: 0.56047
[03/14 19:51:44   2418s] #Reroute: 0.56741
[03/14 19:51:44   2418s] ### measure_qor starts on Sun Mar 14 19:51:44 2021 with memory = 826.82 (MB), peak = 1088.64 (MB)
[03/14 19:51:44   2418s] ### measure_congestion starts on Sun Mar 14 19:51:44 2021 with memory = 826.82 (MB), peak = 1088.64 (MB)
[03/14 19:51:44   2418s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:826.8 MB, peak:1.1 GB
[03/14 19:51:44   2418s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:826.8 MB, peak:1.1 GB
[03/14 19:51:44   2418s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 826.83 (MB), peak = 1088.64 (MB)
[03/14 19:51:44   2418s] #
[03/14 19:51:44   2418s] #start global routing iteration 2...
[03/14 19:51:46   2419s] ### measure_qor starts on Sun Mar 14 19:51:46 2021 with memory = 827.20 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### measure_congestion starts on Sun Mar 14 19:51:46 2021 with memory = 827.20 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:827.2 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:827.2 MB, peak:1.1 GB
[03/14 19:51:46   2419s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 827.20 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] ### route_end starts on Sun Mar 14 19:51:46 2021 with memory = 827.20 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #Total number of trivial nets (e.g. < 2 pins) = 875 (skipped).
[03/14 19:51:46   2419s] #Total number of selected nets for routing = 26.
[03/14 19:51:46   2419s] #Total number of unselected nets (but routable) for routing = 14081 (skipped).
[03/14 19:51:46   2419s] #Total number of nets in the design = 14982.
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #14081 skipped nets do not have any wires.
[03/14 19:51:46   2419s] #26 routable nets have only global wires.
[03/14 19:51:46   2419s] #26 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #Routed net constraints summary:
[03/14 19:51:46   2419s] #------------------------------------------------
[03/14 19:51:46   2419s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 19:51:46   2419s] #------------------------------------------------
[03/14 19:51:46   2419s] #      Default                 26               0  
[03/14 19:51:46   2419s] #------------------------------------------------
[03/14 19:51:46   2419s] #        Total                 26               0  
[03/14 19:51:46   2419s] #------------------------------------------------
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #Routing constraints summary of the whole design:
[03/14 19:51:46   2419s] #-------------------------------------------------------------
[03/14 19:51:46   2419s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[03/14 19:51:46   2419s] #-------------------------------------------------------------
[03/14 19:51:46   2419s] #      Default                 26          207           13874  
[03/14 19:51:46   2419s] #-------------------------------------------------------------
[03/14 19:51:46   2419s] #        Total                 26          207           13874  
[03/14 19:51:46   2419s] #-------------------------------------------------------------
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] ### cal_base_flow starts on Sun Mar 14 19:51:46 2021 with memory = 827.22 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### init_flow_edge starts on Sun Mar 14 19:51:46 2021 with memory = 827.22 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:827.2 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### cal_flow starts on Sun Mar 14 19:51:46 2021 with memory = 827.23 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:827.2 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:827.2 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### report_overcon starts on Sun Mar 14 19:51:46 2021 with memory = 827.24 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #                 OverCon          
[03/14 19:51:46   2419s] #                  #Gcell    %Gcell
[03/14 19:51:46   2419s] #     Layer           (1)   OverCon
[03/14 19:51:46   2419s] #  --------------------------------
[03/14 19:51:46   2419s] #  metal1        0(0.00%)   (0.00%)
[03/14 19:51:46   2419s] #  metal2        0(0.00%)   (0.00%)
[03/14 19:51:46   2419s] #  metal3        0(0.00%)   (0.00%)
[03/14 19:51:46   2419s] #  metal4        5(0.08%)   (0.08%)
[03/14 19:51:46   2419s] #  metal5        0(0.00%)   (0.00%)
[03/14 19:51:46   2419s] #  metal6        0(0.00%)   (0.00%)
[03/14 19:51:46   2419s] #  metal7        0(0.00%)   (0.00%)
[03/14 19:51:46   2419s] #  metal8        0(0.00%)   (0.00%)
[03/14 19:51:46   2419s] #  metal9        0(0.00%)   (0.00%)
[03/14 19:51:46   2419s] #  metal10       0(0.00%)   (0.00%)
[03/14 19:51:46   2419s] #  --------------------------------
[03/14 19:51:46   2419s] #     Total      5(0.01%)   (0.01%)
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/14 19:51:46   2419s] #  Overflow after GR: 0.00% H + 0.01% V
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:827.2 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### cal_base_flow starts on Sun Mar 14 19:51:46 2021 with memory = 827.25 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### init_flow_edge starts on Sun Mar 14 19:51:46 2021 with memory = 827.25 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:827.3 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### cal_flow starts on Sun Mar 14 19:51:46 2021 with memory = 827.25 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:827.3 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:827.3 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### export_cong_map starts on Sun Mar 14 19:51:46 2021 with memory = 827.25 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### PDZT_Export::export_cong_map starts on Sun Mar 14 19:51:46 2021 with memory = 827.41 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:827.4 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:827.4 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### import_cong_map starts on Sun Mar 14 19:51:46 2021 with memory = 827.42 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:827.4 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### update starts on Sun Mar 14 19:51:46 2021 with memory = 827.42 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] #Complete Global Routing.
[03/14 19:51:46   2419s] #Total number of nets with non-default rule or having extra spacing = 26
[03/14 19:51:46   2419s] #Total wire length = 5996 um.
[03/14 19:51:46   2419s] #Total half perimeter of net bounding box = 2009 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal1 = 0 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal2 = 884 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal3 = 2514 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal4 = 2148 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal5 = 449 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal6 = 0 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal7 = 0 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal8 = 0 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal9 = 0 um.
[03/14 19:51:46   2419s] #Total wire length on LAYER metal10 = 0 um.
[03/14 19:51:46   2419s] #Total number of vias = 3987
[03/14 19:51:46   2419s] #Up-Via Summary (total 3987):
[03/14 19:51:46   2419s] #           
[03/14 19:51:46   2419s] #-----------------------
[03/14 19:51:46   2419s] # metal1           1605
[03/14 19:51:46   2419s] # metal2           1384
[03/14 19:51:46   2419s] # metal3            923
[03/14 19:51:46   2419s] # metal4             75
[03/14 19:51:46   2419s] #-----------------------
[03/14 19:51:46   2419s] #                  3987 
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #Total number of involved priority nets 26
[03/14 19:51:46   2419s] #Maximum src to sink distance for priority net 282.2
[03/14 19:51:46   2419s] #Average of max src_to_sink distance for priority net 66.1
[03/14 19:51:46   2419s] #Average of ave src_to_sink distance for priority net 36.5
[03/14 19:51:46   2419s] ### update cpu:00:00:00, real:00:00:00, mem:827.4 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### report_overcon starts on Sun Mar 14 19:51:46 2021 with memory = 827.45 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:827.4 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### report_overcon starts on Sun Mar 14 19:51:46 2021 with memory = 827.45 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] #Max overcon = 1 tracks.
[03/14 19:51:46   2419s] #Total overcon = 0.01%.
[03/14 19:51:46   2419s] #Worst layer Gcell overcon rate = 0.08%.
[03/14 19:51:46   2419s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:827.4 MB, peak:1.1 GB
[03/14 19:51:46   2419s] ### route_end cpu:00:00:00, real:00:00:00, mem:827.4 MB, peak:1.1 GB
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #Global routing statistics:
[03/14 19:51:46   2419s] #Cpu time = 00:00:03
[03/14 19:51:46   2419s] #Elapsed time = 00:00:03
[03/14 19:51:46   2419s] #Increased memory = 6.24 (MB)
[03/14 19:51:46   2419s] #Total memory = 827.45 (MB)
[03/14 19:51:46   2419s] #Peak memory = 1088.64 (MB)
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #Finished global routing on Sun Mar 14 19:51:46 2021
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #
[03/14 19:51:46   2419s] #reading routing guides ......
[03/14 19:51:46   2419s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 825.89 (MB), peak = 1088.64 (MB)
[03/14 19:51:46   2419s] #Start Track Assignment.
[03/14 19:51:46   2419s] #Done with 998 horizontal wires in 1 hboxes and 1089 vertical wires in 1 hboxes.
[03/14 19:51:47   2420s] #Done with 988 horizontal wires in 1 hboxes and 1078 vertical wires in 1 hboxes.
[03/14 19:51:47   2420s] #Complete Track Assignment.
[03/14 19:51:47   2420s] #Total number of nets with non-default rule or having extra spacing = 26
[03/14 19:51:47   2420s] #Total wire length = 6454 um.
[03/14 19:51:47   2420s] #Total half perimeter of net bounding box = 2009 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal1 = 470 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal2 = 875 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal3 = 2470 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal4 = 2190 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal5 = 449 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal6 = 0 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal7 = 0 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal8 = 0 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal9 = 0 um.
[03/14 19:51:47   2420s] #Total wire length on LAYER metal10 = 0 um.
[03/14 19:51:47   2420s] #Total number of vias = 3987
[03/14 19:51:47   2420s] #Up-Via Summary (total 3987):
[03/14 19:51:47   2420s] #           
[03/14 19:51:47   2420s] #-----------------------
[03/14 19:51:47   2420s] # metal1           1605
[03/14 19:51:47   2420s] # metal2           1384
[03/14 19:51:47   2420s] # metal3            923
[03/14 19:51:47   2420s] # metal4             75
[03/14 19:51:47   2420s] #-----------------------
[03/14 19:51:47   2420s] #                  3987 
[03/14 19:51:47   2420s] #
[03/14 19:51:47   2420s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 834.23 (MB), peak = 1088.64 (MB)
[03/14 19:51:47   2420s] #
[03/14 19:51:47   2420s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 19:51:47   2420s] #Cpu time = 00:00:07
[03/14 19:51:47   2420s] #Elapsed time = 00:00:07
[03/14 19:51:47   2420s] #Increased memory = 25.80 (MB)
[03/14 19:51:47   2420s] #Total memory = 834.46 (MB)
[03/14 19:51:47   2420s] #Peak memory = 1088.64 (MB)
[03/14 19:51:47   2420s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[03/14 19:51:47   2420s] #
[03/14 19:51:47   2420s] #Start Detail Routing..
[03/14 19:51:47   2420s] #start initial detail routing ...
[03/14 19:51:47   2420s] ### Design has 2 dirty nets, has valid drcs
[03/14 19:52:01   2433s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[03/14 19:52:01   2434s] #   number of violations = 6
[03/14 19:52:01   2434s] #
[03/14 19:52:01   2434s] #    By Layer and Type :
[03/14 19:52:01   2434s] #	          Short   Totals
[03/14 19:52:01   2434s] #	metal1        0        0
[03/14 19:52:01   2434s] #	metal2        0        0
[03/14 19:52:01   2434s] #	metal3        0        0
[03/14 19:52:01   2434s] #	metal4        6        6
[03/14 19:52:01   2434s] #	Totals        6        6
[03/14 19:52:01   2434s] #cpu time = 00:00:13, elapsed time = 00:00:14, memory = 903.07 (MB), peak = 1088.64 (MB)
[03/14 19:52:01   2434s] #start 1st optimization iteration ...
[03/14 19:52:01   2434s] #   number of violations = 0
[03/14 19:52:01   2434s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.32 (MB), peak = 1088.64 (MB)
[03/14 19:52:01   2434s] #Complete Detail Routing.
[03/14 19:52:01   2434s] #Total number of nets with non-default rule or having extra spacing = 26
[03/14 19:52:01   2434s] #Total wire length = 6280 um.
[03/14 19:52:01   2434s] #Total half perimeter of net bounding box = 2009 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal1 = 0 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal2 = 128 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal3 = 2706 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal4 = 3018 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal5 = 428 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal6 = 0 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal7 = 0 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal8 = 0 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal9 = 0 um.
[03/14 19:52:01   2434s] #Total wire length on LAYER metal10 = 0 um.
[03/14 19:52:01   2434s] #Total number of vias = 5093
[03/14 19:52:01   2434s] #Up-Via Summary (total 5093):
[03/14 19:52:01   2434s] #           
[03/14 19:52:01   2434s] #-----------------------
[03/14 19:52:01   2434s] # metal1           1605
[03/14 19:52:01   2434s] # metal2           1609
[03/14 19:52:01   2434s] # metal3           1809
[03/14 19:52:01   2434s] # metal4             70
[03/14 19:52:01   2434s] #-----------------------
[03/14 19:52:01   2434s] #                  5093 
[03/14 19:52:01   2434s] #
[03/14 19:52:01   2434s] #Total number of DRC violations = 0
[03/14 19:52:01   2434s] #Cpu time = 00:00:14
[03/14 19:52:01   2434s] #Elapsed time = 00:00:14
[03/14 19:52:01   2434s] #Increased memory = -2.55 (MB)
[03/14 19:52:01   2434s] #Total memory = 831.91 (MB)
[03/14 19:52:01   2434s] #Peak memory = 1088.64 (MB)
[03/14 19:52:01   2434s] #route_detail Statistics:
[03/14 19:52:01   2434s] #Cpu time = 00:00:14
[03/14 19:52:01   2434s] #Elapsed time = 00:00:14
[03/14 19:52:01   2434s] #Increased memory = -2.55 (MB)
[03/14 19:52:01   2434s] #Total memory = 831.91 (MB)
[03/14 19:52:01   2434s] #Peak memory = 1088.64 (MB)
[03/14 19:52:01   2434s] #
[03/14 19:52:01   2434s] #route_global_detail statistics:
[03/14 19:52:01   2434s] #Cpu time = 00:00:21
[03/14 19:52:01   2434s] #Elapsed time = 00:00:22
[03/14 19:52:01   2434s] #Increased memory = 30.11 (MB)
[03/14 19:52:01   2434s] #Total memory = 836.80 (MB)
[03/14 19:52:01   2434s] #Peak memory = 1088.64 (MB)
[03/14 19:52:01   2434s] #Number of warnings = 44
[03/14 19:52:01   2434s] #Total number of warnings = 46
[03/14 19:52:01   2434s] #Number of fails = 0
[03/14 19:52:01   2434s] #Total number of fails = 0
[03/14 19:52:01   2434s] #Complete route_global_detail on Sun Mar 14 19:52:01 2021
[03/14 19:52:01   2434s] #
[03/14 19:52:01   2434s] ### 
[03/14 19:52:01   2434s] ###   Scalability Statistics
[03/14 19:52:01   2434s] ### 
[03/14 19:52:01   2434s] ### --------------------------------+----------------+----------------+----------------+
[03/14 19:52:01   2434s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[03/14 19:52:01   2434s] ### --------------------------------+----------------+----------------+----------------+
[03/14 19:52:01   2434s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/14 19:52:01   2434s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/14 19:52:01   2434s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/14 19:52:01   2434s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/14 19:52:01   2434s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/14 19:52:01   2434s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[03/14 19:52:01   2434s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/14 19:52:01   2434s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/14 19:52:01   2434s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[03/14 19:52:01   2434s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/14 19:52:01   2434s] ###   Detail Routing                |        00:00:14|        00:00:14|             1.0|
[03/14 19:52:01   2434s] ###   Entire Command                |        00:00:21|        00:00:22|             1.0|
[03/14 19:52:01   2434s] ### --------------------------------+----------------+----------------+----------------+
[03/14 19:52:01   2434s] ### 
[03/14 19:52:01   2434s]         NanoRoute done. (took cpu=0:00:21.3 real=0:00:21.7)
[03/14 19:52:01   2434s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:01   2434s] UM:                                                                   NanoRoute
[03/14 19:52:01   2434s]       Clock detailed routing done.
[03/14 19:52:01   2434s] Checking guided vs. routed lengths for 26 nets...
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]       
[03/14 19:52:01   2434s]       Guided max path lengths
[03/14 19:52:01   2434s]       =======================
[03/14 19:52:01   2434s]       
[03/14 19:52:01   2434s]       ---------------------------------------
[03/14 19:52:01   2434s]       From (um)    To (um)    Number of paths
[03/14 19:52:01   2434s]       ---------------------------------------
[03/14 19:52:01   2434s]          0.000      50.000           9
[03/14 19:52:01   2434s]         50.000     100.000          16
[03/14 19:52:01   2434s]        100.000     150.000           0
[03/14 19:52:01   2434s]        150.000     200.000           0
[03/14 19:52:01   2434s]        200.000     250.000           0
[03/14 19:52:01   2434s]        250.000     300.000           1
[03/14 19:52:01   2434s]       ---------------------------------------
[03/14 19:52:01   2434s]       
[03/14 19:52:01   2434s]       Deviation of routing from guided max path lengths
[03/14 19:52:01   2434s]       =================================================
[03/14 19:52:01   2434s]       
[03/14 19:52:01   2434s]       -------------------------------------
[03/14 19:52:01   2434s]       From (%)    To (%)    Number of paths
[03/14 19:52:01   2434s]       -------------------------------------
[03/14 19:52:01   2434s]       below        0.000          18
[03/14 19:52:01   2434s]         0.000      5.000           6
[03/14 19:52:01   2434s]         5.000     10.000           1
[03/14 19:52:01   2434s]        10.000     15.000           0
[03/14 19:52:01   2434s]        15.000     20.000           0
[03/14 19:52:01   2434s]        20.000     25.000           0
[03/14 19:52:01   2434s]        25.000     30.000           1
[03/14 19:52:01   2434s]       -------------------------------------
[03/14 19:52:01   2434s]       
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Top 10 notable deviations of routed length from guided length
[03/14 19:52:01   2434s]     =============================================================
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net CTS_13 (65 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =    49.376um, total =   197.535um
[03/14 19:52:01   2434s]     Routed length:  max path =    61.750um, total =   207.350um
[03/14 19:52:01   2434s]     Deviation:      max path =    25.061%,  total =     4.969%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net CTS_20 (61 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =    64.365um, total =   201.895um
[03/14 19:52:01   2434s]     Routed length:  max path =    63.760um, total =   217.750um
[03/14 19:52:01   2434s]     Deviation:      max path =    -0.940%,  total =     7.853%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net clk (26 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =   279.506um, total =   722.185um
[03/14 19:52:01   2434s]     Routed length:  max path =   279.330um, total =   766.540um
[03/14 19:52:01   2434s]     Deviation:      max path =    -0.063%,  total =     6.142%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net CTS_8 (65 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =    47.245um, total =   211.441um
[03/14 19:52:01   2434s]     Routed length:  max path =    45.130um, total =   224.380um
[03/14 19:52:01   2434s]     Deviation:      max path =    -4.477%,  total =     6.120%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net CTS_18 (58 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =    59.735um, total =   232.168um
[03/14 19:52:01   2434s]     Routed length:  max path =    58.990um, total =   244.550um
[03/14 19:52:01   2434s]     Deviation:      max path =    -1.247%,  total =     5.333%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net CTS_15 (63 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =    54.895um, total =   202.360um
[03/14 19:52:01   2434s]     Routed length:  max path =    57.670um, total =   206.850um
[03/14 19:52:01   2434s]     Deviation:      max path =     5.055%,  total =     2.219%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net CTS_6 (62 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =    54.635um, total =   202.198um
[03/14 19:52:01   2434s]     Routed length:  max path =    56.620um, total =   212.280um
[03/14 19:52:01   2434s]     Deviation:      max path =     3.633%,  total =     4.986%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net CTS_11 (66 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =    47.555um, total =   200.685um
[03/14 19:52:01   2434s]     Routed length:  max path =    46.350um, total =   209.520um
[03/14 19:52:01   2434s]     Deviation:      max path =    -2.534%,  total =     4.402%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net CTS_21 (61 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =    73.855um, total =   221.239um
[03/14 19:52:01   2434s]     Routed length:  max path =    64.320um, total =   230.350um
[03/14 19:52:01   2434s]     Deviation:      max path =   -12.910%,  total =     4.118%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s]     Net CTS_3 (63 terminals)
[03/14 19:52:01   2434s]     Guided length:  max path =    56.755um, total =   210.892um
[03/14 19:52:01   2434s]     Routed length:  max path =    48.550um, total =   219.520um
[03/14 19:52:01   2434s]     Deviation:      max path =   -14.457%,  total =     4.091%
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s] Set FIXED routing status on 26 net(s)
[03/14 19:52:01   2434s] Set FIXED placed status on 25 instance(s)
[03/14 19:52:01   2434s]     Routing using NR in eGR->NR Step done.
[03/14 19:52:01   2434s] Net route status summary:
[03/14 19:52:01   2434s]   Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=26, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:52:01   2434s]   Non-clock: 14956 (unrouted=14956, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=875, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s] CCOPT: Done with clock implementation routing.
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s] CCOpt: Starting congestion repair using flow wrapper.
[03/14 19:52:01   2434s]     Congestion Repair...
[03/14 19:52:01   2434s] User Input Parameters:
[03/14 19:52:01   2434s] - Congestion Driven    : On
[03/14 19:52:01   2434s] - Timing Driven        : Off
[03/14 19:52:01   2434s] - Area-Violation Based : On
[03/14 19:52:01   2434s] - Start Rollback Level : -5
[03/14 19:52:01   2434s] - Legalized            : On
[03/14 19:52:01   2434s] - Window Based         : Off
[03/14 19:52:01   2434s] - eDen incr mode       : Off
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s] 
[03/14 19:52:01   2434s] Starting congestion repair ...
[03/14 19:52:01   2434s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1095.9M
[03/14 19:52:01   2434s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.016, MEM:1095.9M
[03/14 19:52:01   2434s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1095.9M
[03/14 19:52:01   2434s] Starting Early Global Route congestion estimation: mem = 1095.9M
[03/14 19:52:01   2434s] (I)       Reading DB...
[03/14 19:52:01   2434s] (I)       Read data from FE... (mem=1095.9M)
[03/14 19:52:01   2434s] (I)       Read nodes and places... (mem=1095.9M)
[03/14 19:52:01   2434s] (I)       Done Read nodes and places (cpu=0.030s, mem=1098.0M)
[03/14 19:52:01   2434s] (I)       Read nets... (mem=1098.0M)
[03/14 19:52:02   2434s] (I)       Done Read nets (cpu=0.090s, mem=1098.0M)
[03/14 19:52:02   2434s] (I)       Done Read data from FE (cpu=0.120s, mem=1098.0M)
[03/14 19:52:02   2434s] (I)       before initializing RouteDB syMemory usage = 1098.0 MB
[03/14 19:52:02   2434s] (I)       congestionReportName   : 
[03/14 19:52:02   2434s] (I)       layerRangeFor2DCongestion : 
[03/14 19:52:02   2434s] (I)       buildTerm2TermWires    : 1
[03/14 19:52:02   2434s] (I)       doTrackAssignment      : 1
[03/14 19:52:02   2434s] (I)       dumpBookshelfFiles     : 0
[03/14 19:52:02   2434s] (I)       numThreads             : 1
[03/14 19:52:02   2434s] (I)       bufferingAwareRouting  : false
[03/14 19:52:02   2434s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 19:52:02   2434s] (I)       honorPin               : false
[03/14 19:52:02   2434s] (I)       honorPinGuide          : true
[03/14 19:52:02   2434s] (I)       honorPartition         : false
[03/14 19:52:02   2434s] (I)       honorPartitionAllowFeedthru: false
[03/14 19:52:02   2434s] (I)       allowPartitionCrossover: false
[03/14 19:52:02   2434s] (I)       honorSingleEntry       : true
[03/14 19:52:02   2434s] (I)       honorSingleEntryStrong : true
[03/14 19:52:02   2434s] (I)       handleViaSpacingRule   : false
[03/14 19:52:02   2434s] (I)       handleEolSpacingRule   : false
[03/14 19:52:02   2434s] (I)       PDConstraint           : none
[03/14 19:52:02   2434s] (I)       expBetterNDRHandling   : false
[03/14 19:52:02   2434s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 19:52:02   2434s] (I)       routingEffortLevel     : 3
[03/14 19:52:02   2434s] (I)       effortLevel            : standard
[03/14 19:52:02   2434s] [NR-eGR] minRouteLayer          : 2
[03/14 19:52:02   2434s] [NR-eGR] maxRouteLayer          : 127
[03/14 19:52:02   2434s] (I)       relaxedTopLayerCeiling : 127
[03/14 19:52:02   2434s] (I)       relaxedBottomLayerFloor: 2
[03/14 19:52:02   2434s] (I)       numRowsPerGCell        : 1
[03/14 19:52:02   2434s] (I)       speedUpLargeDesign     : 0
[03/14 19:52:02   2434s] (I)       multiThreadingTA       : 1
[03/14 19:52:02   2434s] (I)       optimizationMode       : false
[03/14 19:52:02   2434s] (I)       routeSecondPG          : false
[03/14 19:52:02   2434s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 19:52:02   2434s] (I)       detourLimitForLayerRelax: 0.00
[03/14 19:52:02   2434s] (I)       punchThroughDistance   : 500.00
[03/14 19:52:02   2434s] (I)       scenicBound            : 1.15
[03/14 19:52:02   2434s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 19:52:02   2434s] (I)       source-to-sink ratio   : 0.00
[03/14 19:52:02   2434s] (I)       targetCongestionRatioH : 1.00
[03/14 19:52:02   2434s] (I)       targetCongestionRatioV : 1.00
[03/14 19:52:02   2434s] (I)       layerCongestionRatio   : 0.70
[03/14 19:52:02   2434s] (I)       m1CongestionRatio      : 0.10
[03/14 19:52:02   2434s] (I)       m2m3CongestionRatio    : 0.70
[03/14 19:52:02   2434s] (I)       localRouteEffort       : 1.00
[03/14 19:52:02   2434s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 19:52:02   2434s] (I)       supplyScaleFactorH     : 1.00
[03/14 19:52:02   2434s] (I)       supplyScaleFactorV     : 1.00
[03/14 19:52:02   2434s] (I)       highlight3DOverflowFactor: 0.00
[03/14 19:52:02   2434s] (I)       routeVias              : 
[03/14 19:52:02   2434s] (I)       readTROption           : true
[03/14 19:52:02   2434s] (I)       extraSpacingFactor     : 1.00
[03/14 19:52:02   2434s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 19:52:02   2434s] (I)       routeSelectedNetsOnly  : false
[03/14 19:52:02   2434s] (I)       clkNetUseMaxDemand     : false
[03/14 19:52:02   2434s] (I)       extraDemandForClocks   : 0
[03/14 19:52:02   2434s] (I)       steinerRemoveLayers    : false
[03/14 19:52:02   2434s] (I)       demoteLayerScenicScale : 1.00
[03/14 19:52:02   2434s] (I)       nonpreferLayerCostScale : 100.00
[03/14 19:52:02   2434s] (I)       similarTopologyRoutingFast : false
[03/14 19:52:02   2434s] (I)       spanningTreeRefinement : false
[03/14 19:52:02   2434s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 19:52:02   2434s] (I)       starting read tracks
[03/14 19:52:02   2434s] (I)       build grid graph
[03/14 19:52:02   2434s] (I)       build grid graph start
[03/14 19:52:02   2434s] [NR-eGR] metal1 has no routable track
[03/14 19:52:02   2434s] [NR-eGR] metal2 has single uniform track structure
[03/14 19:52:02   2434s] [NR-eGR] metal3 has single uniform track structure
[03/14 19:52:02   2434s] [NR-eGR] metal4 has single uniform track structure
[03/14 19:52:02   2434s] [NR-eGR] metal5 has single uniform track structure
[03/14 19:52:02   2434s] [NR-eGR] metal6 has single uniform track structure
[03/14 19:52:02   2434s] [NR-eGR] metal7 has single uniform track structure
[03/14 19:52:02   2434s] [NR-eGR] metal8 has single uniform track structure
[03/14 19:52:02   2434s] [NR-eGR] metal9 has single uniform track structure
[03/14 19:52:02   2434s] [NR-eGR] metal10 has single uniform track structure
[03/14 19:52:02   2434s] (I)       build grid graph end
[03/14 19:52:02   2434s] (I)       ===========================================================================
[03/14 19:52:02   2434s] (I)       == Report All Rule Vias ==
[03/14 19:52:02   2434s] (I)       ===========================================================================
[03/14 19:52:02   2434s] (I)        Via Rule : (Default)
[03/14 19:52:02   2434s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 19:52:02   2434s] (I)       ---------------------------------------------------------------------------
[03/14 19:52:02   2434s] (I)        1    9 : via1_8                      8 : via1_7                   
[03/14 19:52:02   2434s] (I)        2   10 : via2_8                     12 : via2_5                   
[03/14 19:52:02   2434s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 19:52:02   2434s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 19:52:02   2434s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 19:52:02   2434s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 19:52:02   2434s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 19:52:02   2434s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 19:52:02   2434s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 19:52:02   2434s] (I)       10    0 : ---                         0 : ---                      
[03/14 19:52:02   2434s] (I)       ===========================================================================
[03/14 19:52:02   2434s] [NR-eGR] Read 38759 PG shapes in 0.020 seconds
[03/14 19:52:02   2434s] 
[03/14 19:52:02   2434s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 19:52:02   2434s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 19:52:02   2434s] [NR-eGR] Num Prerouted Nets = 26  Num Prerouted Wires = 6174
[03/14 19:52:02   2434s] (I)       readDataFromPlaceDB
[03/14 19:52:02   2434s] (I)       Read net information..
[03/14 19:52:02   2434s] [NR-eGR] Read numTotalNets=14107  numIgnoredNets=26
[03/14 19:52:02   2434s] (I)       Read testcase time = 0.010 seconds
[03/14 19:52:02   2434s] 
[03/14 19:52:02   2434s] (I)       early_global_route_priority property id does not exist.
[03/14 19:52:02   2434s] (I)       Start initializing grid graph
[03/14 19:52:02   2434s] (I)       End initializing grid graph
[03/14 19:52:02   2434s] (I)       Model blockages into capacity
[03/14 19:52:02   2434s] (I)       Read Num Blocks=38759  Num Prerouted Wires=6174  Num CS=0
[03/14 19:52:02   2434s] (I)       Num blockages on layer 1: 7540
[03/14 19:52:02   2434s] (I)       Num blockages on layer 2: 7540
[03/14 19:52:02   2434s] (I)       Num blockages on layer 3: 7540
[03/14 19:52:02   2434s] (I)       Num blockages on layer 4: 7540
[03/14 19:52:02   2434s] (I)       Num blockages on layer 5: 6185
[03/14 19:52:02   2434s] (I)       Num blockages on layer 6: 2414
[03/14 19:52:02   2434s] (I)       Num blockages on layer 7: 0
[03/14 19:52:02   2434s] (I)       Num blockages on layer 8: 0
[03/14 19:52:02   2434s] (I)       Num blockages on layer 9: 0
[03/14 19:52:02   2434s] (I)       Modeling time = 0.010 seconds
[03/14 19:52:02   2434s] 
[03/14 19:52:02   2434s] (I)       Number of ignored nets = 26
[03/14 19:52:02   2434s] (I)       Number of fixed nets = 26.  Ignored: Yes
[03/14 19:52:02   2434s] (I)       Number of clock nets = 26.  Ignored: No
[03/14 19:52:02   2434s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 19:52:02   2434s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 19:52:02   2434s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 19:52:02   2434s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 19:52:02   2434s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 19:52:02   2434s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 19:52:02   2434s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 19:52:02   2434s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1100.4 MB
[03/14 19:52:02   2434s] (I)       Ndr track 0 does not exist
[03/14 19:52:02   2434s] (I)       Ndr track 0 does not exist
[03/14 19:52:02   2434s] (I)       Layer1  viaCost=200.00
[03/14 19:52:02   2434s] (I)       Layer2  viaCost=200.00
[03/14 19:52:02   2434s] (I)       Layer3  viaCost=100.00
[03/14 19:52:02   2434s] (I)       Layer4  viaCost=100.00
[03/14 19:52:02   2434s] (I)       Layer5  viaCost=100.00
[03/14 19:52:02   2434s] (I)       Layer6  viaCost=100.00
[03/14 19:52:02   2434s] (I)       Layer7  viaCost=100.00
[03/14 19:52:02   2434s] (I)       Layer8  viaCost=100.00
[03/14 19:52:02   2434s] (I)       Layer9  viaCost=100.00
[03/14 19:52:02   2434s] (I)       ---------------------Grid Graph Info--------------------
[03/14 19:52:02   2434s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 19:52:02   2434s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 19:52:02   2434s] (I)       Site width          :   380  (dbu)
[03/14 19:52:02   2434s] (I)       Row height          :  2800  (dbu)
[03/14 19:52:02   2434s] (I)       GCell width         :  2800  (dbu)
[03/14 19:52:02   2434s] (I)       GCell height        :  2800  (dbu)
[03/14 19:52:02   2434s] (I)       Grid                :   121   120    10
[03/14 19:52:02   2434s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 19:52:02   2434s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 19:52:02   2434s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 19:52:02   2434s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 19:52:02   2434s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 19:52:02   2434s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 19:52:02   2434s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 19:52:02   2434s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 19:52:02   2434s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 19:52:02   2434s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 19:52:02   2434s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 19:52:02   2434s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 19:52:02   2434s] (I)       --------------------------------------------------------
[03/14 19:52:02   2434s] 
[03/14 19:52:02   2434s] [NR-eGR] ============ Routing rule table ============
[03/14 19:52:02   2434s] [NR-eGR] Rule id: 0  Nets: 0 
[03/14 19:52:02   2434s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/14 19:52:02   2434s] (I)       Pitch:  L1=540  L2=560  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[03/14 19:52:02   2434s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[03/14 19:52:02   2434s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:52:02   2434s] [NR-eGR] Rule id: 1  Nets: 14081 
[03/14 19:52:02   2434s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 19:52:02   2434s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 19:52:02   2434s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:52:02   2434s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 19:52:02   2434s] [NR-eGR] ========================================
[03/14 19:52:02   2434s] [NR-eGR] 
[03/14 19:52:02   2434s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 19:52:02   2434s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 19:52:02   2434s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 19:52:02   2434s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 19:52:02   2434s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 19:52:02   2434s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 19:52:02   2434s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 19:52:02   2434s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 19:52:02   2434s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 19:52:02   2434s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 19:52:02   2434s] (I)       After initializing earlyGlobalRoute syMemory usage = 1100.4 MB
[03/14 19:52:02   2434s] (I)       Loading and dumping file time : 0.20 seconds
[03/14 19:52:02   2434s] (I)       ============= Initialization =============
[03/14 19:52:02   2434s] (I)       totalPins=41104  totalGlobalPin=37594 (91.46%)
[03/14 19:52:02   2434s] (I)       total 2D Cap : 24825 = (12705 H, 12120 V)
[03/14 19:52:02   2434s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [9, 10]
[03/14 19:52:02   2434s] (I)       ============  Phase 1a Route ============
[03/14 19:52:02   2434s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:52:02   2434s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=2
[03/14 19:52:02   2434s] (I)       Usage: 1402 = (612 H, 790 V) = (4.82% H, 6.52% V) = (8.568e+02um H, 1.106e+03um V)
[03/14 19:52:02   2434s] (I)       
[03/14 19:52:02   2434s] (I)       ============  Phase 1b Route ============
[03/14 19:52:02   2434s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:52:02   2434s] (I)       Usage: 1409 = (612 H, 797 V) = (4.82% H, 6.58% V) = (8.568e+02um H, 1.116e+03um V)
[03/14 19:52:02   2434s] (I)       
[03/14 19:52:02   2434s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 1.972600e+03um
[03/14 19:52:02   2434s] (I)       ============  Phase 1c Route ============
[03/14 19:52:02   2434s] (I)       Level2 Grid: 25 x 24
[03/14 19:52:02   2434s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:52:02   2434s] (I)       Usage: 1409 = (612 H, 797 V) = (4.82% H, 6.58% V) = (8.568e+02um H, 1.116e+03um V)
[03/14 19:52:02   2434s] (I)       
[03/14 19:52:02   2434s] (I)       ============  Phase 1d Route ============
[03/14 19:52:02   2434s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:52:02   2434s] (I)       Usage: 1409 = (612 H, 797 V) = (4.82% H, 6.58% V) = (8.568e+02um H, 1.116e+03um V)
[03/14 19:52:02   2434s] (I)       
[03/14 19:52:02   2434s] (I)       ============  Phase 1e Route ============
[03/14 19:52:02   2434s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:52:02   2434s] (I)       Usage: 1409 = (612 H, 797 V) = (4.82% H, 6.58% V) = (8.568e+02um H, 1.116e+03um V)
[03/14 19:52:02   2434s] (I)       
[03/14 19:52:02   2434s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 1.972600e+03um
[03/14 19:52:02   2434s] [NR-eGR] 
[03/14 19:52:02   2434s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:52:02   2434s] (I)       total 2D Cap : 61147 = (24787 H, 36360 V)
[03/14 19:52:02   2434s] [NR-eGR] Layer group 2: route 45 net(s) in layer range [7, 10]
[03/14 19:52:02   2434s] (I)       ============  Phase 1a Route ============
[03/14 19:52:02   2434s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:52:02   2434s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=7
[03/14 19:52:02   2434s] (I)       Usage: 9277 = (3070 H, 6207 V) = (12.39% H, 17.07% V) = (4.298e+03um H, 8.690e+03um V)
[03/14 19:52:02   2434s] (I)       
[03/14 19:52:02   2434s] (I)       ============  Phase 1b Route ============
[03/14 19:52:02   2435s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:52:02   2435s] (I)       Usage: 9294 = (3080 H, 6214 V) = (12.43% H, 17.09% V) = (4.312e+03um H, 8.700e+03um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       earlyGlobalRoute overflow of layer group 2: 2.39% H + 1.29% V. EstWL: 1.103900e+04um
[03/14 19:52:02   2435s] (I)       ============  Phase 1c Route ============
[03/14 19:52:02   2435s] (I)       Level2 Grid: 25 x 24
[03/14 19:52:02   2435s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       Usage: 9294 = (3080 H, 6214 V) = (12.43% H, 17.09% V) = (4.312e+03um H, 8.700e+03um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       ============  Phase 1d Route ============
[03/14 19:52:02   2435s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       Usage: 9294 = (3080 H, 6214 V) = (12.43% H, 17.09% V) = (4.312e+03um H, 8.700e+03um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       ============  Phase 1e Route ============
[03/14 19:52:02   2435s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       Usage: 9294 = (3080 H, 6214 V) = (12.43% H, 17.09% V) = (4.312e+03um H, 8.700e+03um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 2.39% H + 1.29% V. EstWL: 1.103900e+04um
[03/14 19:52:02   2435s] [NR-eGR] 
[03/14 19:52:02   2435s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       total 2D Cap : 229307 = (86619 H, 142688 V)
[03/14 19:52:02   2435s] [NR-eGR] Layer group 3: route 149 net(s) in layer range [4, 10]
[03/14 19:52:02   2435s] (I)       ============  Phase 1a Route ============
[03/14 19:52:02   2435s] (I)       Phase 1a runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 19:52:02   2435s] (I)       Usage: 20237 = (9095 H, 11142 V) = (10.50% H, 7.81% V) = (1.273e+04um H, 1.560e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       ============  Phase 1b Route ============
[03/14 19:52:02   2435s] (I)       Phase 1b runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       Usage: 20259 = (9109 H, 11150 V) = (10.52% H, 7.81% V) = (1.275e+04um H, 1.561e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       earlyGlobalRoute overflow of layer group 3: 0.82% H + 0.71% V. EstWL: 1.535100e+04um
[03/14 19:52:02   2435s] (I)       ============  Phase 1c Route ============
[03/14 19:52:02   2435s] (I)       Level2 Grid: 25 x 24
[03/14 19:52:02   2435s] (I)       Phase 1c runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       Usage: 20259 = (9109 H, 11150 V) = (10.52% H, 7.81% V) = (1.275e+04um H, 1.561e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       ============  Phase 1d Route ============
[03/14 19:52:02   2435s] (I)       Phase 1d runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       Usage: 20261 = (9111 H, 11150 V) = (10.52% H, 7.81% V) = (1.276e+04um H, 1.561e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       ============  Phase 1e Route ============
[03/14 19:52:02   2435s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       Usage: 20261 = (9111 H, 11150 V) = (10.52% H, 7.81% V) = (1.276e+04um H, 1.561e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.82% H + 0.69% V. EstWL: 1.535380e+04um
[03/14 19:52:02   2435s] [NR-eGR] 
[03/14 19:52:02   2435s] (I)       Phase 1l runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       total 2D Cap : 468249 = (226379 H, 241870 V)
[03/14 19:52:02   2435s] [NR-eGR] Layer group 4: route 13874 net(s) in layer range [2, 10]
[03/14 19:52:02   2435s] (I)       ============  Phase 1a Route ============
[03/14 19:52:02   2435s] (I)       Phase 1a runs 0.04 seconds
[03/14 19:52:02   2435s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 19:52:02   2435s] (I)       Usage: 107667 = (46019 H, 61648 V) = (20.33% H, 25.49% V) = (6.443e+04um H, 8.631e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       ============  Phase 1b Route ============
[03/14 19:52:02   2435s] (I)       Phase 1b runs 0.01 seconds
[03/14 19:52:02   2435s] (I)       Usage: 107825 = (46110 H, 61715 V) = (20.37% H, 25.52% V) = (6.455e+04um H, 8.640e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       earlyGlobalRoute overflow of layer group 4: 0.13% H + 2.11% V. EstWL: 1.225896e+05um
[03/14 19:52:02   2435s] (I)       ============  Phase 1c Route ============
[03/14 19:52:02   2435s] (I)       Level2 Grid: 25 x 24
[03/14 19:52:02   2435s] (I)       Phase 1c runs 0.01 seconds
[03/14 19:52:02   2435s] (I)       Usage: 107827 = (46112 H, 61715 V) = (20.37% H, 25.52% V) = (6.456e+04um H, 8.640e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       ============  Phase 1d Route ============
[03/14 19:52:02   2435s] (I)       Phase 1d runs 0.01 seconds
[03/14 19:52:02   2435s] (I)       Usage: 107858 = (46142 H, 61716 V) = (20.38% H, 25.52% V) = (6.460e+04um H, 8.640e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] (I)       ============  Phase 1e Route ============
[03/14 19:52:02   2435s] (I)       Phase 1e runs 0.00 seconds
[03/14 19:52:02   2435s] (I)       Usage: 107858 = (46142 H, 61716 V) = (20.38% H, 25.52% V) = (6.460e+04um H, 8.640e+04um V)
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.15% H + 1.94% V. EstWL: 1.226358e+05um
[03/14 19:52:02   2435s] [NR-eGR] 
[03/14 19:52:02   2435s] (I)       Phase 1l runs 0.10 seconds
[03/14 19:52:02   2435s] (I)       ============  Phase 1l Route ============
[03/14 19:52:02   2435s] (I)       
[03/14 19:52:02   2435s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 19:52:02   2435s] [NR-eGR]                        OverCon           OverCon            
[03/14 19:52:02   2435s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 19:52:02   2435s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/14 19:52:02   2435s] [NR-eGR] ---------------------------------------------------------------
[03/14 19:52:02   2435s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 19:52:02   2435s] [NR-eGR]  metal2  (2)       329( 2.28%)        26( 0.18%)   ( 2.47%) 
[03/14 19:52:02   2435s] [NR-eGR]  metal3  (3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/14 19:52:02   2435s] [NR-eGR]  metal4  (4)       260( 1.81%)         4( 0.03%)   ( 1.83%) 
[03/14 19:52:02   2435s] [NR-eGR]  metal5  (5)        13( 0.09%)         0( 0.00%)   ( 0.09%) 
[03/14 19:52:02   2435s] [NR-eGR]  metal6  (6)        35( 0.28%)         0( 0.00%)   ( 0.28%) 
[03/14 19:52:02   2435s] [NR-eGR]  metal7  (7)        66( 0.75%)         0( 0.00%)   ( 0.75%) 
[03/14 19:52:02   2435s] [NR-eGR]  metal8  (8)       268( 1.86%)         3( 0.02%)   ( 1.88%) 
[03/14 19:52:02   2435s] [NR-eGR]  metal9  (9)       187( 1.50%)         0( 0.00%)   ( 1.50%) 
[03/14 19:52:02   2435s] [NR-eGR] metal10 (10)        13( 0.11%)         0( 0.00%)   ( 0.11%) 
[03/14 19:52:02   2435s] [NR-eGR] ---------------------------------------------------------------
[03/14 19:52:02   2435s] [NR-eGR] Total             1173( 1.00%)        33( 0.03%)   ( 1.03%) 
[03/14 19:52:02   2435s] [NR-eGR] 
[03/14 19:52:02   2435s] (I)       Total Global Routing Runtime: 0.30 seconds
[03/14 19:52:02   2435s] (I)       total 2D Cap : 475097 = (230005 H, 245092 V)
[03/14 19:52:02   2435s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.14% V
[03/14 19:52:02   2435s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.15% V
[03/14 19:52:02   2435s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1100.4M
[03/14 19:52:02   2435s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.510, REAL:0.582, MEM:1100.4M
[03/14 19:52:02   2435s] OPERPROF: Starting HotSpotCal at level 1, MEM:1100.4M
[03/14 19:52:02   2435s] [hotspot] +------------+---------------+---------------+
[03/14 19:52:02   2435s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 19:52:02   2435s] [hotspot] +------------+---------------+---------------+
[03/14 19:52:02   2435s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 19:52:02   2435s] [hotspot] +------------+---------------+---------------+
[03/14 19:52:02   2435s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 19:52:02   2435s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 19:52:02   2435s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:1100.4M
[03/14 19:52:02   2435s] 
[03/14 19:52:02   2435s] === incrementalPlace Internal Loop 1 ===
[03/14 19:52:02   2435s] Skipped repairing congestion.
[03/14 19:52:02   2435s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1100.4M
[03/14 19:52:02   2435s] Starting Early Global Route wiring: mem = 1100.4M
[03/14 19:52:02   2435s] (I)       ============= track Assignment ============
[03/14 19:52:02   2435s] (I)       extract Global 3D Wires
[03/14 19:52:02   2435s] (I)       Extract Global WL : time=0.01
[03/14 19:52:02   2435s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[03/14 19:52:02   2435s] (I)       Initialization real time=0.00 seconds
[03/14 19:52:02   2435s] (I)       Run Multi-thread track assignment
[03/14 19:52:02   2435s] (I)       Kernel real time=0.23 seconds
[03/14 19:52:02   2435s] (I)       End Greedy Track Assignment
[03/14 19:52:02   2435s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:52:02   2435s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 42474
[03/14 19:52:02   2435s] [NR-eGR] metal2  (2V) length: 3.885914e+04um, number of vias: 51905
[03/14 19:52:02   2435s] [NR-eGR] metal3  (3H) length: 5.009610e+04um, number of vias: 18585
[03/14 19:52:02   2435s] [NR-eGR] metal4  (4V) length: 2.945425e+04um, number of vias: 6300
[03/14 19:52:02   2435s] [NR-eGR] metal5  (5H) length: 1.728572e+04um, number of vias: 4533
[03/14 19:52:02   2435s] [NR-eGR] metal6  (6V) length: 1.774202e+04um, number of vias: 1541
[03/14 19:52:02   2435s] [NR-eGR] metal7  (7H) length: 2.835104e+03um, number of vias: 1562
[03/14 19:52:02   2435s] [NR-eGR] metal8  (8V) length: 9.350204e+03um, number of vias: 656
[03/14 19:52:02   2435s] [NR-eGR] metal9  (9H) length: 2.372830e+03um, number of vias: 200
[03/14 19:52:02   2435s] [NR-eGR] metal10 (10V) length: 1.458855e+03um, number of vias: 0
[03/14 19:52:02   2435s] [NR-eGR] Total length: 1.694542e+05um, number of vias: 127756
[03/14 19:52:02   2435s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:52:02   2435s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/14 19:52:02   2435s] [NR-eGR] --------------------------------------------------------------------------
[03/14 19:52:02   2435s] Early Global Route wiring runtime: 0.49 seconds, mem = 1096.3M
[03/14 19:52:02   2435s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.490, REAL:0.495, MEM:1096.3M
[03/14 19:52:02   2435s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[03/14 19:52:03   2435s]     Congestion Repair done. (took cpu=0:00:01.2 real=0:00:01.3)
[03/14 19:52:03   2435s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:03   2435s] UM:                                                                   Congestion Repair
[03/14 19:52:03   2435s] 
[03/14 19:52:03   2435s] CCOpt: Done with congestion repair using flow wrapper.
[03/14 19:52:03   2435s] 
[03/14 19:52:03   2435s] Net route status summary:
[03/14 19:52:03   2435s]   Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=26, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:52:03   2435s]   Non-clock: 14956 (unrouted=875, trialRouted=14081, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=875, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:52:03   2435s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:23.7 real=0:00:24.2)
[03/14 19:52:03   2436s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:03   2436s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[03/14 19:52:03   2436s]   Clock implementation routing done.
[03/14 19:52:03   2436s]   Leaving CCOpt scope - extractRC...
[03/14 19:52:03   2436s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[03/14 19:52:03   2436s] Extraction called for design 'picorv32' of instances=13151 and nets=14982 using extraction engine 'pre_route' .
[03/14 19:52:03   2436s] pre_route RC Extraction called for design picorv32.
[03/14 19:52:03   2436s] RC Extraction called in multi-corner(1) mode.
[03/14 19:52:03   2436s] RCMode: PreRoute
[03/14 19:52:03   2436s]       RC Corner Indexes            0   
[03/14 19:52:03   2436s] Capacitance Scaling Factor   : 1.00000 
[03/14 19:52:03   2436s] Resistance Scaling Factor    : 1.00000 
[03/14 19:52:03   2436s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 19:52:03   2436s] Clock Res. Scaling Factor    : 1.00000 
[03/14 19:52:03   2436s] Shrink Factor                : 1.00000
[03/14 19:52:03   2436s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 19:52:03   2436s] Using capacitance table file ...
[03/14 19:52:03   2436s] Updating RC grid for preRoute extraction ...
[03/14 19:52:03   2436s] Initializing multi-corner capacitance tables ... 
[03/14 19:52:03   2436s] Initializing multi-corner resistance tables ...
[03/14 19:52:03   2436s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1096.273M)
[03/14 19:52:03   2436s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/14 19:52:03   2436s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 19:52:03   2436s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:03   2436s] UM:                                                                   Leaving CCOpt scope - extractRC
[03/14 19:52:03   2436s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[03/14 19:52:03   2436s]   Rebuilding timing graph...
[03/14 19:52:04   2437s]   Rebuilding timing graph done.
[03/14 19:52:04   2437s] End AAE Lib Interpolated Model. (MEM=1096.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:52:04   2437s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 19:52:04   2437s]   Clock DAG stats after routing clock trees:
[03/14 19:52:04   2437s]     cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:52:04   2437s]     cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:52:04   2437s]     cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:52:04   2437s]     sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:52:04   2437s]     wire capacitance : top=0.000fF, trunk=78.167fF, leaf=616.001fF, total=694.168fF
[03/14 19:52:04   2437s]     wire lengths     : top=0.000um, trunk=766.540um, leaf=5513.400um, total=6279.940um
[03/14 19:52:04   2437s]   Clock DAG net violations after routing clock trees: none
[03/14 19:52:04   2437s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/14 19:52:04   2437s]     Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:04   2437s]     Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:04   2437s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/14 19:52:04   2437s]      Bufs: CLKBUF_X3: 25 
[03/14 19:52:04   2437s]   Primary reporting skew groups after routing clock trees:
[03/14 19:52:04   2437s]     skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:04   2437s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:52:04   2437s]       max path sink: cpuregs_reg[25][11]/CK
[03/14 19:52:04   2437s]   Skew group summary after routing clock trees:
[03/14 19:52:04   2437s]     skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:04   2437s]   Clock network insertion delays are now [0.095ns, 0.115ns] average 0.107ns std.dev 0.004ns
[03/14 19:52:04   2437s]   CCOpt::Phase::Routing done. (took cpu=0:00:25.4 real=0:00:26.0)
[03/14 19:52:04   2437s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:04   2437s] UM:                                                                   CCOpt::Phase::Routing
[03/14 19:52:04   2437s]   CCOpt::Phase::PostConditioning...
[03/14 19:52:04   2437s] OPERPROF: Starting DPlace-Init at level 1, MEM:1144.0M
[03/14 19:52:04   2437s] #spOpts: N=45 
[03/14 19:52:04   2437s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1144.0M
[03/14 19:52:05   2437s] OPERPROF:     Starting CMU at level 3, MEM:1144.0M
[03/14 19:52:05   2437s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1144.0M
[03/14 19:52:05   2437s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1144.0M
[03/14 19:52:05   2437s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1144.0MB).
[03/14 19:52:05   2437s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.104, MEM:1144.0M
[03/14 19:52:05   2437s] Removed CTS place status from 25 clock cells (out of 27 ) and 0 clock sinks (out of 0 ).
[03/14 19:52:05   2437s]   Removing CTS place status from clock tree and sinks.
[03/14 19:52:05   2437s]   Switching to inst based legalization.
[03/14 19:52:05   2437s]   PostConditioning...
[03/14 19:52:05   2437s]     PostConditioning active optimizations:
[03/14 19:52:05   2437s]      - DRV fixing with cell sizing and buffering
[03/14 19:52:05   2437s]      - Skew fixing with cell sizing
[03/14 19:52:05   2437s]     
[03/14 19:52:05   2437s]     Currently running CTS, using active skew data
[03/14 19:52:05   2437s]     Reset bufferability constraints...
[03/14 19:52:05   2437s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/14 19:52:05   2437s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:52:05   2437s]     Upsizing to fix DRVs...
[03/14 19:52:05   2437s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/14 19:52:05   2437s]     CCOpt-PostConditioning: considered: 26, tested: 26, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 19:52:05   2437s]     
[03/14 19:52:05   2437s]     PRO Statistics: Fix DRVs (initial upsizing):
[03/14 19:52:05   2437s]     ============================================
[03/14 19:52:05   2437s]     
[03/14 19:52:05   2437s]     Cell changes by Net Type:
[03/14 19:52:05   2437s]     
[03/14 19:52:05   2437s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2437s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/14 19:52:05   2437s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2437s]     top                0            0           0            0                    0                  0
[03/14 19:52:05   2437s]     trunk              0            0           0            0                    0                  0
[03/14 19:52:05   2437s]     leaf               0            0           0            0                    0                  0
[03/14 19:52:05   2437s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2437s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[03/14 19:52:05   2437s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2437s]     
[03/14 19:52:05   2437s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 19:52:05   2437s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 19:52:05   2437s]     
[03/14 19:52:05   2437s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[03/14 19:52:05   2437s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:52:05   2437s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:52:05   2437s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:52:05   2437s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:52:05   2437s]       wire capacitance : top=0.000fF, trunk=78.167fF, leaf=616.001fF, total=694.168fF
[03/14 19:52:05   2437s]       wire lengths     : top=0.000um, trunk=766.540um, leaf=5513.400um, total=6279.940um
[03/14 19:52:05   2437s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[03/14 19:52:05   2437s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[03/14 19:52:05   2437s]       Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:05   2437s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:05   2437s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[03/14 19:52:05   2437s]        Bufs: CLKBUF_X3: 25 
[03/14 19:52:05   2437s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[03/14 19:52:05   2437s]       skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:05   2437s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:52:05   2437s]       max path sink: cpuregs_reg[25][11]/CK
[03/14 19:52:05   2437s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[03/14 19:52:05   2437s]       skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:05   2437s]     Clock network insertion delays are now [0.095ns, 0.115ns] average 0.107ns std.dev 0.004ns
[03/14 19:52:05   2437s]     Upsizing to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:52:05   2438s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:05   2438s] UM:                                                                   Upsizing to fix DRVs
[03/14 19:52:05   2438s]     Recomputing CTS skew targets...
[03/14 19:52:05   2438s]     Resolving skew group constraints...
[03/14 19:52:05   2438s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[03/14 19:52:05   2438s]     Resolving skew group constraints done.
[03/14 19:52:05   2438s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 19:52:05   2438s]     Fixing DRVs...
[03/14 19:52:05   2438s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/14 19:52:05   2438s]     CCOpt-PostConditioning: considered: 26, tested: 26, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     PRO Statistics: Fix DRVs (cell sizing):
[03/14 19:52:05   2438s]     =======================================
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     Cell changes by Net Type:
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2438s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/14 19:52:05   2438s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2438s]     top                0            0           0            0                    0                  0
[03/14 19:52:05   2438s]     trunk              0            0           0            0                    0                  0
[03/14 19:52:05   2438s]     leaf               0            0           0            0                    0                  0
[03/14 19:52:05   2438s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2438s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[03/14 19:52:05   2438s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 19:52:05   2438s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     Clock DAG stats PostConditioning after DRV fixing:
[03/14 19:52:05   2438s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:52:05   2438s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:52:05   2438s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:52:05   2438s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:52:05   2438s]       wire capacitance : top=0.000fF, trunk=78.167fF, leaf=616.001fF, total=694.168fF
[03/14 19:52:05   2438s]       wire lengths     : top=0.000um, trunk=766.540um, leaf=5513.400um, total=6279.940um
[03/14 19:52:05   2438s]     Clock DAG net violations PostConditioning after DRV fixing: none
[03/14 19:52:05   2438s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[03/14 19:52:05   2438s]       Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:05   2438s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:05   2438s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[03/14 19:52:05   2438s]        Bufs: CLKBUF_X3: 25 
[03/14 19:52:05   2438s]     Primary reporting skew groups PostConditioning after DRV fixing:
[03/14 19:52:05   2438s]       skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:05   2438s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:52:05   2438s]       max path sink: cpuregs_reg[25][11]/CK
[03/14 19:52:05   2438s]     Skew group summary PostConditioning after DRV fixing:
[03/14 19:52:05   2438s]       skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:05   2438s]     Clock network insertion delays are now [0.095ns, 0.115ns] average 0.107ns std.dev 0.004ns
[03/14 19:52:05   2438s]     Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:52:05   2438s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:05   2438s] UM:                                                                   Fixing DRVs
[03/14 19:52:05   2438s]     Buffering to fix DRVs...
[03/14 19:52:05   2438s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/14 19:52:05   2438s]     Inserted 0 buffers and inverters.
[03/14 19:52:05   2438s] success count. Default: 0, QS: 0, QD: 0, FS: 0
[03/14 19:52:05   2438s]     CCOpt-PostConditioning: nets considered: 26, nets tested: 26, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[03/14 19:52:05   2438s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/14 19:52:05   2438s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:52:05   2438s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:52:05   2438s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:52:05   2438s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:52:05   2438s]       wire capacitance : top=0.000fF, trunk=78.167fF, leaf=616.001fF, total=694.168fF
[03/14 19:52:05   2438s]       wire lengths     : top=0.000um, trunk=766.540um, leaf=5513.400um, total=6279.940um
[03/14 19:52:05   2438s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[03/14 19:52:05   2438s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/14 19:52:05   2438s]       Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:05   2438s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:05   2438s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/14 19:52:05   2438s]        Bufs: CLKBUF_X3: 25 
[03/14 19:52:05   2438s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/14 19:52:05   2438s]       skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:05   2438s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:52:05   2438s]       max path sink: cpuregs_reg[25][11]/CK
[03/14 19:52:05   2438s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/14 19:52:05   2438s]       skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:05   2438s]     Clock network insertion delays are now [0.095ns, 0.115ns] average 0.107ns std.dev 0.004ns
[03/14 19:52:05   2438s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:52:05   2438s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:05   2438s] UM:                                                                   Buffering to fix DRVs
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s] Slew Diagnostics: After DRV fixing
[03/14 19:52:05   2438s] ==================================
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s] Global Causes:
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s] -----
[03/14 19:52:05   2438s] Cause
[03/14 19:52:05   2438s] -----
[03/14 19:52:05   2438s]   (empty table)
[03/14 19:52:05   2438s] -----
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s] Top 5 overslews:
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s] ---------------------------------
[03/14 19:52:05   2438s] Overslew    Causes    Driving Pin
[03/14 19:52:05   2438s] ---------------------------------
[03/14 19:52:05   2438s]   (empty table)
[03/14 19:52:05   2438s] ---------------------------------
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s] -------------------
[03/14 19:52:05   2438s] Cause    Occurences
[03/14 19:52:05   2438s] -------------------
[03/14 19:52:05   2438s]   (empty table)
[03/14 19:52:05   2438s] -------------------
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s] Violation diagnostics counts from the 0 nodes that have violations:
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s] -------------------
[03/14 19:52:05   2438s] Cause    Occurences
[03/14 19:52:05   2438s] -------------------
[03/14 19:52:05   2438s]   (empty table)
[03/14 19:52:05   2438s] -------------------
[03/14 19:52:05   2438s] 
[03/14 19:52:05   2438s]     Fixing Skew by cell sizing...
[03/14 19:52:05   2438s] Path optimization required 0 stage delay updates 
[03/14 19:52:05   2438s]     Resized 0 clock insts to decrease delay.
[03/14 19:52:05   2438s] Fixing short paths with downsize only
[03/14 19:52:05   2438s] Path optimization required 0 stage delay updates 
[03/14 19:52:05   2438s]     Resized 0 clock insts to increase delay.
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     PRO Statistics: Fix Skew (cell sizing):
[03/14 19:52:05   2438s]     =======================================
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     Cell changes by Net Type:
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2438s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/14 19:52:05   2438s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2438s]     top                0            0           0            0                    0                  0
[03/14 19:52:05   2438s]     trunk              0            0           0            0                    0                  0
[03/14 19:52:05   2438s]     leaf               0            0           0            0                    0                  0
[03/14 19:52:05   2438s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2438s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[03/14 19:52:05   2438s]     ---------------------------------------------------------------------------------------------------------
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 19:52:05   2438s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 19:52:05   2438s]     
[03/14 19:52:05   2438s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[03/14 19:52:05   2438s]       cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:52:05   2438s]       cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:52:05   2438s]       cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:52:05   2438s]       sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:52:05   2438s]       wire capacitance : top=0.000fF, trunk=78.167fF, leaf=616.001fF, total=694.168fF
[03/14 19:52:05   2438s]       wire lengths     : top=0.000um, trunk=766.540um, leaf=5513.400um, total=6279.940um
[03/14 19:52:05   2438s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[03/14 19:52:05   2438s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[03/14 19:52:05   2438s]       Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:05   2438s]       Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:05   2438s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[03/14 19:52:05   2438s]        Bufs: CLKBUF_X3: 25 
[03/14 19:52:05   2438s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[03/14 19:52:05   2438s]       skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:05   2438s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:52:05   2438s]       max path sink: cpuregs_reg[25][11]/CK
[03/14 19:52:05   2438s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[03/14 19:52:05   2438s]       skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:06   2438s]     Clock network insertion delays are now [0.095ns, 0.115ns] average 0.107ns std.dev 0.004ns
[03/14 19:52:06   2438s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:52:06   2438s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:06   2438s] UM:                                                                   Fixing Skew by cell sizing
[03/14 19:52:06   2438s]     Reconnecting optimized routes...
[03/14 19:52:06   2438s]     Reset timing graph...
[03/14 19:52:06   2438s] Ignoring AAE DB Resetting ...
[03/14 19:52:06   2438s]     Reset timing graph done.
[03/14 19:52:06   2438s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:52:06   2438s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[03/14 19:52:06   2438s]     Set dirty flag on 0 insts, 0 nets
[03/14 19:52:06   2438s]   PostConditioning done.
[03/14 19:52:06   2438s] Net route status summary:
[03/14 19:52:06   2438s]   Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=26, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:52:06   2438s]   Non-clock: 14956 (unrouted=875, trialRouted=14081, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=875, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 19:52:06   2438s]   Update timing and DAG stats after post-conditioning...
[03/14 19:52:06   2438s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 19:52:06   2438s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[03/14 19:52:06   2438s]   Rebuilding timing graph...
[03/14 19:52:06   2439s]   Rebuilding timing graph done.
[03/14 19:52:06   2439s] End AAE Lib Interpolated Model. (MEM=1134.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:52:07   2439s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.9)
[03/14 19:52:07   2439s]   Clock DAG stats after post-conditioning:
[03/14 19:52:07   2439s]     cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:52:07   2439s]     cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:52:07   2439s]     cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:52:07   2439s]     sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:52:07   2439s]     wire capacitance : top=0.000fF, trunk=78.167fF, leaf=616.001fF, total=694.168fF
[03/14 19:52:07   2439s]     wire lengths     : top=0.000um, trunk=766.540um, leaf=5513.400um, total=6279.940um
[03/14 19:52:07   2439s]   Clock DAG net violations after post-conditioning: none
[03/14 19:52:07   2439s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/14 19:52:07   2439s]     Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:07   2439s]     Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:07   2439s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/14 19:52:07   2439s]      Bufs: CLKBUF_X3: 25 
[03/14 19:52:07   2439s]   Primary reporting skew groups after post-conditioning:
[03/14 19:52:07   2439s]     skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:07   2439s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:52:07   2439s]       max path sink: cpuregs_reg[25][11]/CK
[03/14 19:52:07   2439s]   Skew group summary after post-conditioning:
[03/14 19:52:07   2439s]     skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:07   2439s]   Clock network insertion delays are now [0.095ns, 0.115ns] average 0.107ns std.dev 0.004ns
[03/14 19:52:07   2439s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.3 real=0:00:02.4)
[03/14 19:52:07   2440s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:07   2440s] UM:                                                                   CCOpt::Phase::PostConditioning
[03/14 19:52:07   2440s]   Setting CTS place status to fixed for clock tree and sinks.
[03/14 19:52:07   2440s] numClockCells = 27, numClockCellsFixed = 27, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/14 19:52:07   2440s]   Post-balance tidy up or trial balance steps...
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Clock DAG stats at end of CTS:
[03/14 19:52:07   2440s]   ==============================
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   ------------------------------------------------------------
[03/14 19:52:07   2440s]   Cell type                     Count    Area      Capacitance
[03/14 19:52:07   2440s]   ------------------------------------------------------------
[03/14 19:52:07   2440s]   Buffers                        25      33.250      35.529
[03/14 19:52:07   2440s]   Inverters                       0       0.000       0.000
[03/14 19:52:07   2440s]   Integrated Clock Gates          0       0.000       0.000
[03/14 19:52:07   2440s]   Non-Integrated Clock Gates      0       0.000       0.000
[03/14 19:52:07   2440s]   Clock Logic                     0       0.000       0.000
[03/14 19:52:07   2440s]   All                            25      33.250      35.529
[03/14 19:52:07   2440s]   ------------------------------------------------------------
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Clock DAG wire lengths at end of CTS:
[03/14 19:52:07   2440s]   =====================================
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   --------------------
[03/14 19:52:07   2440s]   Type     Wire Length
[03/14 19:52:07   2440s]   --------------------
[03/14 19:52:07   2440s]   Top          0.000
[03/14 19:52:07   2440s]   Trunk      766.540
[03/14 19:52:07   2440s]   Leaf      5513.400
[03/14 19:52:07   2440s]   Total     6279.940
[03/14 19:52:07   2440s]   --------------------
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Clock DAG capacitances at end of CTS:
[03/14 19:52:07   2440s]   =====================================
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   ----------------------------------------
[03/14 19:52:07   2440s]   Type     Gate        Wire       Total
[03/14 19:52:07   2440s]   ----------------------------------------
[03/14 19:52:07   2440s]   Top         0.000      0.000       0.000
[03/14 19:52:07   2440s]   Trunk      35.529     78.167     113.696
[03/14 19:52:07   2440s]   Leaf     1477.985    616.001    2093.985
[03/14 19:52:07   2440s]   Total    1513.514    694.168    2207.681
[03/14 19:52:07   2440s]   ----------------------------------------
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Clock DAG sink capacitances at end of CTS:
[03/14 19:52:07   2440s]   ==========================================
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   -----------------------------------------------------------
[03/14 19:52:07   2440s]   Count    Total       Average    Std. Dev.    Min      Max
[03/14 19:52:07   2440s]   -----------------------------------------------------------
[03/14 19:52:07   2440s]   1555     1477.984     0.950       0.004      0.930    0.979
[03/14 19:52:07   2440s]   -----------------------------------------------------------
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Clock DAG net violations at end of CTS:
[03/14 19:52:07   2440s]   =======================================
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   None
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/14 19:52:07   2440s]   ====================================================================
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:07   2440s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[03/14 19:52:07   2440s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:07   2440s]   Trunk       0.080       1       0.012       0.000      0.012    0.012    {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}          -
[03/14 19:52:07   2440s]   Leaf        0.080      25       0.068       0.002      0.065    0.072    {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
[03/14 19:52:07   2440s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Clock DAG library cell distribution at end of CTS:
[03/14 19:52:07   2440s]   ==================================================
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   ------------------------------------------
[03/14 19:52:07   2440s]   Name         Type      Inst     Inst Area 
[03/14 19:52:07   2440s]                          Count    (um^2)
[03/14 19:52:07   2440s]   ------------------------------------------
[03/14 19:52:07   2440s]   CLKBUF_X3    buffer     25        33.250
[03/14 19:52:07   2440s]   ------------------------------------------
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Primary reporting skew groups summary at end of CTS:
[03/14 19:52:07   2440s]   ====================================================
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:07   2440s]   Half-corner                                Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/14 19:52:07   2440s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:07   2440s]   default_emulate_delay_corner:setup.late    MY_CLK        0.095     0.115     0.020       0.500         0.019           0.009           0.107        0.004     100% {0.095, 0.115}
[03/14 19:52:07   2440s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Skew group summary at end of CTS:
[03/14 19:52:07   2440s]   =================================
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:07   2440s]   Half-corner                                Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/14 19:52:07   2440s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:07   2440s]   default_emulate_delay_corner:setup.late    MY_CLK        0.095     0.115     0.020       0.500         0.019           0.009           0.107        0.004     100% {0.095, 0.115}
[03/14 19:52:07   2440s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Clock network insertion delays are now [0.095ns, 0.115ns] average 0.107ns std.dev 0.004ns
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Found a total of 0 clock tree pins with a slew violation.
[03/14 19:52:07   2440s]   
[03/14 19:52:07   2440s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 19:52:07   2440s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:07   2440s] UM:                                                                   Post-balance tidy up or trial balance steps
[03/14 19:52:07   2440s] Synthesizing clock trees done.
[03/14 19:52:07   2440s] Tidy Up And Update Timing...
[03/14 19:52:07   2440s] External - Set all clocks to propagated mode...
[03/14 19:52:07   2440s] Innovus updating I/O latencies
[03/14 19:52:08   2441s] #################################################################################
[03/14 19:52:08   2441s] # Design Stage: PreRoute
[03/14 19:52:08   2441s] # Design Name: picorv32
[03/14 19:52:08   2441s] # Design Mode: 45nm
[03/14 19:52:08   2441s] # Analysis Mode: MMMC Non-OCV 
[03/14 19:52:08   2441s] # Parasitics Mode: No SPEF/RCDB
[03/14 19:52:08   2441s] # Signoff Settings: SI Off 
[03/14 19:52:08   2441s] #################################################################################
[03/14 19:52:09   2441s] AAE_INFO: 1 threads acquired from CTE.
[03/14 19:52:09   2441s] Calculate delays in Single mode...
[03/14 19:52:09   2442s] Topological Sorting (REAL = 0:00:00.0, MEM = 1144.0M, InitMEM = 1142.0M)
[03/14 19:52:09   2442s] Start delay calculation (fullDC) (1 T). (MEM=1143.98)
[03/14 19:52:09   2442s] End AAE Lib Interpolated Model. (MEM=1160.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:52:10   2443s] Total number of fetched objects 14742
[03/14 19:52:10   2443s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 19:52:10   2443s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 19:52:10   2443s] End delay calculation. (MEM=1208.08 CPU=0:00:00.3 REAL=0:00:00.0)
[03/14 19:52:10   2443s] End delay calculation (fullDC). (MEM=1208.08 CPU=0:00:01.4 REAL=0:00:01.0)
[03/14 19:52:10   2443s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1208.1M) ***
[03/14 19:52:10   2443s] 	Clock: clk, View: default_emulate_view, Ideal Latency: -0.000433248, Propagated Latency: 0.106415
[03/14 19:52:10   2443s] 	 Executing: set_clock_latency -source -early -max -rise -0.106849 [get_pins clk]
[03/14 19:52:10   2443s] 	Clock: clk, View: default_emulate_view, Ideal Latency: -0.000433248, Propagated Latency: 0.106415
[03/14 19:52:10   2443s] 	 Executing: set_clock_latency -source -late -max -rise -0.106849 [get_pins clk]
[03/14 19:52:10   2443s] 	Clock: clk, View: default_emulate_view, Ideal Latency: -0.000433248, Propagated Latency: 0.108109
[03/14 19:52:10   2443s] 	 Executing: set_clock_latency -source -early -max -fall -0.108543 [get_pins clk]
[03/14 19:52:10   2443s] 	Clock: clk, View: default_emulate_view, Ideal Latency: -0.000433248, Propagated Latency: 0.108109
[03/14 19:52:10   2443s] 	 Executing: set_clock_latency -source -late -max -fall -0.108543 [get_pins clk]
[03/14 19:52:10   2443s] Setting all clocks to propagated mode.
[03/14 19:52:10   2443s] External - Set all clocks to propagated mode done. (took cpu=0:00:03.2 real=0:00:03.2)
[03/14 19:52:10   2443s] Clock DAG stats after update timingGraph:
[03/14 19:52:10   2443s]   cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
[03/14 19:52:10   2443s]   cell areas       : b=33.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=33.250um^2
[03/14 19:52:10   2443s]   cell capacitance : b=35.529fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=35.529fF
[03/14 19:52:10   2443s]   sink capacitance : count=1555, total=1477.984fF, avg=0.950fF, sd=0.004fF, min=0.930fF, max=0.979fF
[03/14 19:52:10   2443s]   wire capacitance : top=0.000fF, trunk=78.167fF, leaf=616.001fF, total=694.168fF
[03/14 19:52:10   2443s]   wire lengths     : top=0.000um, trunk=766.540um, leaf=5513.400um, total=6279.940um
[03/14 19:52:10   2443s] Clock DAG net violations after update timingGraph: none
[03/14 19:52:10   2443s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/14 19:52:10   2443s]   Trunk : target=0.080ns count=1 avg=0.012ns sd=0.000ns min=0.012ns max=0.012ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:10   2443s]   Leaf  : target=0.080ns count=25 avg=0.068ns sd=0.002ns min=0.065ns max=0.072ns {0 <= 0.048ns, 0 <= 0.064ns, 25 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[03/14 19:52:10   2443s] Clock DAG library cell distribution after update timingGraph {count}:
[03/14 19:52:10   2443s]    Bufs: CLKBUF_X3: 25 
[03/14 19:52:10   2443s] Primary reporting skew groups after update timingGraph:
[03/14 19:52:10   2443s]   skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:10   2443s]       min path sink: reg_next_pc_reg[13]/CK
[03/14 19:52:10   2443s]       max path sink: cpuregs_reg[25][11]/CK
[03/14 19:52:10   2443s] Skew group summary after update timingGraph:
[03/14 19:52:10   2443s]   skew_group MY_CLK: insertion delay [min=0.095, max=0.115, avg=0.107, sd=0.004], skew [0.020 vs 0.500], 100% {0.095, 0.115} (wid=0.022 ws=0.019) (gid=0.099 gs=0.009)
[03/14 19:52:10   2443s] Clock network insertion delays are now [0.095ns, 0.115ns] average 0.107ns std.dev 0.004ns
[03/14 19:52:10   2443s] Logging CTS constraint violations...
[03/14 19:52:10   2443s]   No violations found.
[03/14 19:52:10   2443s] Logging CTS constraint violations done.
[03/14 19:52:10   2443s] Tidy Up And Update Timing done. (took cpu=0:00:03.4 real=0:00:03.4)
[03/14 19:52:10   2443s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:10   2443s] UM:                                                                   Tidy Up And Update Timing
[03/14 19:52:10   2443s] Runtime done. (took cpu=0:01:03 real=0:01:05)
[03/14 19:52:11   2443s] Runtime Report Coverage % = 98.5
[03/14 19:52:11   2443s] Runtime Summary
[03/14 19:52:11   2443s] ===============
[03/14 19:52:11   2443s] Clock Runtime:  (46%) Core CTS          29.49 (Init 4.61, Construction 10.46, Implementation 7.22, eGRPC 2.80, PostConditioning 2.36, Other 2.05)
[03/14 19:52:11   2443s] Clock Runtime:  (44%) CTS services      28.22 (RefinePlace 3.13, EarlyGlobalClock 1.32, NanoRoute 21.74, ExtractRC 2.03)
[03/14 19:52:11   2443s] Clock Runtime:   (9%) Other CTS          6.03 (Init 1.48, CongRepair 1.29, TimingUpdate 3.22, Other 0.03)
[03/14 19:52:11   2443s] Clock Runtime: (100%) Total             63.74
[03/14 19:52:11   2443s] 
[03/14 19:52:11   2443s] 
[03/14 19:52:11   2443s] Runtime Summary:
[03/14 19:52:11   2443s] ================
[03/14 19:52:11   2443s] 
[03/14 19:52:11   2443s] ---------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:11   2443s] wall   % time  children  called  name
[03/14 19:52:11   2443s] ---------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:11   2443s] 64.73  100.00   64.73      0       
[03/14 19:52:11   2443s] 64.73  100.00   63.74      1     Runtime
[03/14 19:52:11   2443s]  1.96    3.03    1.89      1     CCOpt::Phase::Initialization
[03/14 19:52:11   2443s]  1.89    2.91    1.73      1       Check Prerequisites
[03/14 19:52:11   2443s]  0.19    0.29    0.00      1         Leaving CCOpt scope - CheckPlace
[03/14 19:52:11   2443s]  1.54    2.39    0.09      1         Validating CTS configuration
[03/14 19:52:11   2443s]  0.17    0.27    0.03      2         Checking module port directions
[03/14 19:52:11   2443s]  0.03    0.04    0.00      2           Leaving CCOpt scope
[03/14 19:52:11   2443s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[03/14 19:52:11   2443s]  3.78    5.85    3.54      1     CCOpt::Phase::PreparingToBalance
[03/14 19:52:11   2443s]  1.30    2.00    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/14 19:52:11   2443s]  0.21    0.33    0.00      1       Legalization setup
[03/14 19:52:11   2443s]  2.03    3.13    0.08      1       Validating CTS configuration
[03/14 19:52:11   2443s]  0.37    0.58    0.00      1     Preparing To Balance
[03/14 19:52:11   2443s] 12.61   19.48   12.39      1     CCOpt::Phase::Construction
[03/14 19:52:11   2443s]  8.39   12.96    8.22      1       Stage::Clustering
[03/14 19:52:11   2443s]  6.33    9.78    5.94      1         Clustering
[03/14 19:52:11   2443s]  0.07    0.11    0.00      1           Initialize for clustering
[03/14 19:52:11   2443s]  2.90    4.47    0.00      1           Bottom-up phase
[03/14 19:52:11   2443s]  2.97    4.59    2.53      1           Legalizing clock trees
[03/14 19:52:11   2443s]  1.62    2.51    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/14 19:52:11   2443s]  0.91    1.40    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[03/14 19:52:11   2443s]  1.89    2.92    1.43      1         Update congestion based capacitance
[03/14 19:52:11   2443s]  0.53    0.82    0.00      1           Leaving CCOpt scope - extractRC
[03/14 19:52:11   2443s]  0.90    1.39    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[03/14 19:52:11   2443s]  0.40    0.62    0.24      1       Stage::DRV Fixing
[03/14 19:52:11   2443s]  0.13    0.20    0.00      1         Fixing clock tree slew time and max cap violations
[03/14 19:52:11   2443s]  0.11    0.18    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/14 19:52:11   2443s]  3.61    5.57    3.23      1       Stage::Insertion Delay Reduction
[03/14 19:52:11   2443s]  0.10    0.16    0.00      1         Removing unnecessary root buffering
[03/14 19:52:11   2443s]  0.10    0.16    0.00      1         Removing unconstrained drivers
[03/14 19:52:11   2443s]  0.43    0.67    0.00      1         Reducing insertion delay 1
[03/14 19:52:11   2443s]  0.10    0.15    0.00      1         Removing longest path buffering
[03/14 19:52:11   2443s]  2.50    3.86    0.00      1         Reducing insertion delay 2
[03/14 19:52:11   2443s]  8.13   12.56    7.84      1     CCOpt::Phase::Implementation
[03/14 19:52:11   2443s]  0.80    1.24    0.56      1       Stage::Reducing Power
[03/14 19:52:11   2443s]  0.10    0.16    0.00      1         Improving clock tree routing
[03/14 19:52:11   2443s]  0.36    0.55    0.00      1         Reducing clock tree power 1
[03/14 19:52:11   2443s]  0.00    0.01    0.00      1           Legalizing clock trees
[03/14 19:52:11   2443s]  0.10    0.16    0.00      1         Reducing clock tree power 2
[03/14 19:52:11   2443s]  2.50    3.86    1.99      1       Stage::Balancing
[03/14 19:52:11   2443s]  1.15    1.77    0.73      1         Approximately balancing fragments step
[03/14 19:52:11   2443s]  0.29    0.45    0.00      1           Resolve constraints - Approximately balancing fragments
[03/14 19:52:11   2443s]  0.10    0.16    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/14 19:52:11   2443s]  0.09    0.13    0.00      1           Moving gates to improve sub-tree skew
[03/14 19:52:11   2443s]  0.19    0.29    0.00      1           Approximately balancing fragments bottom up
[03/14 19:52:11   2443s]  0.05    0.08    0.00      1           Approximately balancing fragments, wire and cell delays
[03/14 19:52:11   2443s]  0.17    0.26    0.00      1         Improving fragments clock skew
[03/14 19:52:11   2443s]  0.47    0.72    0.22      1         Approximately balancing step
[03/14 19:52:11   2443s]  0.17    0.26    0.00      1           Resolve constraints - Approximately balancing
[03/14 19:52:11   2443s]  0.05    0.08    0.00      1           Approximately balancing, wire and cell delays
[03/14 19:52:11   2443s]  0.10    0.16    0.00      1         Fixing clock tree overload
[03/14 19:52:11   2443s]  0.10    0.16    0.00      1         Approximately balancing paths
[03/14 19:52:11   2443s]  3.90    6.03    3.04      1       Stage::Polishing
[03/14 19:52:11   2443s]  0.52    0.80    0.00      1         Leaving CCOpt scope - extractRC
[03/14 19:52:11   2443s]  0.88    1.36    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[03/14 19:52:11   2443s]  0.11    0.18    0.00      1         Merging balancing drivers for power
[03/14 19:52:11   2443s]  0.11    0.17    0.00      1         Improving clock skew
[03/14 19:52:11   2443s]  0.41    0.64    0.00      1         Reducing clock tree power 3
[03/14 19:52:11   2443s]  0.00    0.01    0.00      1           Legalizing clock trees
[03/14 19:52:11   2443s]  0.10    0.16    0.00      1         Improving insertion delay
[03/14 19:52:11   2443s]  0.91    1.40    0.45      1         Wire Opt OverFix
[03/14 19:52:11   2443s]  0.13    0.20    0.03      1           Wire Capacitance Reduction
[03/14 19:52:11   2443s]  0.03    0.05    0.00      1             Artificially removing short and long paths
[03/14 19:52:11   2443s]  0.18    0.28    0.00      1           Move For Wirelength
[03/14 19:52:11   2443s]  0.13    0.21    0.00      1           Optimizing orientation
[03/14 19:52:11   2443s]  0.63    0.97    0.39      1       Stage::Updating netlist
[03/14 19:52:11   2443s]  0.39    0.60    0.00      1         ClockRefiner
[03/14 19:52:11   2443s]  5.06    7.82    4.04      1     CCOpt::Phase::eGRPC
[03/14 19:52:11   2443s]  0.88    1.36    0.65      1       Leaving CCOpt scope - Routing Tools
[03/14 19:52:11   2443s]  0.65    1.00    0.00      1         Early Global Route - eGR only step
[03/14 19:52:11   2443s]  0.50    0.76    0.00      1       Leaving CCOpt scope - extractRC
[03/14 19:52:11   2443s]  0.89    1.38    0.89      1       Reset bufferability constraints
[03/14 19:52:11   2443s]  0.89    1.38    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[03/14 19:52:11   2443s]  0.21    0.32    0.03      1       Moving buffers
[03/14 19:52:11   2443s]  0.03    0.04    0.00      1         Violation analysis
[03/14 19:52:11   2443s]  0.19    0.29    0.01      1       Initial Pass of Downsizing Clock Tree Cells
[03/14 19:52:11   2443s]  0.01    0.01    0.00      1         Artificially removing long paths
[03/14 19:52:11   2443s]  0.12    0.19    0.00      1       Fixing DRVs
[03/14 19:52:11   2443s]  0.11    0.17    0.00      1       Reconnecting optimized routes
[03/14 19:52:11   2443s]  0.02    0.03    0.00      1       Violation analysis
[03/14 19:52:11   2443s]  1.12    1.73    0.00      1       ClockRefiner
[03/14 19:52:11   2443s] 25.95   40.09   25.60      1     CCOpt::Phase::Routing
[03/14 19:52:11   2443s] 24.23   37.44   23.70      1       Leaving CCOpt scope - Routing Tools
[03/14 19:52:11   2443s]  0.67    1.03    0.00      1         Early Global Route - eGR->NR step
[03/14 19:52:11   2443s] 21.74   33.59    0.00      1         NanoRoute
[03/14 19:52:11   2443s]  1.29    1.99    0.00      1         Congestion Repair
[03/14 19:52:11   2443s]  0.49    0.76    0.00      1       Leaving CCOpt scope - extractRC
[03/14 19:52:11   2443s]  0.88    1.35    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[03/14 19:52:11   2443s]  2.36    3.64    1.69      1     CCOpt::Phase::PostConditioning
[03/14 19:52:11   2443s]  0.00    0.00    0.00      1       Reset bufferability constraints
[03/14 19:52:11   2443s]  0.16    0.24    0.00      1       Upsizing to fix DRVs
[03/14 19:52:11   2443s]  0.20    0.32    0.00      1       Recomputing CTS skew targets
[03/14 19:52:11   2443s]  0.12    0.18    0.00      1       Fixing DRVs
[03/14 19:52:11   2443s]  0.12    0.18    0.00      1       Buffering to fix DRVs
[03/14 19:52:11   2443s]  0.12    0.19    0.00      1       Fixing Skew by cell sizing
[03/14 19:52:11   2443s]  0.12    0.18    0.00      1       Reconnecting optimized routes
[03/14 19:52:11   2443s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[03/14 19:52:11   2443s]  0.86    1.32    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[03/14 19:52:11   2443s]  0.14    0.21    0.00      1     Post-balance tidy up or trial balance steps
[03/14 19:52:11   2443s]  3.37    5.21    3.22      1     Tidy Up And Update Timing
[03/14 19:52:11   2443s]  3.22    4.98    0.00      1       External - Set all clocks to propagated mode
[03/14 19:52:11   2443s] ---------------------------------------------------------------------------------------------------------------------------------------
[03/14 19:52:11   2443s] 
[03/14 19:52:11   2443s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 19:52:11   2443s] Synthesizing clock trees with CCOpt done.
[03/14 19:52:11   2443s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 19:52:11   2443s] UM:                                                                   cts
[03/14 19:52:11   2443s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[03/14 19:52:11   2444s] Need call spDPlaceInit before registerPrioInstLoc.
[03/14 19:52:11   2444s] GigaOpt running with 1 threads.
[03/14 19:52:11   2444s] Info: 1 threads available for lower-level modules during optimization.
[03/14 19:52:11   2444s] OPERPROF: Starting DPlace-Init at level 1, MEM:1184.1M
[03/14 19:52:11   2444s] #spOpts: N=45 mergeVia=F 
[03/14 19:52:11   2444s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1184.1M
[03/14 19:52:11   2444s] OPERPROF:     Starting CMU at level 3, MEM:1184.1M
[03/14 19:52:11   2444s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1184.1M
[03/14 19:52:11   2444s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1184.1M
[03/14 19:52:11   2444s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1184.1MB).
[03/14 19:52:11   2444s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:1184.1M
[03/14 19:52:11   2444s] 
[03/14 19:52:11   2444s] Creating Lib Analyzer ...
[03/14 19:52:11   2444s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:52:11   2444s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:52:11   2444s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:52:11   2444s] 
[03/14 19:52:11   2444s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:40:45 mem=1184.1M
[03/14 19:52:11   2444s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:40:45 mem=1184.1M
[03/14 19:52:11   2444s] Creating Lib Analyzer, finished. 
[03/14 19:52:12   2444s] Effort level <high> specified for reg2reg path_group
[03/14 19:52:12   2445s] *** Timing Optimization ... ***
[03/14 19:52:12   2445s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 848.1M, totSessionCpu=0:40:46 **
[03/14 19:52:12   2445s] *** opt_design -post_cts ***
[03/14 19:52:12   2445s] DRC Margin: user margin 0.0; extra margin 0.2
[03/14 19:52:12   2445s] Hold Target Slack: user slack 0
[03/14 19:52:12   2445s] Setup Target Slack: user slack 0; extra slack 0.0
[03/14 19:52:12   2445s] set_db opt_useful_skew_eco_route false
[03/14 19:52:12   2445s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1100.3M
[03/14 19:52:12   2445s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:1100.3M
[03/14 19:52:13   2445s] Multi-VT timing optimization disabled based on library information.
[03/14 19:52:13   2445s] Deleting Cell Server ...
[03/14 19:52:13   2445s] Deleting Lib Analyzer.
[03/14 19:52:13   2445s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 19:52:13   2445s] Summary for sequential cells identification: 
[03/14 19:52:13   2445s]   Identified SBFF number: 16
[03/14 19:52:13   2445s]   Identified MBFF number: 0
[03/14 19:52:13   2445s]   Identified SB Latch number: 0
[03/14 19:52:13   2445s]   Identified MB Latch number: 0
[03/14 19:52:13   2445s]   Not identified SBFF number: 0
[03/14 19:52:13   2445s]   Not identified MBFF number: 0
[03/14 19:52:13   2445s]   Not identified SB Latch number: 0
[03/14 19:52:13   2445s]   Not identified MB Latch number: 0
[03/14 19:52:13   2445s]   Number of sequential cells which are not FFs: 13
[03/14 19:52:13   2445s]  Visiting view : default_emulate_view
[03/14 19:52:13   2445s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[03/14 19:52:13   2445s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[03/14 19:52:13   2445s]  Visiting view : default_emulate_view
[03/14 19:52:13   2445s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[03/14 19:52:13   2445s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[03/14 19:52:13   2445s]  Setting StdDelay to 10.10
[03/14 19:52:13   2445s] Creating Cell Server, finished. 
[03/14 19:52:13   2445s] 
[03/14 19:52:13   2445s] Deleting Cell Server ...
[03/14 19:52:13   2445s] Start to check current routing status for nets...
[03/14 19:52:13   2445s] All nets are already routed correctly.
[03/14 19:52:13   2445s] End to check current routing status for nets (mem=1100.3M)
[03/14 19:52:14   2446s] Compute RC Scale Done ...
[03/14 19:52:14   2446s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1251.9M
[03/14 19:52:14   2446s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1251.9M
[03/14 19:52:14   2446s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1251.9M
[03/14 19:52:14   2447s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.050, REAL:0.055, MEM:1251.9M
[03/14 19:52:14   2447s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:1251.9M
[03/14 19:52:14   2447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.099, MEM:1251.9M
[03/14 19:52:14   2447s] Starting delay calculation for setup views
[03/14 19:52:14   2447s] #################################################################################
[03/14 19:52:14   2447s] # Design Stage: PreRoute
[03/14 19:52:14   2447s] # Design Name: picorv32
[03/14 19:52:14   2447s] # Design Mode: 45nm
[03/14 19:52:14   2447s] # Analysis Mode: MMMC Non-OCV 
[03/14 19:52:14   2447s] # Parasitics Mode: No SPEF/RCDB
[03/14 19:52:14   2447s] # Signoff Settings: SI Off 
[03/14 19:52:14   2447s] #################################################################################
[03/14 19:52:14   2447s] AAE_INFO: 1 threads acquired from CTE.
[03/14 19:52:14   2447s] Calculate delays in Single mode...
[03/14 19:52:14   2447s] Topological Sorting (REAL = 0:00:00.0, MEM = 1249.9M, InitMEM = 1249.9M)
[03/14 19:52:14   2447s] Start delay calculation (fullDC) (1 T). (MEM=1249.85)
[03/14 19:52:15   2447s] End AAE Lib Interpolated Model. (MEM=1266.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 19:52:19   2452s] Total number of fetched objects 14742
[03/14 19:52:19   2452s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 19:52:19   2452s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 19:52:19   2452s] End delay calculation. (MEM=1266.25 CPU=0:00:03.6 REAL=0:00:03.0)
[03/14 19:52:19   2452s] End delay calculation (fullDC). (MEM=1266.25 CPU=0:00:05.1 REAL=0:00:05.0)
[03/14 19:52:19   2452s] *** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 1266.3M) ***
[03/14 19:52:20   2453s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:40:53 mem=1266.3M)
[03/14 19:52:21   2453s] 
[03/14 19:52:21   2453s] ------------------------------------------------------------
[03/14 19:52:21   2453s]              Initial Summary                             
[03/14 19:52:21   2453s] ------------------------------------------------------------
[03/14 19:52:21   2453s] 
[03/14 19:52:21   2453s] Setup views included:
[03/14 19:52:21   2453s]  default_emulate_view 
[03/14 19:52:21   2453s] 
[03/14 19:52:21   2453s] +--------------------+---------+---------+---------+
[03/14 19:52:21   2453s] |     Setup mode     |   all   | reg2reg | default |
[03/14 19:52:21   2453s] +--------------------+---------+---------+---------+
[03/14 19:52:21   2453s] |           WNS (ns):| -0.264  | -0.264  |  0.000  |
[03/14 19:52:21   2453s] |           TNS (ns):|-246.789 |-246.789 |  0.000  |
[03/14 19:52:21   2453s] |    Violating Paths:|  1610   |  1610   |    0    |
[03/14 19:52:21   2453s] |          All Paths:|  1713   |  1713   |    0    |
[03/14 19:52:21   2453s] +--------------------+---------+---------+---------+
[03/14 19:52:21   2453s] 
[03/14 19:52:21   2453s] +----------------+-------------------------------+------------------+
[03/14 19:52:21   2453s] |                |              Real             |       Total      |
[03/14 19:52:21   2453s] |    DRVs        +------------------+------------+------------------|
[03/14 19:52:21   2453s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 19:52:21   2453s] +----------------+------------------+------------+------------------+
[03/14 19:52:21   2453s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 19:52:21   2453s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 19:52:21   2453s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 19:52:21   2453s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 19:52:21   2453s] +----------------+------------------+------------+------------------+
[03/14 19:52:21   2453s] 
[03/14 19:52:21   2453s] Density: 79.831%
[03/14 19:52:21   2453s] ------------------------------------------------------------
[03/14 19:52:21   2453s] **opt_design ... cpu = 0:00:08, real = 0:00:09, mem = 943.9M, totSessionCpu=0:40:54 **
[03/14 19:52:21   2453s] ** INFO : this run is activating low effort ccoptDesign flow
[03/14 19:52:21   2453s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 19:52:21   2453s] ### Creating PhyDesignMc. totSessionCpu=0:40:54 mem=1178.3M
[03/14 19:52:21   2453s] OPERPROF: Starting DPlace-Init at level 1, MEM:1178.3M
[03/14 19:52:21   2453s] #spOpts: N=45 mergeVia=F 
[03/14 19:52:21   2453s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1178.3M
[03/14 19:52:21   2453s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1178.3M
[03/14 19:52:21   2453s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1178.3MB).
[03/14 19:52:21   2453s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:1178.3M
[03/14 19:52:21   2454s] ### Creating PhyDesignMc, finished. totSessionCpu=0:40:54 mem=1178.3M
[03/14 19:52:21   2454s] #optDebug: fT-E <X 2 0 0 1>
[03/14 19:52:21   2454s] #optDebug: fT-E <X 2 0 0 1>
[03/14 19:52:21   2454s] *** Starting optimizing excluded clock nets MEM= 1178.3M) ***
[03/14 19:52:21   2454s] *info: No excluded clock nets to be optimized.
[03/14 19:52:21   2454s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1178.3M) ***
[03/14 19:52:21   2454s] *** Starting optimizing excluded clock nets MEM= 1178.3M) ***
[03/14 19:52:21   2454s] *info: No excluded clock nets to be optimized.
[03/14 19:52:21   2454s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1178.3M) ***
[03/14 19:52:22   2454s] Info: Done creating the CCOpt slew target map.
[03/14 19:52:22   2455s] *** Timing NOT met, worst failing slack is -0.264
[03/14 19:52:22   2455s] *** Check timing (0:00:00.0)
[03/14 19:52:22   2455s] Begin: GigaOpt Optimization in TNS mode
[03/14 19:52:22   2455s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/14 19:52:22   2455s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/14 19:52:22   2455s] Info: 26 nets with fixed/cover wires excluded.
[03/14 19:52:23   2455s] Info: 26 clock nets excluded from IPO operation.
[03/14 19:52:23   2455s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (41.0), totSession cpu/real = 0:40:55.7/0:49:48.8 (0.8), mem = 1178.3M
[03/14 19:52:23   2455s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.10
[03/14 19:52:23   2455s] PhyDesignGrid: maxLocalDensity 0.95
[03/14 19:52:23   2455s] ### Creating PhyDesignMc. totSessionCpu=0:40:56 mem=1186.3M
[03/14 19:52:23   2455s] OPERPROF: Starting DPlace-Init at level 1, MEM:1186.3M
[03/14 19:52:23   2455s] #spOpts: N=45 mergeVia=F 
[03/14 19:52:23   2455s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1186.3M
[03/14 19:52:23   2455s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1186.3M
[03/14 19:52:23   2455s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1186.3MB).
[03/14 19:52:23   2455s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.068, MEM:1186.3M
[03/14 19:52:23   2455s] ### Creating PhyDesignMc, finished. totSessionCpu=0:40:56 mem=1186.3M
[03/14 19:52:23   2455s] ### Creating LA Mngr. totSessionCpu=0:40:56 mem=1186.3M
[03/14 19:52:23   2456s] ### Creating LA Mngr, finished. totSessionCpu=0:40:56 mem=1186.3M
[03/14 19:52:23   2456s] 
[03/14 19:52:23   2456s] Creating Lib Analyzer ...
[03/14 19:52:23   2456s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:52:23   2456s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:52:23   2456s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:52:23   2456s] 
[03/14 19:52:24   2456s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:40:57 mem=1186.3M
[03/14 19:52:24   2456s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:40:57 mem=1186.3M
[03/14 19:52:24   2456s] Creating Lib Analyzer, finished. 
[03/14 19:52:24   2456s] 
[03/14 19:52:24   2456s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[03/14 19:52:24   2456s] ### Creating LA Mngr. totSessionCpu=0:40:57 mem=1186.3M
[03/14 19:52:24   2456s] ### Creating LA Mngr, finished. totSessionCpu=0:40:57 mem=1186.3M
[03/14 19:52:28   2461s] *info: 26 clock nets excluded
[03/14 19:52:28   2461s] *info: 2 special nets excluded.
[03/14 19:52:28   2461s] *info: 173 no-driver nets excluded.
[03/14 19:52:28   2461s] *info: 26 nets with fixed/cover wires excluded.
[03/14 19:52:30   2462s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25911.4
[03/14 19:52:30   2462s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 19:52:30   2462s] ** GigaOpt Optimizer WNS Slack -0.264 TNS Slack -246.789 Density 79.83
[03/14 19:52:30   2462s] Optimizer TNS Opt
[03/14 19:52:30   2462s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.264ns TNS -246.789ns; HEPG WNS -0.264ns TNS -246.789ns; all paths WNS -0.264ns TNS -246.789ns; Real time 0:01:24
[03/14 19:52:30   2462s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1205.4M
[03/14 19:52:30   2462s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1205.4M
[03/14 19:52:30   2462s] Active Path Group: reg2reg  
[03/14 19:52:30   2463s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:52:30   2463s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 19:52:30   2463s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:52:30   2463s] |  -0.264|   -0.264|-246.789| -246.789|    79.83%|   0:00:00.0| 1221.4M|default_emulate_view|  reg2reg| reg_op1_reg[30]/D                           |
[03/14 19:52:31   2463s] |  -0.251|   -0.251|-245.657| -245.657|    79.85%|   0:00:01.0| 1259.6M|default_emulate_view|  reg2reg| reg_op1_reg[30]/D                           |
[03/14 19:52:42   2474s] |  -0.245|   -0.245|-243.342| -243.342|    79.91%|   0:00:11.0| 1281.7M|default_emulate_view|  reg2reg| reg_next_pc_reg[29]/D                       |
[03/14 19:52:55   2487s] |  -0.243|   -0.243|-242.733| -242.733|    80.00%|   0:00:13.0| 1281.7M|default_emulate_view|  reg2reg| reg_next_pc_reg[28]/D                       |
[03/14 19:53:02   2494s] |  -0.243|   -0.243|-242.674| -242.674|    80.04%|   0:00:07.0| 1281.7M|default_emulate_view|  reg2reg| reg_next_pc_reg[28]/D                       |
[03/14 19:53:22   2514s] |  -0.243|   -0.243|-242.635| -242.635|    80.13%|   0:00:20.0| 1300.8M|default_emulate_view|  reg2reg| reg_next_pc_reg[23]/D                       |
[03/14 19:53:27   2518s] |  -0.243|   -0.243|-242.625| -242.625|    80.18%|   0:00:05.0| 1300.8M|default_emulate_view|  reg2reg| reg_next_pc_reg[23]/D                       |
[03/14 19:53:33   2525s] |  -0.243|   -0.243|-242.528| -242.528|    80.25%|   0:00:06.0| 1300.8M|default_emulate_view|  reg2reg| reg_op1_reg[1]/D                            |
[03/14 19:53:34   2526s] |  -0.243|   -0.243|-242.526| -242.526|    80.29%|   0:00:01.0| 1300.8M|default_emulate_view|  reg2reg| reg_op1_reg[1]/D                            |
[03/14 19:53:40   2531s] |  -0.244|   -0.244|-242.449| -242.449|    80.37%|   0:00:06.0| 1300.8M|default_emulate_view|  reg2reg| reg_op1_reg[11]/D                           |
[03/14 19:53:42   2533s] |  -0.244|   -0.244|-242.405| -242.405|    80.41%|   0:00:02.0| 1300.8M|default_emulate_view|  reg2reg| reg_op1_reg[11]/D                           |
[03/14 19:53:44   2535s] |  -0.246|   -0.246|-241.907| -241.907|    80.50%|   0:00:02.0| 1300.8M|default_emulate_view|  reg2reg| reg_next_pc_reg[13]/D                       |
[03/14 19:53:44   2535s] |  -0.246|   -0.246|-241.900| -241.900|    80.51%|   0:00:00.0| 1300.8M|default_emulate_view|  reg2reg| reg_next_pc_reg[13]/D                       |
[03/14 19:53:45   2536s] |  -0.246|   -0.246|-241.890| -241.890|    80.55%|   0:00:01.0| 1300.8M|default_emulate_view|  reg2reg| reg_next_pc_reg[13]/D                       |
[03/14 19:53:45   2536s] |  -0.246|   -0.246|-241.828| -241.828|    80.55%|   0:00:00.0| 1300.8M|default_emulate_view|  reg2reg| reg_next_pc_reg[13]/D                       |
[03/14 19:53:48   2540s] |  -0.246|   -0.246|-238.260| -238.260|    80.64%|   0:00:03.0| 1300.8M|default_emulate_view|  reg2reg| alu_out_q_reg[15]/D                         |
[03/14 19:53:49   2540s] |  -0.246|   -0.246|-238.259| -238.259|    80.66%|   0:00:01.0| 1300.8M|default_emulate_view|  reg2reg| alu_out_q_reg[15]/D                         |
[03/14 19:54:00   2551s] |  -0.246|   -0.246|-238.176| -238.176|    80.81%|   0:00:11.0| 1300.8M|default_emulate_view|  reg2reg| reg_op2_reg[9]/D                            |
[03/14 19:54:54   2605s] |  -0.246|   -0.246|-238.559| -238.559|    81.44%|   0:00:54.0| 1300.8M|default_emulate_view|  reg2reg| cpuregs_reg[17][29]/D                       |
[03/14 19:55:35   2645s] |  -0.246|   -0.246|-238.518| -238.518|    81.64%|   0:00:41.0| 1319.8M|default_emulate_view|  reg2reg| cpuregs_reg[22][26]/D                       |
[03/14 19:56:19   2688s] |  -0.245|   -0.245|-238.536| -238.536|    81.87%|   0:00:44.0| 1338.9M|default_emulate_view|  reg2reg| cpuregs_reg[25][14]/D                       |
[03/14 19:56:47   2716s] |  -0.245|   -0.245|-238.507| -238.507|    82.01%|   0:00:28.0| 1338.9M|default_emulate_view|  reg2reg| cpuregs_reg[7][5]/D                         |
[03/14 19:56:59   2728s] |  -0.245|   -0.245|-238.621| -238.621|    82.03%|   0:00:12.0| 1338.9M|default_emulate_view|  reg2reg| cpuregs_reg[29][0]/D                        |
[03/14 19:57:08   2736s] |  -0.246|   -0.246|-238.563| -238.563|    82.05%|   0:00:09.0| 1338.9M|default_emulate_view|  reg2reg| cpuregs_reg[1][0]/D                         |
[03/14 19:57:08   2736s] |  -0.246|   -0.246|-238.561| -238.561|    82.06%|   0:00:00.0| 1338.9M|default_emulate_view|  reg2reg| cpuregs_reg[1][0]/D                         |
[03/14 19:57:08   2736s] |  -0.246|   -0.246|-238.560| -238.560|    82.06%|   0:00:00.0| 1338.9M|default_emulate_view|  reg2reg| cpuregs_reg[1][0]/D                         |
[03/14 19:57:22   2750s] |  -0.246|   -0.246|-238.548| -238.548|    82.10%|   0:00:14.0| 1338.9M|default_emulate_view|  reg2reg| reg_out_reg[8]/D                            |
[03/14 19:57:24   2752s] |  -0.246|   -0.246|-238.432| -238.432|    82.12%|   0:00:02.0| 1338.9M|default_emulate_view|  reg2reg| reg_out_reg[8]/D                            |
[03/14 19:57:32   2760s] |  -0.246|   -0.246|-238.427| -238.427|    82.17%|   0:00:08.0| 1338.9M|default_emulate_view|  reg2reg| count_instr_reg[62]/D                       |
[03/14 19:57:32   2760s] |  -0.246|   -0.246|-238.425| -238.425|    82.17%|   0:00:00.0| 1338.9M|default_emulate_view|  reg2reg| count_instr_reg[62]/D                       |
[03/14 19:57:36   2763s] |  -0.246|   -0.246|-238.400| -238.400|    82.19%|   0:00:04.0| 1338.9M|default_emulate_view|  reg2reg| count_cycle_reg[40]/D                       |
[03/14 19:57:39   2767s] |  -0.246|   -0.246|-238.361| -238.361|    82.21%|   0:00:03.0| 1338.9M|default_emulate_view|  reg2reg| count_cycle_reg[40]/D                       |
[03/14 19:57:43   2771s] |  -0.246|   -0.246|-238.355| -238.355|    82.22%|   0:00:04.0| 1324.2M|default_emulate_view|  reg2reg| reg_pc_reg[25]/D                            |
[03/14 19:57:43   2771s] |  -0.246|   -0.246|-238.348| -238.348|    82.22%|   0:00:00.0| 1324.2M|default_emulate_view|  reg2reg| reg_pc_reg[25]/D                            |
[03/14 19:57:45   2773s] |  -0.246|   -0.246|-238.335| -238.335|    82.23%|   0:00:02.0| 1324.2M|default_emulate_view|  reg2reg| count_cycle_reg[51]/D                       |
[03/14 19:57:48   2775s] |  -0.246|   -0.246|-238.142| -238.142|    82.21%|   0:00:03.0| 1324.2M|default_emulate_view|  reg2reg| cpu_state_reg[5]/D                          |
[03/14 19:57:51   2778s] |  -0.246|   -0.246|-238.096| -238.096|    82.22%|   0:00:03.0| 1324.2M|default_emulate_view|  reg2reg| reg_pc_reg[28]/D                            |
[03/14 19:57:59   2787s] |  -0.246|   -0.246|-237.896| -237.896|    82.24%|   0:00:08.0| 1324.2M|default_emulate_view|  reg2reg| mem_wstrb_reg[1]/D                          |
[03/14 19:58:18   2805s] |  -0.246|   -0.246|-237.520| -237.520|    82.36%|   0:00:19.0| 1304.9M|default_emulate_view|  reg2reg| count_cycle_reg[9]/D                        |
[03/14 19:58:18   2805s] |  -0.246|   -0.246|-237.517| -237.517|    82.37%|   0:00:00.0| 1304.9M|default_emulate_view|  reg2reg| count_cycle_reg[9]/D                        |
[03/14 19:58:19   2806s] |  -0.247|   -0.247|-237.515| -237.515|    82.38%|   0:00:01.0| 1304.9M|default_emulate_view|  reg2reg| count_cycle_reg[9]/D                        |
[03/14 19:58:20   2807s] |  -0.247|   -0.247|-237.510| -237.510|    82.40%|   0:00:01.0| 1304.9M|default_emulate_view|  reg2reg| reg_pc_reg[3]/D                             |
[03/14 19:58:25   2812s] |  -0.247|   -0.247|-237.483| -237.483|    82.42%|   0:00:05.0| 1304.9M|default_emulate_view|  reg2reg| instr_slt_reg/D                             |
[03/14 19:58:31   2818s] |  -0.247|   -0.247|-237.459| -237.459|    82.45%|   0:00:06.0| 1304.9M|default_emulate_view|  reg2reg| count_instr_reg[5]/D                        |
[03/14 19:58:31   2818s] |  -0.247|   -0.247|-237.447| -237.447|    82.45%|   0:00:00.0| 1304.9M|default_emulate_view|  reg2reg| count_instr_reg[5]/D                        |
[03/14 19:58:32   2819s] |  -0.247|   -0.247|-237.436| -237.436|    82.45%|   0:00:01.0| 1304.9M|default_emulate_view|  reg2reg| mem_rdata_q_reg[7]/SE                       |
[03/14 19:58:32   2819s] |  -0.247|   -0.247|-237.426| -237.426|    82.46%|   0:00:00.0| 1304.9M|default_emulate_view|  reg2reg| mem_rdata_q_reg[7]/SE                       |
[03/14 19:58:33   2820s] |  -0.247|   -0.247|-237.415| -237.415|    82.46%|   0:00:01.0| 1304.9M|default_emulate_view|  reg2reg| count_cycle_reg[4]/D                        |
[03/14 19:58:36   2823s] |  -0.247|   -0.247|-237.394| -237.394|    82.46%|   0:00:03.0| 1304.9M|default_emulate_view|  reg2reg| latched_rd_reg[2]/D                         |
[03/14 19:58:37   2824s] |  -0.247|   -0.247|-237.367| -237.367|    82.47%|   0:00:01.0| 1304.9M|default_emulate_view|  reg2reg| latched_rd_reg[1]/D                         |
[03/14 19:58:39   2826s] |  -0.247|   -0.247|-237.367| -237.367|    82.47%|   0:00:02.0| 1324.0M|default_emulate_view|  reg2reg| reg_next_pc_reg[28]/D                       |
[03/14 19:58:39   2826s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:58:39   2826s] 
[03/14 19:58:39   2826s] *** Finish Core Optimize Step (cpu=0:06:04 real=0:06:09 mem=1324.0M) ***
[03/14 19:58:39   2826s] 
[03/14 19:58:39   2826s] *** Finished Optimize Step Cumulative (cpu=0:06:04 real=0:06:09 mem=1324.0M) ***
[03/14 19:58:39   2826s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.247ns TNS -237.366ns; HEPG WNS -0.247ns TNS -237.366ns; all paths WNS -0.247ns TNS -237.366ns; Real time 0:07:33
[03/14 19:58:39   2826s] ** GigaOpt Optimizer WNS Slack -0.247 TNS Slack -237.367 Density 82.47
[03/14 19:58:39   2826s] Placement Snapshot: Density distribution:
[03/14 19:58:39   2826s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:58:39   2826s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:58:39   2826s] [0.90 - 0.95]: 0 (0.00%)
[03/14 19:58:39   2826s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:58:39   2826s] [0.80 - 0.85]: 1 (0.69%)
[03/14 19:58:39   2826s] [0.75 - 0.80]: 0 (0.00%)
[03/14 19:58:39   2826s] [0.70 - 0.75]: 1 (0.69%)
[03/14 19:58:39   2826s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:58:39   2826s] [0.60 - 0.65]: 0 (0.00%)
[03/14 19:58:39   2826s] [0.55 - 0.60]: 0 (0.00%)
[03/14 19:58:39   2826s] [0.50 - 0.55]: 0 (0.00%)
[03/14 19:58:39   2826s] [0.45 - 0.50]: 3 (2.08%)
[03/14 19:58:39   2826s] [0.40 - 0.45]: 4 (2.78%)
[03/14 19:58:39   2826s] [0.35 - 0.40]: 3 (2.08%)
[03/14 19:58:39   2826s] [0.30 - 0.35]: 7 (4.86%)
[03/14 19:58:39   2826s] [0.25 - 0.30]: 20 (13.89%)
[03/14 19:58:39   2826s] [0.20 - 0.25]: 57 (39.58%)
[03/14 19:58:39   2826s] [0.15 - 0.20]: 35 (24.31%)
[03/14 19:58:39   2826s] [0.10 - 0.15]: 10 (6.94%)
[03/14 19:58:39   2826s] [0.05 - 0.10]: 2 (1.39%)
[03/14 19:58:39   2826s] [0.00 - 0.05]: 1 (0.69%)
[03/14 19:58:39   2826s] Begin: Area Reclaim Optimization
[03/14 19:58:39   2826s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:47:06.7/0:56:05.4 (0.8), mem = 1324.0M
[03/14 19:58:39   2826s] Usable buffer cells for single buffer setup transform:
[03/14 19:58:39   2826s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[03/14 19:58:39   2826s] Number of usable buffer cells above: 9
[03/14 19:58:40   2827s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1324.0M
[03/14 19:58:40   2827s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1324.0M
[03/14 19:58:40   2827s] Reclaim Optimization WNS Slack -0.247  TNS Slack -237.367 Density 82.47
[03/14 19:58:40   2827s] +----------+---------+--------+--------+------------+--------+
[03/14 19:58:40   2827s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 19:58:40   2827s] +----------+---------+--------+--------+------------+--------+
[03/14 19:58:40   2827s] |    82.47%|        -|  -0.247|-237.367|   0:00:00.0| 1324.0M|
[03/14 19:58:40   2827s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 19:58:44   2831s] |    82.34%|       28|  -0.247|-237.461|   0:00:04.0| 1324.0M|
[03/14 19:58:50   2837s] |    81.01%|      616|  -0.243|-237.649|   0:00:06.0| 1324.0M|
[03/14 19:58:50   2837s] |    81.01%|        0|  -0.243|-237.649|   0:00:00.0| 1324.0M|
[03/14 19:58:50   2837s] +[03/14 19:58:50   2837s] 
[03/14 19:58:50   2837s] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 21 Resize = 534 **
----------+---------+--------+--------+------------+--------+
[03/14 19:58:50   2837s] Reclaim Optimization End WNS Slack -0.243  TNS Slack -237.649 Density 81.01
[03/14 19:58:50   2837s] --------------------------------------------------------------
[03/14 19:58:50   2837s] |                                   | Total     | Sequential |
[03/14 19:58:50   2837s] --------------------------------------------------------------
[03/14 19:58:50   2837s] | Num insts resized                 |     534  |       0    |
[03/14 19:58:50   2837s] | Num insts undone                  |      82  |       0    |
[03/14 19:58:50   2837s] | Num insts Downsized               |     534  |       0    |
[03/14 19:58:50   2837s] | Num insts Samesized               |       0  |       0    |
[03/14 19:58:50   2837s] | Num insts Upsized                 |       0  |       0    |
[03/14 19:58:50   2837s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 19:58:50   2837s] --------------------------------------------------------------
[03/14 19:58:50   2837s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:58:50   2837s] Layer 3 has 26 constrained nets 
[03/14 19:58:50   2837s] Layer 4 has 145 constrained nets 
[03/14 19:58:50   2837s] Layer 7 has 43 constrained nets 
[03/14 19:58:50   2837s] Layer 9 has 16 constrained nets 
[03/14 19:58:50   2837s] **** End NDR-Layer Usage Statistics ****
[03/14 19:58:50   2837s] End: Core Area Reclaim Optimization (cpu = 0:00:10.5) (real = 0:00:11.0) **
[03/14 19:58:50   2837s] *** AreaOpt [finish] : cpu/real = 0:00:10.5/0:00:10.6 (1.0), totSession cpu/real = 0:47:17.2/0:56:16.1 (0.8), mem = 1324.0M
[03/14 19:58:50   2837s] Placement Snapshot: Density distribution:
[03/14 19:58:50   2837s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:11, mem=1304.91M, totSessionCpu=0:47:17).
[03/14 19:58:50   2837s] [1.00 -  +++]: 0 (0.00%)
[03/14 19:58:50   2837s] [0.95 - 1.00]: 0 (0.00%)
[03/14 19:58:50   2837s] [0.90 - 0.95]: 0 (0.00%)
[03/14 19:58:50   2837s] [0.85 - 0.90]: 0 (0.00%)
[03/14 19:58:50   2837s] [0.80 - 0.85]: 1 (0.69%)
[03/14 19:58:50   2837s] [0.75 - 0.80]: 0 (0.00%)
[03/14 19:58:50   2837s] [0.70 - 0.75]: 1 (0.69%)
[03/14 19:58:50   2837s] [0.65 - 0.70]: 0 (0.00%)
[03/14 19:58:50   2837s] [0.60 - 0.65]: 0 (0.00%)
[03/14 19:58:50   2837s] [0.55 - 0.60]: 0 (0.00%)
[03/14 19:58:50   2837s] [0.50 - 0.55]: 0 (0.00%)
[03/14 19:58:50   2837s] [0.45 - 0.50]: 3 (2.08%)
[03/14 19:58:50   2837s] [0.40 - 0.45]: 4 (2.78%)
[03/14 19:58:50   2837s] [0.35 - 0.40]: 4 (2.78%)
[03/14 19:58:50   2837s] [0.30 - 0.35]: 11 (7.64%)
[03/14 19:58:50   2837s] [0.25 - 0.30]: 29 (20.14%)
[03/14 19:58:50   2837s] [0.20 - 0.25]: 58 (40.28%)
[03/14 19:58:50   2837s] [0.15 - 0.20]: 27 (18.75%)
[03/14 19:58:50   2837s] [0.10 - 0.15]: 3 (2.08%)
[03/14 19:58:50   2837s] [0.05 - 0.10]: 3 (2.08%)
[03/14 19:58:50   2837s] [0.00 - 0.05]: 0 (0.00%)
[03/14 19:58:50   2837s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.6
[03/14 19:58:50   2837s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.043, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.078, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.079, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF: Starting RefinePlace at level 1, MEM:1304.9M
[03/14 19:58:50   2837s] *** Starting place_detail (0:47:18 mem=1304.9M) ***
[03/14 19:58:50   2837s] Total net bbox length = 1.391e+05 (5.953e+04 7.955e+04) (ext = 6.383e+03)
[03/14 19:58:50   2837s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:58:50   2837s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:1304.9M
[03/14 19:58:50   2837s] default core: bins with density > 0.750 = 81.94 % ( 118 / 144 )
[03/14 19:58:50   2837s] RPlace IncrNP Skipped
[03/14 19:58:50   2837s] Density distribution unevenness ratio = 3.270%
[03/14 19:58:50   2837s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1304.9MB) @(0:47:18 - 0:47:18).
[03/14 19:58:50   2837s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.019, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1304.9M
[03/14 19:58:50   2837s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1304.9M
[03/14 19:58:50   2837s] Starting refinePlace ...
[03/14 19:58:50   2837s] ** Cut row section cpu time 0:00:00.0.
[03/14 19:58:50   2837s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 19:58:51   2837s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1306.4MB) @(0:47:18 - 0:47:18).
[03/14 19:58:51   2837s] Move report: preRPlace moves 2363 insts, mean move: 0.43 um, max move: 3.68 um
[03/14 19:58:51   2837s] 	Max move on inst (FE_OCPC1412_FE_DBTN10_n_30120): (119.32, 36.26) --> (121.60, 34.86)
[03/14 19:58:51   2837s] 	Length: 9 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X8
[03/14 19:58:51   2837s] wireLenOptFixPriorityInst 1555 inst fixed
[03/14 19:58:51   2838s] 
[03/14 19:58:51   2838s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 19:58:51   2838s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 19:58:51   2838s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1306.4MB) @(0:47:18 - 0:47:19).
[03/14 19:58:51   2838s] Move report: Detail placement moves 2363 insts, mean move: 0.43 um, max move: 3.68 um
[03/14 19:58:51   2838s] 	Max move on inst (FE_OCPC1412_FE_DBTN10_n_30120): (119.32, 36.26) --> (121.60, 34.86)
[03/14 19:58:51   2838s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1306.4MB
[03/14 19:58:51   2838s] Statistics of distance of Instance movement in refine placement:
[03/14 19:58:51   2838s]   maximum (X+Y) =         3.68 um
[03/14 19:58:51   2838s]   inst (FE_OCPC1412_FE_DBTN10_n_30120) with max move: (119.32, 36.26) -> (121.6, 34.86)
[03/14 19:58:51   2838s]   mean    (X+Y) =         0.43 um
[03/14 19:58:51   2838s] Summary Report:
[03/14 19:58:51   2838s] Instances move: 2363 (out of 13257 movable)
[03/14 19:58:51   2838s] Instances flipped: 0
[03/14 19:58:51   2838s] Mean displacement: 0.43 um
[03/14 19:58:51   2838s] Max displacement: 3.68 um (Instance: FE_OCPC1412_FE_DBTN10_n_30120) (119.32, 36.26) -> (121.6, 34.86)
[03/14 19:58:51   2838s] 	Length: 9 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X8
[03/14 19:58:51   2838s] Total instances moved : 2363
[03/14 19:58:51   2838s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.970, REAL:1.000, MEM:1306.4M
[03/14 19:58:51   2838s] Total net bbox length = 1.395e+05 (5.986e+04 7.965e+04) (ext = 6.381e+03)
[03/14 19:58:51   2838s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1306.4MB
[03/14 19:58:51   2838s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1306.4MB) @(0:47:18 - 0:47:19).
[03/14 19:58:51   2838s] *** Finished place_detail (0:47:19 mem=1306.4M) ***
[03/14 19:58:51   2838s] OPERPROF: Finished RefinePlace at level 1, CPU:1.080, REAL:1.110, MEM:1306.4M
[03/14 19:58:51   2838s] *** maximum move = 3.68 um ***
[03/14 19:58:51   2838s] *** Finished re-routing un-routed nets (1306.4M) ***
[03/14 19:58:51   2838s] OPERPROF: Starting DPlace-Init at level 1, MEM:1306.4M
[03/14 19:58:51   2838s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1306.4M
[03/14 19:58:52   2838s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1306.4M
[03/14 19:58:52   2838s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:1306.4M
[03/14 19:58:52   2839s] 
[03/14 19:58:52   2839s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1306.4M) ***
[03/14 19:58:52   2839s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.6
[03/14 19:58:52   2839s] ** GigaOpt Optimizer WNS Slack -0.243 TNS Slack -237.649 Density 81.01
[03/14 19:58:52   2839s] **** Begin NDR-Layer Usage Statistics ****
[03/14 19:58:52   2839s] Layer 3 has 26 constrained nets 
[03/14 19:58:52   2839s] Layer 4 has 145 constrained nets 
[03/14 19:58:52   2839s] Layer 7 has 43 constrained nets 
[03/14 19:58:52   2839s] Layer 9 has 16 constrained nets 
[03/14 19:58:52   2839s] **** End NDR-Layer Usage Statistics ****
[03/14 19:58:52   2839s] 
[03/14 19:58:52   2839s] *** Finish post-CTS Setup Fixing (cpu=0:06:17 real=0:06:22 mem=[03/14 19:58:52   2839s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25911.4
1306.4M) ***
[03/14 19:58:52   2839s] 
[03/14 19:58:52   2839s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.10
[03/14 19:58:52   2839s] *** SetupOpt [finish] : cpu/real = 0:06:23.6/0:06:29.4 (1.0), totSession cpu/real = 0:47:19.2/0:56:18.2 (0.8), mem = 1271.4M
[03/14 19:58:52   2839s] End: GigaOpt Optimization in TNS mode
[03/14 19:58:52   2839s] Deleting Lib Analyzer.
[03/14 19:58:52   2839s] Begin: GigaOpt Optimization in WNS mode
[03/14 19:58:52   2839s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/14 19:58:52   2839s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/14 19:58:52   2839s] Info: 26 nets with fixed/cover wires excluded.
[03/14 19:58:52   2839s] Info: 26 clock nets excluded from IPO operation.
[03/14 19:58:52   2839s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.11
[03/14 19:58:52   2839s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:47:19.5/0:56:18.4 (0.8), mem = 1190.0M
[03/14 19:58:52   2839s] PhyDesignGrid: maxLocalDensity 1.00
[03/14 19:58:52   2839s] ### Creating PhyDesignMc. totSessionCpu=0:47:19 mem=1190.0M
[03/14 19:58:52   2839s] OPERPROF: Starting DPlace-Init at level 1, MEM:1190.0M
[03/14 19:58:52   2839s] #spOpts: N=45 mergeVia=F 
[03/14 19:58:52   2839s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1190.0M
[03/14 19:58:52   2839s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1190.0M
[03/14 19:58:52   2839s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1190.0MB).
[03/14 19:58:52   2839s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:1190.0M
[03/14 19:58:52   2839s] ### Creating PhyDesignMc, finished. totSessionCpu=0:47:20 mem=1190.0M
[03/14 19:58:52   2839s] 
[03/14 19:58:52   2839s] Creating Lib Analyzer ...
[03/14 19:58:53   2839s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 19:58:53   2839s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 19:58:53   2839s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 19:58:53   2839s] 
[03/14 19:58:53   2840s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:47:20 mem=1190.0M
[03/14 19:58:53   2840s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:47:20 mem=1190.0M
[03/14 19:58:53   2840s] Creating Lib Analyzer, finished. 
[03/14 19:58:53   2840s] 
[03/14 19:58:53   2840s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[03/14 19:58:53   2840s] ### Creating LA Mngr. totSessionCpu=0:47:20 mem=1190.0M
[03/14 19:58:53   2840s] ### Creating LA Mngr, finished. totSessionCpu=0:47:20 mem=1190.0M
[03/14 19:58:56   2843s] *info: 26 clock nets excluded
[03/14 19:58:56   2843s] *info: 2 special nets excluded.
[03/14 19:58:57   2843s] *info: 173 no-driver nets excluded.
[03/14 19:58:57   2843s] *info: 26 nets with fixed/cover wires excluded.
[03/14 19:58:58   2844s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25911.5
[03/14 19:58:58   2844s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[03/14 19:58:58   2845s] ** GigaOpt Optimizer WNS Slack -0.243 TNS Slack -237.649 Density 81.01
[03/14 19:58:58   2845s] Optimizer WNS Pass 0
[03/14 19:58:58   2845s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.243ns TNS -237.648ns; HEPG WNS -0.243ns TNS -237.648ns; all paths WNS -0.243ns TNS -237.648ns; Real time 0:07:52
[03/14 19:58:58   2845s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1209.1M
[03/14 19:58:58   2845s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1209.1M
[03/14 19:58:58   2845s] Active Path Group: reg2reg  
[03/14 19:58:58   2845s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:58:58   2845s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 19:58:58   2845s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 19:58:58   2845s] |  -0.243|   -0.243|-237.649| -237.649|    81.01%|   0:00:00.0| 1225.1M|default_emulate_view|  reg2reg| reg_next_pc_reg[29]/D                       |
[03/14 20:00:05   2911s] |  -0.236|   -0.236|-238.042| -238.042|    81.22%|   0:01:07.0| 1304.4M|default_emulate_view|  reg2reg| reg_next_pc_reg[28]/D                       |
[03/14 20:00:12   2917s] Starting generalSmallTnsOpt
[03/14 20:00:12   2917s] Ending generalSmallTnsOpt End
[03/14 20:00:12   2917s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:00:12   2917s]  
[03/14 20:00:12   2917s] **INFO: Starting Blocking QThread with 1 CPU
[03/14 20:00:12   2917s]    ____________________________________________________________________
[03/14 20:00:12   2917s] __/ message from Blocking QThread
[03/14 20:00:12   2918s] *** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[03/14 20:00:12   2917s] *** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[03/14 20:00:12   2918s] #################################################################################
[03/14 20:00:12   2917s] #################################################################################
[03/14 20:00:12   2917s] # Design Stage: PreRoute
[03/14 20:00:12   2917s] # Design Name: picorv32
[03/14 20:00:12   2917s] # Design Mode: 45nm
[03/14 20:00:12   2917s] # Analysis Mode: MMMC Non-OCV 
[03/14 20:00:12   2917s] # Parasitics Mode: No SPEF/RCDB
[03/14 20:00:12   2918s] # Design Stage: PreRoute
[03/14 20:00:12   2918s] # Design Name: picorv32
[03/14 20:00:12   2918s] # Design Mode: 45nm
[03/14 20:00:12   2918s] # Analysis Mode: MMMC Non-OCV 
[03/14 20:00:12   2918s] # Parasitics Mode: No SPEF/RCDB
[03/14 20:00:12   2917s] # Signoff Settings: SI Off 
[03/14 20:00:12   2918s] # Signoff Settings: SI Off 
[03/14 20:00:12   2918s] #################################################################################
[03/14 20:00:12   2917s] #################################################################################
[03/14 20:00:12   2917s] AAE_INFO: 1 threads acquired from CTE.
[03/14 20:00:13   2918s] AAE_INFO: 1 threads acquired from CTE.
[03/14 20:00:12   2917s] Calculate delays in Single mode...
[03/14 20:00:13   2918s] Calculate delays in Single mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/14 20:00:12   2917s] S[03/14 20:00:13   2918s] Start delay calculation (fullDC) (1 T). (MEM=0)
tart delay calculation (fullDC) (1 T). (MEM=0)
[03/14 20:00:12   2917s] End AAE Lib Interpolated Model. (MEM=0.429688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 20:00:12   2917s] Total number of fetched objects 14910
[03/14 20:00:12   2917s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 20:00:18   2918s] Total number of fetched objects 14910
[03/14 20:00:18   2918s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 20:00:12   2917s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 20:00:12   2917s] End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:03.0)
[03/14 20:00:18   2918s] End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:03.0)
[03/14 20:00:12   2917s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
[03/14 20:00:18   2918s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
[03/14 20:00:12   2917s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 0.0M) ***
[03/14 20:00:12   2917s] Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
[03/14 20:00:19   2918s] Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
[03/14 20:00:12   2917s] *** QThread Job [finish] : cpu/real = 0:00:06.8/0:00:06.9 (1.0), mem = 0.0M
[03/14 20:00:19   2918s] *** QThread Job [finish] : cpu/real = 0:00:06.8/0:00:06.9 (1.0), mem = 0.0M
 
_______________________________________________________________________
skewClock has inserted FE_USKC37211_CTS_19 (CLKBUF_X1)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37212_CTS_19 (CLKBUF_X1)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37213_CTS_19 (CLKBUF_X1)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37214_CTS_19 (CLKBUF_X1)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37215_CTS_3 (CLKBUF_X1)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37216_CTS_3 (CLKBUF_X1)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37217_CTS_19 (CLKBUF_X1)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37218_CTS_7 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37219_CTS_16 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37220_CTS_11 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37221_CTS_8 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37222_CTS_5 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37223_CTS_13 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37224_CTS_10 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37225_CTS_9 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37226_CTS_12 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37227_CTS_22 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37228_CTS_17 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37229_CTS_15 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock has inserted FE_USKC37230_CTS_6 (CLKBUF_X3)
[03/14 20:00:23   2928s] skewClock sized 0 and inserted 20 insts
[03/14 20:00:24   2928s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:00:24   2928s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 20:00:24   2928s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:00:35   2939s] |  -0.230|   -0.230|-216.946| -216.946|    81.34%|   0:00:30.0| 1323.5M|default_emulate_view|  reg2reg| reg_next_pc_reg[30]/D                       |
[03/14 20:00:43   2947s] |  -0.230|   -0.230|-216.908| -216.908|    81.37%|   0:00:08.0| 1361.7M|default_emulate_view|  reg2reg| reg_next_pc_reg[21]/D                       |
[03/14 20:00:50   2954s] |  -0.229|   -0.229|-216.961| -216.961|    81.37%|   0:00:07.0| 1361.7M|default_emulate_view|  reg2reg| reg_next_pc_reg[21]/D                       |
[03/14 20:01:02   2966s] Starting generalSmallTnsOpt
[03/14 20:01:02   2966s] Ending generalSmallTnsOpt End
[03/14 20:01:02   2966s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37235_CTS_3 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37236_CTS_3 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37237_CTS_19 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37238_CTS_3 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37239_CTS_3 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37240_CTS_14 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37241_CTS_7 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37242_CTS_7 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37243_CTS_11 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37244_CTS_16 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37245_CTS_16 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37246_CTS_11 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37247_CTS_10 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37248_CTS_13 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37249_CTS_5 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37250_CTS_8 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37251_CTS_8 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37252_CTS_5 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37253_CTS_13 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37254_CTS_10 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37255_CTS_12 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37256_CTS_9 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37257_CTS_9 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37258_CTS_12 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37259_CTS_15 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37260_CTS_17 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37261_CTS_22 (CLKBUF_X1)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37262_CTS_22 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37263_CTS_17 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock has inserted FE_USKC37264_CTS_15 (CLKBUF_X3)
[03/14 20:01:07   2971s] skewClock sized 0 and inserted 30 insts
[03/14 20:01:08   2972s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:01:08   2972s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 20:01:08   2972s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:01:13   2977s] |  -0.228|   -0.228|-176.177| -176.177|    81.60%|   0:00:23.0| 1347.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:01:17   2981s] |  -0.226|   -0.226|-176.968| -176.968|    81.66%|   0:00:04.0| 1347.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:01:20   2984s] Starting generalSmallTnsOpt
[03/14 20:01:20   2984s] Ending generalSmallTnsOpt End
[03/14 20:01:20   2984s] |  -0.226|   -0.226|-177.704| -177.704|    81.73%|   0:00:03.0| 1328.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:01:21   2985s] |  -0.226|   -0.226|-177.720| -177.720|    81.74%|   0:00:01.0| 1328.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:01:21   2985s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:01:21   2985s] 
[03/14 20:01:21   2985s] *** Finish Core Optimize Step (cpu=0:02:20 real=0:02:23 mem=1328.6M) ***
[03/14 20:01:21   2985s] 
[03/14 20:01:21   2985s] *** Finished Optimize Step Cumulative (cpu=0:02:20 real=0:02:23 mem=1328.6M) ***
[03/14 20:01:21   2985s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.226ns TNS -177.720ns; HEPG WNS -0.226ns TNS -177.720ns; all paths WNS -0.226ns TNS -177.720ns; Real time 0:10:15
[03/14 20:01:21   2985s] ** GigaOpt Optimizer WNS Slack -0.226 TNS Slack -177.720 Density 81.74
[03/14 20:01:21   2985s] Placement Snapshot: Density distribution:
[03/14 20:01:21   2985s] [1.00 -  +++]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.95 - 1.00]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.90 - 0.95]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.85 - 0.90]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.80 - 0.85]: 1 (0.69%)
[03/14 20:01:21   2985s] [0.75 - 0.80]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.70 - 0.75]: 1 (0.69%)
[03/14 20:01:21   2985s] [0.65 - 0.70]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.60 - 0.65]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.55 - 0.60]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.50 - 0.55]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.45 - 0.50]: 3 (2.08%)
[03/14 20:01:21   2985s] [0.40 - 0.45]: 4 (2.78%)
[03/14 20:01:21   2985s] [0.35 - 0.40]: 4 (2.78%)
[03/14 20:01:21   2985s] [0.30 - 0.35]: 11 (7.64%)
[03/14 20:01:21   2985s] [0.25 - 0.30]: 26 (18.06%)
[03/14 20:01:21   2985s] [0.20 - 0.25]: 48 (33.33%)
[03/14 20:01:21   2985s] [0.15 - 0.20]: 35 (24.31%)
[03/14 20:01:21   2985s] [0.10 - 0.15]: 8 (5.56%)
[03/14 20:01:21   2985s] [0.05 - 0.10]: 0 (0.00%)
[03/14 20:01:21   2985s] [0.00 - 0.05]: 3 (2.08%)
[03/14 20:01:21   2985s] Begin: Area Reclaim Optimization
[03/14 20:01:21   2985s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:49:45.4/0:58:47.3 (0.8), mem = 1328.6M
[03/14 20:01:21   2985s] Usable buffer cells for single buffer setup transform:
[03/14 20:01:21   2985s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[03/14 20:01:21   2985s] Number of usable buffer cells above: 9
[03/14 20:01:21   2985s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1328.6M
[03/14 20:01:21   2985s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1328.6M
[03/14 20:01:22   2985s] Reclaim Optimization WNS Slack -0.226  TNS Slack -177.720 Density 81.74
[03/14 20:01:22   2985s] +----------+---------+--------+--------+------------+--------+
[03/14 20:01:22   2985s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 20:01:22   2985s] +----------+---------+--------+--------+------------+--------+
[03/14 20:01:22   2985s] |    81.74%|        -|  -0.226|-177.720|   0:00:00.0| 1328.6M|
[03/14 20:01:22   2986s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 20:01:26   2989s] |    81.56%|       43|  -0.226|-175.814|   0:00:04.0| 1328.6M|
[03/14 20:01:30   2994s] |    80.68%|      436|  -0.225|-176.790|   0:00:04.0| 1328.6M|
[03/14 20:01:31   2994s] |    80.68%|        0|  -0.225|-176.790|   0:00:01.0| 1328.6M|
[03/14 20:01:31   2994s] 
[03/14 20:01:31   2994s] ** Summary: Restruct = 0 Buffer Deletion = 34 Declone = 10 Resize = 336 **
[03/14 20:01:31   2994s] +----------+---------+--------+--------+------------+--------+
[03/14 20:01:31   2994s] Reclaim Optimization End WNS Slack -0.225  TNS Slack -176.790 Density 80.68
[03/14 20:01:31   2994s] --------------------------------------------------------------
[03/14 20:01:31   2994s] |                                   | Total     | Sequential |
[03/14 20:01:31   2994s] --------------------------------------------------------------
[03/14 20:01:31   2994s] | Num insts resized                 |     336  |       0    |
[03/14 20:01:31   2994s] | Num insts undone                  |     100  |       0    |
[03/14 20:01:31   2994s] | Num insts Downsized               |     336  |       0    |
[03/14 20:01:31   2994s] | Num insts Samesized               |       0  |       0    |
[03/14 20:01:31   2994s] | Num insts Upsized                 |       0  |       0    |
[03/14 20:01:31   2994s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 20:01:31   2994s] --------------------------------------------------------------
[03/14 20:01:31   2994s] **** Begin NDR-Layer Usage Statistics ****
[03/14 20:01:31   2994s] Layer 3 has 76 constrained nets 
[03/14 20:01:31   2994s] Layer 4 has 152 constrained nets 
[03/14 20:01:31   2994s] Layer 7 has 43 constrained nets 
[03/14 20:01:31   2994s] Layer 9 has 16 constrained nets 
[03/14 20:01:31   2994s] **** End NDR-Layer Usage Statistics ****
[03/14 20:01:31   2994s] End: Core Area Reclaim Optimization (cpu = 0:00:09.4) (real = 0:00:10.0) **
[03/14 20:01:31   2994s] *** AreaOpt [finish] : cpu/real = 0:00:09.4/0:00:09.5 (1.0), totSession cpu/real = 0:49:54.7/0:58:56.8 (0.8), mem = 1328.6M
[03/14 20:01:31   2994s] Placement Snapshot: Density distribution:
[03/14 20:01:31   2994s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=1309.48M, totSessionCpu=0:49:55).
[03/14 20:01:31   2994s] [1.00 -  +++]: 0 (0.00%)
[03/14 20:01:31   2994s] [0.95 - 1.00]: 0 (0.00%)
[03/14 20:01:31   2994s] [0.90 - 0.95]: 0 (0.00%)
[03/14 20:01:31   2994s] [0.85 - 0.90]: 0 (0.00%)
[03/14 20:01:31   2994s] [0.80 - 0.85]: 1 (0.69%)
[03/14 20:01:31   2994s] [0.75 - 0.80]: 0 (0.00%)
[03/14 20:01:31   2994s] [0.70 - 0.75]: 1 (0.69%)
[03/14 20:01:31   2994s] [0.65 - 0.70]: 0 (0.00%)
[03/14 20:01:31   2994s] [0.60 - 0.65]: 0 (0.00%)
[03/14 20:01:31   2994s] [0.55 - 0.60]: 0 (0.00%)
[03/14 20:01:31   2994s] [0.50 - 0.55]: 0 (0.00%)
[03/14 20:01:31   2994s] [0.45 - 0.50]: 3 (2.08%)
[03/14 20:01:31   2994s] [0.40 - 0.45]: 4 (2.78%)
[03/14 20:01:31   2994s] [0.35 - 0.40]: 7 (4.86%)
[03/14 20:01:31   2994s] [0.30 - 0.35]: 10 (6.94%)
[03/14 20:01:31   2994s] [0.25 - 0.30]: 33 (22.92%)
[03/14 20:01:31   2994s] [0.20 - 0.25]: 55 (38.19%)
[03/14 20:01:31   2994s] [0.15 - 0.20]: 23 (15.97%)
[03/14 20:01:31   2994s] [0.10 - 0.15]: 4 (2.78%)
[03/14 20:01:31   2994s] [0.05 - 0.10]: 2 (1.39%)
[03/14 20:01:31   2994s] [0.00 - 0.05]: 1 (0.69%)
[03/14 20:01:31   2994s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.7
[03/14 20:01:31   2995s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.058, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.110, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.110, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF: Starting RefinePlace at level 1, MEM:1309.5M
[03/14 20:01:31   2995s] *** Starting place_detail (0:49:55 mem=1309.5M) ***
[03/14 20:01:31   2995s] Total net bbox length = 1.403e+05 (6.023e+04 8.007e+04) (ext = 6.453e+03)
[03/14 20:01:31   2995s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:01:31   2995s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:1309.5M
[03/14 20:01:31   2995s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:01:31   2995s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1309.5M
[03/14 20:01:31   2995s] default core: bins with density > 0.750 = 81.25 % ( 117 / 144 )
[03/14 20:01:31   2995s] RPlace IncrNP: Rollback Lev = -3
[03/14 20:01:31   2995s] RPlace: Density =1.037838, incremental np is triggered.
[03/14 20:01:31   2995s] Density distribution unevenness ratio = 3.516%
[03/14 20:01:31   2995s] OPERPROF:     Starting spMPad at level 3, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:       Starting spContextMPad at level 4, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1309.5M
[03/14 20:01:31   2995s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.007, MEM:1309.5M
[03/14 20:01:31   2995s] nrCritNet: 1.87% ( 281 / 15016 ) cutoffSlk: -232.3ps stdDelay: 10.1ps
[03/14 20:01:31   2995s] OPERPROF:     Starting npMain at level 3, MEM:1309.5M
[03/14 20:01:32   2995s] limitMaxMove -1, priorityInstMaxMove 7
[03/14 20:01:32   2995s] SP #FI/SF FL/PI 25/11655 1597/148
[03/14 20:01:32   2995s] OPERPROF:       Starting npPlace at level 4, MEM:1309.5M
[03/14 20:01:32   2995s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 20:01:32   2995s] No instances found in the vector
[03/14 20:01:32   2995s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1309.5M, DRC: 0)
[03/14 20:01:32   2995s] 0 (out of 0) MH cells were successfully legalized.
[03/14 20:01:33   2997s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 20:01:33   2997s] No instances found in the vector
[03/14 20:01:33   2997s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1309.5M, DRC: 0)
[03/14 20:01:33   2997s] 0 (out of 0) MH cells were successfully legalized.
[03/14 20:01:34   2998s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 20:01:34   2998s] No instances found in the vector
[03/14 20:01:34   2998s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1309.5M, DRC: 0)
[03/14 20:01:34   2998s] 0 (out of 0) MH cells were successfully legalized.
[03/14 20:01:35   2998s] OPERPROF:       Finished npPlace at level 4, CPU:2.910, REAL:3.018, MEM:1309.5M
[03/14 20:01:35   2998s] OPERPROF:     Finished npMain at level 3, CPU:3.430, REAL:3.556, MEM:1309.5M
[03/14 20:01:35   2998s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1309.5M
[03/14 20:01:35   2998s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1309.5M
[03/14 20:01:35   2998s] default core: bins with density > 0.750 = 81.94 % ( 118 / 144 )
[03/14 20:01:35   2998s] Density distribution unevenness ratio = 3.311%
[03/14 20:01:35   2998s] RPlace postIncrNP: Density = 1.037838 -> 0.939189.
[03/14 20:01:35   2998s] RPlace postIncrNP Info: Density distribution changes:
[03/14 20:01:35   2998s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 20:01:35   2998s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/14 20:01:35   2998s] [1.00 - 1.05] :	 3 (2.08%) -> 0 (0.00%)
[03/14 20:01:35   2998s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/14 20:01:35   2998s] [0.90 - 0.95] :	 6 (4.17%) -> 4 (2.78%)
[03/14 20:01:35   2998s] [0.85 - 0.90] :	 31 (21.53%) -> 42 (29.17%)
[03/14 20:01:35   2998s] [0.80 - 0.85] :	 47 (32.64%) -> 48 (33.33%)
[03/14 20:01:35   2998s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.7, real=0:00:04.0, mem=1309.5MB) @(0:49:55 - 0:49:59).
[03/14 20:01:35   2998s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.670, REAL:3.803, MEM:1309.5M
[03/14 20:01:35   2998s] Move report: incrNP moves 1709 insts, mean move: 3.22 um, max move: 53.11 um
[03/14 20:01:35   2998s] 	Max move on inst (FE_OCPC1169_n_21657): (84.55, 103.46) --> (116.66, 82.46)
[03/14 20:01:35   2998s] Move report: Timing Driven Placement moves 1709 insts, mean move: 3.22 um, max move: 53.11 um
[03/14 20:01:35   2998s] 	Max move on inst (FE_OCPC1169_n_21657): (84.55, 103.46) --> (116.66, 82.46)
[03/14 20:01:35   2998s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1309.5MB
[03/14 20:01:35   2998s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1309.5M
[03/14 20:01:35   2998s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1309.5M
[03/14 20:01:35   2998s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1309.5M
[03/14 20:01:35   2998s] Starting refinePlace ...
[03/14 20:01:35   2999s] ** Cut row section cpu time 0:00:00.0.
[03/14 20:01:35   2999s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 20:01:35   2999s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1309.5MB) @(0:49:59 - 0:49:59).
[03/14 20:01:35   2999s] Move report: preRPlace moves 1835 insts, mean move: 0.40 um, max move: 2.73 um
[03/14 20:01:35   2999s] 	Max move on inst (g157658__5953): (57.95, 27.86) --> (59.28, 29.26)
[03/14 20:01:35   2999s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[03/14 20:01:35   2999s] Move report: Detail placement moves 1835 insts, mean move: 0.40 um, max move: 2.73 um
[03/14 20:01:35   2999s] 	Max move on inst (g157658__5953): (57.95, 27.86) --> (59.28, 29.26)
[03/14 20:01:35   2999s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1309.5MB
[03/14 20:01:35   2999s] Statistics of distance of Instance movement in refine placement:
[03/14 20:01:35   2999s]   maximum (X+Y) =        53.11 um
[03/14 20:01:35   2999s]   inst (FE_OCPC1169_n_21657) with max move: (84.55, 103.46) -> (116.66, 82.46)
[03/14 20:01:35   2999s]   mean    (X+Y) =         2.18 um
[03/14 20:01:35   2999s] Total instances flipped for legalization: 27
[03/14 20:01:35   2999s] Total instances moved : 2757
[03/14 20:01:35   2999s] Summary Report:
[03/14 20:01:35   2999s] Instances move: 2757 (out of 13400 movable)
[03/14 20:01:35   2999s] Instances flipped: 27
[03/14 20:01:35   2999s] Mean displacement: 2.18 um
[03/14 20:01:35   2999s] Max displacement: 53.11 um (Instance: FE_OCPC1169_n_21657) (84.55, 103.46) -> (116.66, 82.46)
[03/14 20:01:35   2999s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
[03/14 20:01:35   2999s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.400, REAL:0.403, MEM:1309.5M
[03/14 20:01:35   2999s] Total net bbox length = 1.407e+05 (6.078e+04 7.994e+04) (ext = 6.438e+03)
[03/14 20:01:35   2999s] Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 1309.5MB
[03/14 20:01:35   2999s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:04.0, mem=1309.5MB) @(0:49:55 - 0:49:59).
[03/14 20:01:35   2999s] *** Finished place_detail (0:49:59 mem=1309.5M) ***
[03/14 20:01:35   2999s] OPERPROF: Finished RefinePlace at level 1, CPU:4.230, REAL:4.352, MEM:1309.5M
[03/14 20:01:36   2999s] *** maximum move = 53.11 um ***
[03/14 20:01:36   2999s] *** Finished re-routing un-routed nets (1309.5M) ***
[03/14 20:01:36   2999s] OPERPROF: Starting DPlace-Init at level 1, MEM:1309.5M
[03/14 20:01:36   2999s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1309.5M
[03/14 20:01:36   2999s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:1309.5M
[03/14 20:01:36   2999s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.086, MEM:1309.5M
[03/14 20:01:36   3000s] 
[03/14 20:01:36   3000s] *** Finish Physical Update (cpu=0:00:05.3 real=0:00:05.0 mem=1309.5M) ***
[03/14 20:01:36   3000s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.7
[03/14 20:01:36   3000s] ** GigaOpt Optimizer WNS Slack -0.225 TNS Slack -176.467 Density 81.24
[03/14 20:01:36   3000s] Optimizer WNS Pass 1
[03/14 20:01:36   3000s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.225ns TNS -176.467ns; HEPG WNS -0.225ns TNS -176.467ns; all paths WNS -0.225ns TNS -176.467ns; Real time 0:10:30
[03/14 20:01:36   3000s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1309.5M
[03/14 20:01:36   3000s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1309.5M
[03/14 20:01:36   3000s] Active Path Group: reg2reg  
[03/14 20:01:37   3000s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:01:37   3000s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 20:01:37   3000s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:01:37   3000s] |  -0.225|   -0.225|-176.467| -176.467|    81.24%|   0:00:01.0| 1309.5M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:01:54   3018s] Starting generalSmallTnsOpt
[03/14 20:02:08   3031s] |  -0.226|   -0.226|-176.592| -176.592|    81.37%|   0:00:31.0| 1347.6M|default_emulate_view|  default| latched_branch_reg/QN                       |
[03/14 20:02:08   3031s] Ending generalSmallTnsOpt End
[03/14 20:02:08   3031s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37353_CTS_6 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37354_CTS_3 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37355_CTS_3 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37356_CTS_3 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37357_CTS_19 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37358_CTS_7 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37359_CTS_11 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37360_CTS_16 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37361_CTS_5 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock has inserted FE_USKC37362_CTS_8 (CLKBUF_X1)
[03/14 20:02:11   3034s] skewClock sized 0 and inserted 10 insts
[03/14 20:02:11   3034s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:02:11   3034s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 20:02:11   3034s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:02:11   3034s] |  -0.226|   -0.226|-167.293| -167.293|    81.37%|   0:00:03.0| 1347.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:02:13   3036s] |  -0.226|   -0.226|-167.297| -167.297|    81.38%|   0:00:02.0| 1347.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:02:13   3036s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:02:13   3036s] 
[03/14 20:02:13   3036s] *** Finish Core Optimize Step (cpu=0:00:35.8 real=0:00:37.0 mem=1347.6M) ***
[03/14 20:02:13   3036s] 
[03/14 20:02:13   3036s] *** Finished Optimize Step Cumulative (cpu=0:00:35.9 real=0:00:37.0 mem=1347.6M) ***
[03/14 20:02:13   3036s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.226ns TNS -167.297ns; HEPG WNS -0.226ns TNS -167.297ns; all paths WNS -0.226ns TNS -167.297ns; Real time 0:11:07
[03/14 20:02:13   3036s] ** GigaOpt Optimizer WNS Slack -0.226 TNS Slack -167.297 Density 81.38
[03/14 20:02:13   3036s] Placement Snapshot: Density distribution:
[03/14 20:02:13   3036s] [1.00 -  +++]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.95 - 1.00]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.90 - 0.95]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.85 - 0.90]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.80 - 0.85]: 1 (0.69%)
[03/14 20:02:13   3036s] [0.75 - 0.80]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.70 - 0.75]: 1 (0.69%)
[03/14 20:02:13   3036s] [0.65 - 0.70]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.60 - 0.65]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.55 - 0.60]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.50 - 0.55]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.45 - 0.50]: 3 (2.08%)
[03/14 20:02:13   3036s] [0.40 - 0.45]: 4 (2.78%)
[03/14 20:02:13   3036s] [0.35 - 0.40]: 7 (4.86%)
[03/14 20:02:13   3036s] [0.30 - 0.35]: 7 (4.86%)
[03/14 20:02:13   3036s] [0.25 - 0.30]: 28 (19.44%)
[03/14 20:02:13   3036s] [0.20 - 0.25]: 45 (31.25%)
[03/14 20:02:13   3036s] [0.15 - 0.20]: 44 (30.56%)
[03/14 20:02:13   3036s] [0.10 - 0.15]: 4 (2.78%)
[03/14 20:02:13   3036s] [0.05 - 0.10]: 0 (0.00%)
[03/14 20:02:13   3036s] [0.00 - 0.05]: 0 (0.00%)
[03/14 20:02:13   3036s] Begin: Area Reclaim Optimization
[03/14 20:02:13   3036s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:50:36.3/0:59:39.0 (0.8), mem = 1347.6M
[03/14 20:02:13   3036s] Usable buffer cells for single buffer setup transform:
[03/14 20:02:13   3036s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[03/14 20:02:13   3036s] Number of usable buffer cells above: 9
[03/14 20:02:13   3036s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1347.6M
[03/14 20:02:13   3036s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1347.6M
[03/14 20:02:13   3036s] Reclaim Optimization WNS Slack -0.226  TNS Slack -167.297 Density 81.38
[03/14 20:02:13   3036s] +----------+---------+--------+--------+------------+--------+
[03/14 20:02:13   3036s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 20:02:13   3036s] +----------+---------+--------+--------+------------+--------+
[03/14 20:02:13   3036s] |    81.38%|        -|  -0.226|-167.297|   0:00:00.0| 1347.6M|
[03/14 20:02:13   3036s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 20:02:17   3040s] |    81.27%|       25|  -0.226|-167.671|   0:00:04.0| 1347.6M|
[03/14 20:02:20   3043s] |    81.06%|      170|  -0.226|-167.836|   0:00:03.0| 1347.6M|
[03/14 20:02:20   3043s] |    81.06%|        0|  -0.226|-167.836|   0:00:00.0| 1347.6M|
[03/14 20:02:20   3043s] +----------+---------+--------+--------+----[03/14 20:02:20   3043s] 
[03/14 20:02:20   3043s] ** Summary: Restruct = 0 Buffer Deletion = 19 Declone = 8 Resize = 82 **
--------+--------+
[03/14 20:02:20   3043s] Reclaim Optimization End WNS Slack -0.226  TNS Slack -167.836 Density 81.06
[03/14 20:02:20   3043s] --------------------------------------------------------------
[03/14 20:02:20   3043s] |                                   | Total     | Sequential |
[03/14 20:02:20   3043s] --------------------------------------------------------------
[03/14 20:02:20   3043s] | Num insts resized                 |      82  |       0    |
[03/14 20:02:20   3043s] | Num insts undone                  |      88  |       0    |
[03/14 20:02:20   3043s] | Num insts Downsized               |      82  |       0    |
[03/14 20:02:20   3043s] | Num insts Samesized               |       0  |       0    |
[03/14 20:02:20   3043s] | Num insts Upsized                 |       0  |       0    |
[03/14 20:02:20   3043s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 20:02:20   3043s] --------------------------------------------------------------
[03/14 20:02:20   3043s] **** Begin NDR-Layer Usage Statistics ****
[03/14 20:02:20   3043s] Layer 3 has 86 constrained nets 
[03/14 20:02:20   3043s] Layer 4 has 152 constrained nets 
[03/14 20:02:20   3043s] Layer 7 has 43 constrained nets 
[03/14 20:02:20   3043s] Layer 9 has 16 constrained nets 
[03/14 20:02:20   3043s] **** End NDR-Layer Usage Statistics ****
[03/14 20:02:20   3043s] End: Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:07.0) **
[03/14 20:02:20   3043s] *** AreaOpt [finish] : cpu/real = 0:00:07.5/0:00:07.6 (1.0), totSession cpu/real = 0:50:43.8/0:59:46.6 (0.8), mem = 1347.6M
[03/14 20:02:20   3043s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1309.48M, totSessionCpu=0:50:44).
[03/14 20:02:20   3043s] Placement Snapshot: Density distribution:
[03/14 20:02:20   3043s] [1.00 -  +++]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.95 - 1.00]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.90 - 0.95]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.85 - 0.90]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.80 - 0.85]: 1 (0.69%)
[03/14 20:02:20   3043s] [0.75 - 0.80]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.70 - 0.75]: 1 (0.69%)
[03/14 20:02:20   3043s] [0.65 - 0.70]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.60 - 0.65]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.55 - 0.60]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.50 - 0.55]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.45 - 0.50]: 3 (2.08%)
[03/14 20:02:20   3043s] [0.40 - 0.45]: 5 (3.47%)
[03/14 20:02:20   3043s] [0.35 - 0.40]: 6 (4.17%)
[03/14 20:02:20   3043s] [0.30 - 0.35]: 7 (4.86%)
[03/14 20:02:20   3043s] [0.25 - 0.30]: 29 (20.14%)
[03/14 20:02:20   3043s] [0.20 - 0.25]: 49 (34.03%)
[03/14 20:02:20   3043s] [0.15 - 0.20]: 39 (27.08%)
[03/14 20:02:20   3043s] [0.10 - 0.15]: 4 (2.78%)
[03/14 20:02:20   3043s] [0.05 - 0.10]: 0 (0.00%)
[03/14 20:02:20   3043s] [0.00 - 0.05]: 0 (0.00%)
[03/14 20:02:20   3043s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.8
[03/14 20:02:21   3044s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.044, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.078, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.078, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF: Starting RefinePlace at level 1, MEM:1309.5M
[03/14 20:02:21   3044s] *** Starting place_detail (0:50:44 mem=1309.5M) ***
[03/14 20:02:21   3044s] Total net bbox length = 1.407e+05 (6.073e+04 7.996e+04) (ext = 6.434e+03)
[03/14 20:02:21   3044s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:02:21   3044s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1309.5M
[03/14 20:02:21   3044s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:02:21   3044s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.013, MEM:1309.5M
[03/14 20:02:21   3044s] default core: bins with density > 0.750 = 81.94 % ( 118 / 144 )
[03/14 20:02:21   3044s] RPlace IncrNP Skipped
[03/14 20:02:21   3044s] Density distribution unevenness ratio = 3.305%
[03/14 20:02:21   3044s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1309.5MB) @(0:50:44 - 0:50:44).
[03/14 20:02:21   3044s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.020, MEM:1309.5M
[03/14 20:02:21   3044s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:02:21   3044s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1309.5MB
[03/14 20:02:21   3044s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1309.5M
[03/14 20:02:21   3044s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1309.5M
[03/14 20:02:21   3044s] Starting refinePlace ...
[03/14 20:02:21   3044s] ** Cut row section cpu time 0:00:00.0.
[03/14 20:02:21   3044s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 20:02:21   3044s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1309.5MB) @(0:50:44 - 0:50:44).
[03/14 20:02:21   3044s] Move report: preRPlace moves 444 insts, mean move: 0.46 um, max move: 2.35 um
[03/14 20:02:21   3044s] 	Max move on inst (g171657): (4.18, 107.66) --> (5.13, 106.26)
[03/14 20:02:21   3044s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X2
[03/14 20:02:21   3044s] wireLenOptFixPriorityInst 1555 inst fixed
[03/14 20:02:21   3044s] 
[03/14 20:02:21   3044s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 20:02:22   3045s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:02:22   3045s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1309.5MB) @(0:50:44 - 0:50:45).
[03/14 20:02:22   3045s] Move report: Detail placement moves 444 insts, mean move: 0.46 um, max move: 2.35 um
[03/14 20:02:22   3045s] 	Max move on inst (g171657): (4.18, 107.66) --> (5.13, 106.26)
[03/14 20:02:22   3045s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1309.5MB
[03/14 20:02:22   3045s] Statistics of distance of Instance movement in refine placement:
[03/14 20:02:22   3045s]   maximum (X+Y) =         2.35 um
[03/14 20:02:22   3045s]   inst (g171657) with max move: (4.18, 107.66) -> (5.13, 106.26)
[03/14 20:02:22   3045s]   mean    (X+Y) =         0.46 um
[03/14 20:02:22   3045s] Total instances flipped for legalization: 876
[03/14 20:02:22   3045s] Total instances moved : 444
[03/14 20:02:22   3045s] Summary Report:
[03/14 20:02:22   3045s] Instances move: 444 (out of 13393 movable)
[03/14 20:02:22   3045s] Instances flipped: 876
[03/14 20:02:22   3045s] Mean displacement: 0.46 um
[03/14 20:02:22   3045s] Max displacement: 2.35 um (Instance: g171657) (4.18, 107.66) -> (5.13, 106.26)
[03/14 20:02:22   3045s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X2
[03/14 20:02:22   3045s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.940, REAL:0.942, MEM:1309.5M
[03/14 20:02:22   3045s] Total net bbox length = 1.408e+05 (6.080e+04 7.999e+04) (ext = 6.437e+03)
[03/14 20:02:22   3045s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1309.5MB
[03/14 20:02:22   3045s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1309.5MB) @(0:50:44 - 0:50:45).
[03/14 20:02:22   3045s] *** Finished place_detail (0:50:45 mem=1309.5M) ***
[03/14 20:02:22   3045s] OPERPROF: Finished RefinePlace at level 1, CPU:1.040, REAL:1.056, MEM:1309.5M
[03/14 20:02:22   3045s] *** maximum move = 2.35 um ***
[03/14 20:02:22   3045s] *** Finished re-routing un-routed nets (1309.5M) ***
[03/14 20:02:22   3045s] OPERPROF: Starting DPlace-Init at level 1, MEM:1309.5M
[03/14 20:02:22   3045s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1309.5M
[03/14 20:02:22   3045s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.041, MEM:1309.5M
[03/14 20:02:22   3045s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.077, MEM:1309.5M
[03/14 20:02:22   3045s] 
[03/14 20:02:22   3045s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1309.5M) ***
[03/14 20:02:22   3045s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.8
[03/14 20:02:22   3045s] ** GigaOpt Optimizer WNS Slack -0.226 TNS Slack -167.850 Density 81.10
[03/14 20:02:22   3045s] **** Begin NDR-Layer Usage Statistics ****
[03/14 20:02:22   3045s] Layer 3 has 86 constrained nets 
[03/14 20:02:22   3045s] Layer 4 has 152 constrained nets 
[03/14 20:02:22   3045s] Layer 7 has 43 constrained nets 
[03/14 20:02:22   3045s] Layer 9 has 16 constrained nets 
[03/14 20:02:22   3045s] **** End NDR-Layer Usage Statistics ****
[03/14 20:02:22   3045s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25911.5
[03/14 20:02:22   3045s] 
[03/14 20:02:22   3045s] *** Finish post-CTS Setup Fixing (cpu=0:03:21 real=0:03:24 mem=1309.5M) ***
[03/14 20:02:22   3045s] 
[03/14 20:02:22   3045s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.11
[03/14 20:02:22   3045s] *** SetupOpt [finish] : cpu/real = 0:03:26.3/0:03:30.2 (1.0), totSession cpu/real = 0:50:45.8/0:59:48.7 (0.8), mem = 1274.4M
[03/14 20:02:22   3045s] End: GigaOpt Optimization in WNS mode
[03/14 20:02:22   3045s] Deleting Lib Analyzer.
[03/14 20:02:23   3045s] Begin: GigaOpt Optimization in TNS mode
[03/14 20:02:23   3045s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/14 20:02:23   3045s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/14 20:02:23   3045s] Info: 26 nets with fixed/cover wires excluded.
[03/14 20:02:23   3045s] Info: 86 clock nets excluded from IPO operation.
[03/14 20:02:23   3045s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.12
[03/14 20:02:23   3045s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:50:46.0/0:59:48.8 (0.8), mem = 1188.4M
[03/14 20:02:23   3045s] PhyDesignGrid: maxLocalDensity 0.95
[03/14 20:02:23   3045s] ### Creating PhyDesignMc. totSessionCpu=0:50:46 mem=1188.4M
[03/14 20:02:23   3045s] OPERPROF: Starting DPlace-Init at level 1, MEM:1188.4M
[03/14 20:02:23   3045s] #spOpts: N=45 mergeVia=F 
[03/14 20:02:23   3046s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1188.4M
[03/14 20:02:23   3046s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1188.4M
[03/14 20:02:23   3046s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1188.4MB).
[03/14 20:02:23   3046s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.071, MEM:1188.4M
[03/14 20:02:23   3046s] ### Creating PhyDesignMc, finished. totSessionCpu=0:50:46 mem=1188.4M
[03/14 20:02:23   3046s] 
[03/14 20:02:23   3046s] Creating Lib Analyzer ...
[03/14 20:02:23   3046s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[03/14 20:02:23   3046s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[03/14 20:02:23   3046s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 20:02:23   3046s] 
[03/14 20:02:23   3046s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:50:47 mem=1190.4M
[03/14 20:02:23   3046s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:50:47 mem=1190.4M
[03/14 20:02:23   3046s] Creating Lib Analyzer, finished. 
[03/14 20:02:23   3046s] 
[03/14 20:02:23   3046s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[03/14 20:02:23   3046s] ### Creating LA Mngr. totSessionCpu=0:50:47 mem=1190.4M
[03/14 20:02:23   3046s] ### Creating LA Mngr, finished. totSessionCpu=0:50:47 mem=1190.4M
[03/14 20:02:27   3050s] *info: 86 clock nets excluded
[03/14 20:02:27   3050s] *info: 2 special nets excluded.
[03/14 20:02:27   3050s] *info: 173 no-driver nets excluded.
[03/14 20:02:27   3050s] *info: 26 nets with fixed/cover wires excluded.
[03/14 20:02:28   3051s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25911.6
[03/14 20:02:28   3051s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[03/14 20:02:28   3051s] ** GigaOpt Optimizer WNS Slack -0.226 TNS Slack -167.850 Density 81.10
[03/14 20:02:28   3051s] Optimizer TNS Opt
[03/14 20:02:28   3051s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.226ns TNS -167.849ns; HEPG WNS -0.226ns TNS -167.849ns; all paths WNS -0.226ns TNS -167.849ns; Real time 0:11:22
[03/14 20:02:28   3051s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1209.5M
[03/14 20:02:28   3051s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1209.5M
[03/14 20:02:28   3051s] Active Path Group: reg2reg  
[03/14 20:02:29   3051s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:02:29   3051s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 20:02:29   3051s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:02:29   3051s] |  -0.226|   -0.226|-167.850| -167.850|    81.10%|   0:00:01.0| 1225.5M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:03:44   3126s] |  -0.226|   -0.226|-166.751| -166.751|    81.40%|   0:01:15.0| 1285.8M|default_emulate_view|  reg2reg| alu_out_q_reg[25]/D                         |
[03/14 20:03:45   3127s] |  -0.226|   -0.226|-166.745| -166.745|    81.41%|   0:00:01.0| 1285.8M|default_emulate_view|  reg2reg| alu_out_q_reg[25]/D                         |
[03/14 20:04:02   3144s] |  -0.226|   -0.226|-165.831| -165.831|    81.51%|   0:00:17.0| 1304.9M|default_emulate_view|  reg2reg| alu_out_q_reg[25]/D                         |
[03/14 20:04:59   3200s] |  -0.226|   -0.226|-165.695| -165.695|    81.71%|   0:00:57.0| 1304.9M|default_emulate_view|  reg2reg| reg_op1_reg[15]/D                           |
[03/14 20:05:01   3202s] |  -0.226|   -0.226|-165.684| -165.684|    81.74%|   0:00:02.0| 1304.9M|default_emulate_view|  reg2reg| reg_op1_reg[5]/D                            |
[03/14 20:05:29   3230s] |  -0.226|   -0.226|-165.665| -165.665|    81.81%|   0:00:28.0| 1304.9M|default_emulate_view|  reg2reg| reg_op1_reg[5]/D                            |
[03/14 20:05:30   3230s] |  -0.226|   -0.226|-165.663| -165.663|    81.82%|   0:00:01.0| 1304.9M|default_emulate_view|  reg2reg| reg_op1_reg[5]/D                            |
[03/14 20:05:36   3237s] |  -0.226|   -0.226|-165.658| -165.658|    81.88%|   0:00:06.0| 1304.9M|default_emulate_view|  reg2reg| reg_op1_reg[5]/D                            |
[03/14 20:06:01   3261s] |  -0.226|   -0.226|-165.524| -165.524|    82.00%|   0:00:25.0| 1304.9M|default_emulate_view|  reg2reg| reg_next_pc_reg[29]/D                       |
[03/14 20:06:11   3272s] |  -0.226|   -0.226|-165.519| -165.519|    82.03%|   0:00:10.0| 1304.9M|default_emulate_view|  reg2reg| reg_op1_reg[14]/D                           |
[03/14 20:06:49   3309s] |  -0.226|   -0.226|-164.641| -164.641|    82.36%|   0:00:38.0| 1304.9M|default_emulate_view|  reg2reg| alu_out_q_reg[24]/D                         |
[03/14 20:06:49   3309s] |  -0.226|   -0.226|-164.639| -164.639|    82.37%|   0:00:00.0| 1266.7M|default_emulate_view|  reg2reg| alu_out_q_reg[24]/D                         |
[03/14 20:06:50   3310s] |  -0.226|   -0.226|-164.637| -164.637|    82.37%|   0:00:01.0| 1266.7M|default_emulate_view|  reg2reg| alu_out_q_reg[24]/D                         |
[03/14 20:07:14   3334s] |  -0.226|   -0.226|-164.481| -164.481|    82.46%|   0:00:24.0| 1285.8M|default_emulate_view|  reg2reg| reg_next_pc_reg[12]/D                       |
[03/14 20:07:40   3359s] |  -0.226|   -0.226|-163.502| -163.502|    82.61%|   0:00:26.0| 1285.8M|default_emulate_view|  reg2reg| alu_out_q_reg[14]/D                         |
[03/14 20:07:40   3359s] |  -0.226|   -0.226|-163.488| -163.488|    82.62%|   0:00:00.0| 1285.8M|default_emulate_view|  reg2reg| alu_out_q_reg[14]/D                         |
[03/14 20:07:41   3360s] |  -0.226|   -0.226|-162.696| -162.696|    82.65%|   0:00:01.0| 1285.8M|default_emulate_view|  reg2reg| alu_out_q_reg[14]/D                         |
[03/14 20:08:10   3389s] |  -0.226|   -0.226|-161.419| -161.419|    82.72%|   0:00:29.0| 1304.9M|default_emulate_view|  reg2reg| cpuregs_reg[1][31]/D                        |
[03/14 20:08:10   3389s] |  -0.226|   -0.226|-159.113| -159.113|    82.72%|   0:00:00.0| 1304.9M|default_emulate_view|  reg2reg| cpuregs_reg[28][29]/D                       |
[03/14 20:09:21   3460s] |  -0.226|   -0.226|-159.616| -159.616|    82.96%|   0:01:11.0| 1381.2M|default_emulate_view|  reg2reg| cpuregs_reg[1][24]/D                        |
[03/14 20:09:41   3479s] |  -0.226|   -0.226|-159.550| -159.550|    83.02%|   0:00:20.0| 1381.2M|default_emulate_view|  reg2reg| cpuregs_reg[17][18]/D                       |
[03/14 20:10:03   3501s] |  -0.226|   -0.226|-159.418| -159.418|    83.10%|   0:00:22.0| 1343.0M|default_emulate_view|  reg2reg| cpuregs_reg[20][25]/D                       |
[03/14 20:10:10   3508s] |  -0.226|   -0.226|-159.313| -159.313|    83.13%|   0:00:07.0| 1343.0M|default_emulate_view|  reg2reg| cpuregs_reg[20][25]/D                       |
[03/14 20:10:12   3510s] |  -0.226|   -0.226|-159.074| -159.074|    83.13%|   0:00:02.0| 1343.0M|default_emulate_view|  reg2reg| cpuregs_reg[20][25]/D                       |
[03/14 20:10:13   3511s] |  -0.226|   -0.226|-159.074| -159.074|    83.13%|   0:00:01.0| 1343.0M|default_emulate_view|  reg2reg| cpuregs_reg[20][25]/D                       |
[03/14 20:10:28   3526s] |  -0.226|   -0.226|-158.948| -158.948|    83.17%|   0:00:15.0| 1343.0M|default_emulate_view|  reg2reg| count_instr_reg[46]/D                       |
[03/14 20:10:32   3530s] |  -0.226|   -0.226|-158.880| -158.880|    83.17%|   0:00:04.0| 1343.0M|default_emulate_view|  reg2reg| mem_addr_reg[2]/D                           |
[03/14 20:10:54   3552s] |  -0.226|   -0.226|-158.442| -158.442|    83.20%|   0:00:22.0| 1325.7M|default_emulate_view|  reg2reg| count_cycle_reg[36]/D                       |
[03/14 20:10:54   3552s] |  -0.226|   -0.226|-158.434| -158.434|    83.20%|   0:00:00.0| 1325.7M|default_emulate_view|  reg2reg| count_cycle_reg[36]/D                       |
[03/14 20:11:30   3587s] |  -0.226|   -0.226|-158.333| -158.333|    83.24%|   0:00:36.0| 1402.0M|default_emulate_view|  reg2reg| cpuregs_reg[9][23]/D                        |
[03/14 20:11:30   3587s] |  -0.226|   -0.226|-158.317| -158.317|    83.24%|   0:00:00.0| 1402.0M|default_emulate_view|  reg2reg| cpuregs_reg[9][23]/D                        |
[03/14 20:12:04   3621s] |  -0.226|   -0.226|-158.158| -158.158|    83.35%|   0:00:34.0| 1403.5M|default_emulate_view|  reg2reg| cpuregs_reg[6][23]/D                        |
[03/14 20:12:28   3645s] |  -0.226|   -0.226|-157.979| -157.979|    83.48%|   0:00:24.0| 1403.5M|default_emulate_view|  reg2reg| reg_pc_reg[29]/D                            |
[03/14 20:12:29   3646s] |  -0.226|   -0.226|-157.971| -157.971|    83.49%|   0:00:01.0| 1403.5M|default_emulate_view|  reg2reg| reg_pc_reg[29]/D                            |
[03/14 20:13:14   3691s] |  -0.226|   -0.226|-157.863| -157.863|    83.65%|   0:00:45.0| 1403.5M|default_emulate_view|  reg2reg| cpuregs_reg[4][11]/D                        |
[03/14 20:13:18   3694s] |  -0.226|   -0.226|-157.820| -157.820|    83.67%|   0:00:04.0| 1403.5M|default_emulate_view|  reg2reg| cpuregs_reg[4][11]/D                        |
[03/14 20:13:29   3705s] |  -0.226|   -0.226|-157.756| -157.756|    83.75%|   0:00:11.0| 1403.5M|default_emulate_view|  reg2reg| cpuregs_reg[8][13]/D                        |
[03/14 20:13:37   3713s] |  -0.226|   -0.226|-157.665| -157.665|    83.76%|   0:00:08.0| 1403.5M|default_emulate_view|  reg2reg| cpuregs_reg[8][13]/D                        |
[03/14 20:14:08   3744s] |  -0.226|   -0.226|-157.589| -157.589|    83.85%|   0:00:31.0| 1327.1M|default_emulate_view|  reg2reg| cpuregs_reg[10][16]/D                       |
[03/14 20:14:11   3747s] |  -0.226|   -0.226|-157.580| -157.580|    83.85%|   0:00:03.0| 1327.1M|default_emulate_view|  reg2reg| cpuregs_reg[10][16]/D                       |
[03/14 20:14:53   3788s] |  -0.226|   -0.226|-157.381| -157.381|    83.94%|   0:00:42.0| 1346.2M|default_emulate_view|  reg2reg| cpuregs_reg[25][19]/D                       |
[03/14 20:14:53   3788s] |  -0.226|   -0.226|-157.337| -157.337|    83.93%|   0:00:00.0| 1346.2M|default_emulate_view|  reg2reg| cpuregs_reg[25][19]/D                       |
[03/14 20:16:17   3871s] |  -0.226|   -0.226|-157.200| -157.200|    84.13%|   0:01:24.0| 1347.6M|default_emulate_view|  reg2reg| cpuregs_reg[8][7]/D                         |
[03/14 20:16:17   3872s] |  -0.226|   -0.226|-157.198| -157.198|    84.14%|   0:00:00.0| 1347.6M|default_emulate_view|  reg2reg| cpuregs_reg[8][7]/D                         |
[03/14 20:16:51   3905s] |  -0.226|   -0.226|-157.197| -157.197|    84.20%|   0:00:34.0| 1405.8M|default_emulate_view|  reg2reg| cpuregs_reg[15][0]/D                        |
[03/14 20:17:07   3921s] |  -0.226|   -0.226|-157.196| -157.196|    84.22%|   0:00:16.0| 1405.8M|default_emulate_view|  reg2reg| cpuregs_reg[1][5]/D                         |
[03/14 20:17:09   3924s] |  -0.226|   -0.226|-157.192| -157.192|    84.22%|   0:00:02.0| 1405.8M|default_emulate_view|  reg2reg| cpuregs_reg[1][5]/D                         |
[03/14 20:18:00   3973s] |  -0.226|   -0.226|-157.431| -157.431|    84.26%|   0:00:51.0| 1348.6M|default_emulate_view|  reg2reg| cpuregs_reg[29][5]/D                        |
[03/14 20:18:01   3974s] |  -0.226|   -0.226|-157.426| -157.426|    84.26%|   0:00:01.0| 1348.6M|default_emulate_view|  reg2reg| latched_stalu_reg/D                         |
[03/14 20:18:07   3980s] |  -0.226|   -0.226|-157.427| -157.427|    84.28%|   0:00:06.0| 1348.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:18:07   3980s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:18:07   3980s] 
[03/14 20:18:07   3980s] *** Finish Core Optimize Step (cpu=0:15:29 real=0:15:39 mem=1348.6M) ***
[03/14 20:18:07   3981s] 
[03/14 20:18:07   3981s] *** Finished Optimize Step Cumulative (cpu=0:15:29 real=0:15:39 mem=1348.6M) ***
[03/14 20:18:07   3981s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.226ns TNS -157.427ns; HEPG WNS -0.226ns TNS -157.427ns; all paths WNS -0.226ns TNS -157.427ns; Real time 0:27:01
[03/14 20:18:07   3981s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.9
[03/14 20:18:07   3981s] ** GigaOpt Optimizer WNS Slack -0.226 TNS Slack -157.427 Density 84.28
[03/14 20:18:07   3981s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1348.6M
[03/14 20:18:07   3981s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1348.6M
[03/14 20:18:07   3981s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1348.6M
[03/14 20:18:07   3981s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.067, MEM:1348.6M
[03/14 20:18:07   3981s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.127, MEM:1348.6M
[03/14 20:18:07   3981s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.127, MEM:1348.6M
[03/14 20:18:07   3981s] OPERPROF: Starting RefinePlace at level 1, MEM:1348.6M
[03/14 20:18:07   3981s] *** Starting place_detail (1:06:22 mem=1348.6M) ***
[03/14 20:18:07   3981s] Total net bbox length = 1.443e+05 (6.246e+04 8.183e+04) (ext = 6.429e+03)
[03/14 20:18:08   3981s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:18:08   3981s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1348.6M
[03/14 20:18:08   3981s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1348.6M
[03/14 20:18:08   3981s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:18:08   3981s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1348.6M
[03/14 20:18:08   3981s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1348.6M
[03/14 20:18:08   3981s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.015, MEM:1348.6M
[03/14 20:18:08   3981s] default core: bins with density > 0.750 = 85.42 % ( 123 / 144 )
[03/14 20:18:08   3981s] RPlace IncrNP Skipped
[03/14 20:18:08   3981s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1348.6MB) @(1:06:22 - 1:06:22).
[03/14 20:18:08   3981s] Density distribution unevenness ratio = 3.525%
[03/14 20:18:08   3981s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.026, MEM:1348.6M
[03/14 20:18:08   3981s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:18:08   3981s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1348.6MB
[03/14 20:18:08   3981s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1348.6M
[03/14 20:18:08   3981s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1348.6M
[03/14 20:18:08   3981s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1348.6M
[03/14 20:18:08   3981s] Starting refinePlace ...
[03/14 20:18:08   3981s] ** Cut row section cpu time 0:00:00.0.
[03/14 20:18:08   3981s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 20:18:08   3982s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1348.6MB) @(1:06:22 - 1:06:22).
[03/14 20:18:08   3982s] Move report: preRPlace moves 4453 insts, mean move: 0.50 um, max move: 4.06 um
[03/14 20:18:08   3982s] 	Max move on inst (FE_RC_2087_0): (107.16, 146.86) --> (109.82, 145.46)
[03/14 20:18:08   3982s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[03/14 20:18:08   3982s] wireLenOptFixPriorityInst 1555 inst fixed
[03/14 20:18:08   3982s] 
[03/14 20:18:08   3982s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 20:18:09   3982s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:18:09   3982s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=1348.6MB) @(1:06:22 - 1:06:23).
[03/14 20:18:09   3982s] Move report: Detail placement moves 4453 insts, mean move: 0.50 um, max move: 4.06 um
[03/14 20:18:09   3982s] 	Max move on inst (FE_RC_2087_0): (107.16, 146.86) --> (109.82, 145.46)
[03/14 20:18:09   3982s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1348.6MB
[03/14 20:18:09   3983s] Statistics of distance of Instance movement in refine placement:
[03/14 20:18:09   3983s]   maximum (X+Y) =         4.06 um
[03/14 20:18:09   3983s]   inst (FE_RC_2087_0) with max move: (107.16, 146.86) -> (109.82, 145.46)
[03/14 20:18:09   3983s]   mean    (X+Y) =         0.50 um
[03/14 20:18:09   3983s] Total instances moved : 4453
[03/14 20:18:09   3983s] Summary Report:
[03/14 20:18:09   3983s] Instances move: 4453 (out of 13618 movable)
[03/14 20:18:09   3983s] Instances flipped: 0
[03/14 20:18:09   3983s] Mean displacement: 0.50 um
[03/14 20:18:09   3983s] Max displacement: 4.06 um (Instance: FE_RC_2087_0) (107.16, 146.86) -> (109.82, 145.46)
[03/14 20:18:09   3983s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[03/14 20:18:09   3983s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.350, REAL:1.369, MEM:1348.6M
[03/14 20:18:09   3983s] Total net bbox length = 1.453e+05 (6.315e+04 8.217e+04) (ext = 6.429e+03)
[03/14 20:18:09   3983s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=1348.6MB) @(1:06:22 - 1:06:23).
[03/14 20:18:09   3983s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1348.6MB
[03/14 20:18:09   3983s] *** Finished place_detail (1:06:23 mem=1348.6M) ***
[03/14 20:18:09   3983s] OPERPROF: Finished RefinePlace at level 1, CPU:1.540, REAL:1.570, MEM:1348.6M
[03/14 20:18:09   3983s] *** maximum move = 4.06 um ***
[03/14 20:18:09   3983s] *** Finished re-routing un-routed nets (1348.6M) ***
[03/14 20:18:09   3983s] OPERPROF: Starting DPlace-Init at level 1, MEM:1348.6M
[03/14 20:18:09   3983s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1348.6M
[03/14 20:18:09   3983s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:1348.6M
[03/14 20:18:09   3983s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.120, MEM:1348.6M
[03/14 20:18:10   3983s] 
[03/14 20:18:10   3983s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1348.6M) ***
[03/14 20:18:10   3983s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.9
[03/14 20:18:10   3983s] ** GigaOpt Optimizer WNS Slack -0.226 TNS Slack -157.427 Density 84.41
[03/14 20:18:10   3983s] **** Begin NDR-Layer Usage Statistics ****
[03/14 20:18:10   3983s] Layer 3 has 86 constrained nets 
[03/14 20:18:10   3983s] Layer 4 has 156 constrained nets 
[03/14 20:18:10   3983s] Layer 7 has 46 constrained nets 
[03/14 20:18:10   3983s] Layer 9 has 21 constrained nets 
[03/14 20:18:10   3983s] **** End NDR-Layer Usage Statistics ****
[03/14 20:18:10   3983s] 
[03/14 20:18:10   3983s] *** Finish post-CTS Setup Fixing (cpu=0:15:33 real=0:15:42 mem=1348.6M) ***
[03/14 20:18:10   3983s] 
[03/14 20:18:10   3983s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25911.6
[03/14 20:18:10   3984s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.12
[03/14 20:18:10   3984s] *** SetupOpt [finish] : cpu/real = 0:15:38.1/0:15:47.4 (1.0), totSession cpu/real = 1:06:24.1/1:15:36.3 (0.9), mem = 1313.5M
[03/14 20:18:10   3984s] End: GigaOpt Optimization in TNS mode
[03/14 20:18:10   3984s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/14 20:18:10   3984s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/14 20:18:10   3984s] Info: 26 nets with fixed/cover wires excluded.
[03/14 20:18:10   3984s] Info: 86 clock nets excluded from IPO operation.
[03/14 20:18:10   3984s] ### Creating LA Mngr. totSessionCpu=1:06:24 mem=1191.5M
[03/14 20:18:10   3984s] ### Creating LA Mngr, finished. totSessionCpu=1:06:24 mem=1191.5M
[03/14 20:18:10   3984s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 20:18:10   3984s] ### Creating PhyDesignMc. totSessionCpu=1:06:24 mem=1210.6M
[03/14 20:18:10   3984s] OPERPROF: Starting DPlace-Init at level 1, MEM:1210.6M
[03/14 20:18:10   3984s] #spOpts: N=45 mergeVia=F 
[03/14 20:18:10   3984s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1210.6M
[03/14 20:18:11   3984s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.041, MEM:1210.6M
[03/14 20:18:11   3984s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1210.6MB).
[03/14 20:18:11   3984s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.091, MEM:1210.6M
[03/14 20:18:11   3984s] ### Creating PhyDesignMc, finished. totSessionCpu=1:06:25 mem=1210.6M
[03/14 20:18:11   3984s] Begin: Area Reclaim Optimization
[03/14 20:18:11   3984s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.13
[03/14 20:18:11   3984s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:06:24.8/1:15:36.9 (0.9), mem = 1210.6M
[03/14 20:18:11   3984s] 
[03/14 20:18:11   3984s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[03/14 20:18:11   3984s] ### Creating LA Mngr. totSessionCpu=1:06:25 mem=1210.6M
[03/14 20:18:11   3984s] ### Creating LA Mngr, finished. totSessionCpu=1:06:25 mem=1210.6M
[03/14 20:18:11   3984s] Usable buffer cells for single buffer setup transform:
[03/14 20:18:11   3984s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[03/14 20:18:11   3984s] Number of usable buffer cells above: 9
[03/14 20:18:11   3985s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1210.6M
[03/14 20:18:11   3985s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1210.6M
[03/14 20:18:11   3985s] Reclaim Optimization WNS Slack -0.226  TNS Slack -157.427 Density 84.41
[03/14 20:18:11   3985s] +----------+---------+--------+--------+------------+--------+
[03/14 20:18:11   3985s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 20:18:11   3985s] +----------+---------+--------+--------+------------+--------+
[03/14 20:18:11   3985s] |    84.41%|        -|  -0.226|-157.427|   0:00:00.0| 1210.6M|
[03/14 20:18:14   3987s] |    84.41%|        0|  -0.226|-157.427|   0:00:03.0| 1231.2M|
[03/14 20:18:14   3987s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 20:18:15   3989s] |    84.41%|       36|  -0.226|-157.514|   0:00:01.0| 1250.2M|
[03/14 20:18:20   3994s] |    84.23%|       33|  -0.226|-157.687|   0:00:05.0| 1250.2M|
[03/14 20:18:28   4002s] |    82.30%|      872|  -0.224|-158.698|   0:00:08.0| 1250.2M|
[03/14 20:18:29   4002s] |    82.29%|        6|  -0.224|-158.688|   0:00:01.0| 1250.2M|
[03/14 20:18:29   4002s] |    82.29%|        0|  -0.224|-158.688|   0:00:00.0| 1250.2M|
[03/14 20:18:29   4002s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[03/14 20:18:30   4003s] |    82.29%|        7|  -0.224|-158.802|   0:00:01.0| 1250.2M|
[03/14 20:18:30   4003s] +----------+---------+--------+--------+------------+--------+
[03/14 20:18:30   4003s] Reclaim Optimization End WNS Slack -0.224  TNS Slack -158.802 Density 82.29
[03/14 20:18:30   4003s] 
[03/14 20:18:30   4003s] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 27 Resize = 722 **
[03/14 20:18:30   4003s] --------------------------------------------------------------
[03/14 20:18:30   4003s] |                                   | Total     | Sequential |
[03/14 20:18:30   4003s] --------------------------------------------------------------
[03/14 20:18:30   4003s] | Num insts resized                 |     721  |       0    |
[03/14 20:18:30   4003s] | Num insts undone                  |     156  |       0    |
[03/14 20:18:30   4003s] | Num insts Downsized               |     721  |       0    |
[03/14 20:18:30   4003s] | Num insts Samesized               |       0  |       0    |
[03/14 20:18:30   4003s] | Num insts Upsized                 |       0  |       0    |
[03/14 20:18:30   4003s] | Num multiple commits+uncommits    |       1  |       -    |
[03/14 20:18:30   4003s] --------------------------------------------------------------
[03/14 20:18:30   4003s] **** Begin NDR-Layer Usage Statistics ****
[03/14 20:18:30   4003s] Layer 3 has 86 constrained nets 
[03/14 20:18:30   4003s] Layer 4 has 120 constrained nets 
[03/14 20:18:30   4003s] Layer 7 has 43 constrained nets 
[03/14 20:18:30   4003s] Layer 9 has 19 constrained nets 
[03/14 20:18:30   4003s] **** End NDR-Layer Usage Statistics ****
[03/14 20:18:30   4003s] End: Core Area Reclaim Optimization (cpu = 0:00:19.1) (real = 0:00:19.0) **
[03/14 20:18:30   4004s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1266.2M
[03/14 20:18:30   4004s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.066, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.113, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.114, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF: Starting RefinePlace at level 1, MEM:1266.2M
[03/14 20:18:31   4004s] *** Starting place_detail (1:06:44 mem=1266.2M) ***
[03/14 20:18:31   4004s] Total net bbox length = 1.451e+05 (6.304e+04 8.209e+04) (ext = 6.472e+03)
[03/14 20:18:31   4004s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:18:31   4004s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:1266.2M
[03/14 20:18:31   4004s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1266.2M
[03/14 20:18:31   4004s] Starting refinePlace ...
[03/14 20:18:31   4004s] 
[03/14 20:18:31   4004s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 20:18:31   4005s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:18:31   4005s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=1266.2MB) @(1:06:44 - 1:06:45).
[03/14 20:18:31   4005s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:18:31   4005s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1266.2MB
[03/14 20:18:31   4005s] Statistics of distance of Instance movement in refine placement:
[03/14 20:18:31   4005s]   maximum (X+Y) =         0.00 um
[03/14 20:18:31   4005s]   mean    (X+Y) =         0.00 um
[03/14 20:18:31   4005s] Summary Report:
[03/14 20:18:31   4005s] Instances move: 0 (out of 13578 movable)
[03/14 20:18:31   4005s] Instances flipped: 0
[03/14 20:18:31   4005s] Mean displacement: 0.00 um
[03/14 20:18:31   4005s] Max displacement: 0.00 um 
[03/14 20:18:31   4005s] Total instances moved : 0
[03/14 20:18:31   4005s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.720, REAL:0.743, MEM:1266.2M
[03/14 20:18:31   4005s] Total net bbox length = 1.451e+05 (6.304e+04 8.209e+04) (ext = 6.472e+03)
[03/14 20:18:31   4005s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1266.2MB
[03/14 20:18:31   4005s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=1266.2MB) @(1:06:44 - 1:06:45).
[03/14 20:18:31   4005s] *** Finished place_detail (1:06:45 mem=1266.2M) ***
[03/14 20:18:31   4005s] OPERPROF: Finished RefinePlace at level 1, CPU:0.820, REAL:0.849, MEM:1266.2M
[03/14 20:18:32   4005s] *** maximum move = 0.00 um ***
[03/14 20:18:32   4005s] *** Finished re-routing un-routed nets (1266.2M) ***
[03/14 20:18:32   4005s] OPERPROF: Starting DPlace-Init at level 1, MEM:1266.2M
[03/14 20:18:32   4005s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1266.2M
[03/14 20:18:32   4005s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1266.2M
[03/14 20:18:32   4005s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1266.2M
[03/14 20:18:32   4005s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:1266.2M
[03/14 20:18:32   4005s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.098, MEM:1266.2M
[03/14 20:18:32   4005s] 
[03/14 20:18:32   4005s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1266.2M) ***
[03/14 20:18:32   4005s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.13
[03/14 20:18:32   4005s] *** AreaOpt [finish] : cpu/real = 0:00:20.9/0:00:21.3 (1.0), totSession cpu/real = 1:06:45.6/1:15:58.2 (0.9), mem = 1266.2M
[03/14 20:18:32   4005s] End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=1193.00M, totSessionCpu=1:06:46).
[03/14 20:18:33   4006s] ### Creating LA Mngr. totSessionCpu=1:06:46 mem=1193.0M
[03/14 20:18:33   4006s] ### Creating LA Mngr, finished. totSessionCpu=1:06:46 mem=1193.0M
[03/14 20:18:33   4006s] [PSP]    Started earlyGlobalRoute kernel
[03/14 20:18:33   4006s] [PSP]    Initial Peak syMemory usage = 1193.0 MB
[03/14 20:18:33   4006s] (I)       Reading DB...
[03/14 20:18:33   4006s] (I)       Read data from FE... (mem=1193.0M)
[03/14 20:18:33   4006s] (I)       Read nodes and places... (mem=1193.0M)
[03/14 20:18:33   4006s] (I)       Done Read nodes and places (cpu=0.030s, mem=1195.1M)
[03/14 20:18:33   4006s] (I)       Read nets... (mem=1195.1M)
[03/14 20:18:33   4006s] (I)       Done Read nets (cpu=0.100s, mem=1197.1M)
[03/14 20:18:33   4006s] (I)       Done Read data from FE (cpu=0.130s, mem=1197.1M)
[03/14 20:18:33   4006s] (I)       before initializing RouteDB syMemory usage = 1197.1 MB
[03/14 20:18:33   4006s] (I)       congestionReportName   : 
[03/14 20:18:33   4006s] (I)       layerRangeFor2DCongestion : 
[03/14 20:18:33   4006s] (I)       buildTerm2TermWires    : 1
[03/14 20:18:33   4006s] (I)       doTrackAssignment      : 1
[03/14 20:18:33   4006s] (I)       dumpBookshelfFiles     : 0
[03/14 20:18:33   4006s] (I)       numThreads             : 1
[03/14 20:18:33   4006s] (I)       bufferingAwareRouting  : false
[03/14 20:18:33   4006s] [NR-eGR] honorMsvRouteConstraint: false
[03/14 20:18:33   4006s] (I)       honorPin               : false
[03/14 20:18:33   4006s] (I)       honorPinGuide          : true
[03/14 20:18:33   4006s] (I)       honorPartition         : false
[03/14 20:18:33   4006s] (I)       honorPartitionAllowFeedthru: false
[03/14 20:18:33   4006s] (I)       allowPartitionCrossover: false
[03/14 20:18:33   4006s] (I)       honorSingleEntry       : true
[03/14 20:18:33   4006s] (I)       honorSingleEntryStrong : true
[03/14 20:18:33   4006s] (I)       handleViaSpacingRule   : false
[03/14 20:18:33   4006s] (I)       handleEolSpacingRule   : false
[03/14 20:18:33   4006s] (I)       PDConstraint           : none
[03/14 20:18:33   4006s] (I)       expBetterNDRHandling   : false
[03/14 20:18:33   4006s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 20:18:33   4006s] (I)       routingEffortLevel     : 3
[03/14 20:18:33   4006s] (I)       effortLevel            : standard
[03/14 20:18:33   4006s] [NR-eGR] minRouteLayer          : 2
[03/14 20:18:33   4006s] [NR-eGR] maxRouteLayer          : 127
[03/14 20:18:33   4006s] (I)       relaxedTopLayerCeiling : 127
[03/14 20:18:33   4006s] (I)       relaxedBottomLayerFloor: 2
[03/14 20:18:33   4006s] (I)       numRowsPerGCell        : 1
[03/14 20:18:33   4006s] (I)       speedUpLargeDesign     : 0
[03/14 20:18:33   4006s] (I)       multiThreadingTA       : 1
[03/14 20:18:33   4006s] (I)       optimizationMode       : false
[03/14 20:18:33   4006s] (I)       routeSecondPG          : false
[03/14 20:18:33   4006s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 20:18:33   4006s] (I)       detourLimitForLayerRelax: 0.00
[03/14 20:18:33   4006s] (I)       punchThroughDistance   : 500.00
[03/14 20:18:33   4006s] (I)       scenicBound            : 1.15
[03/14 20:18:33   4006s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 20:18:33   4006s] (I)       source-to-sink ratio   : 0.00
[03/14 20:18:33   4006s] (I)       targetCongestionRatioH : 1.00
[03/14 20:18:33   4006s] (I)       targetCongestionRatioV : 1.00
[03/14 20:18:33   4006s] (I)       layerCongestionRatio   : 0.70
[03/14 20:18:33   4006s] (I)       m1CongestionRatio      : 0.10
[03/14 20:18:33   4006s] (I)       m2m3CongestionRatio    : 0.70
[03/14 20:18:33   4006s] (I)       localRouteEffort       : 1.00
[03/14 20:18:33   4006s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 20:18:33   4006s] (I)       supplyScaleFactorH     : 1.00
[03/14 20:18:33   4006s] (I)       supplyScaleFactorV     : 1.00
[03/14 20:18:33   4006s] (I)       highlight3DOverflowFactor: 0.00
[03/14 20:18:33   4006s] (I)       routeVias              : 
[03/14 20:18:33   4006s] (I)       readTROption           : true
[03/14 20:18:33   4006s] (I)       extraSpacingFactor     : 1.00
[03/14 20:18:33   4006s] [NR-eGR] numTracksPerClockWire  : 0
[03/14 20:18:33   4006s] (I)       routeSelectedNetsOnly  : false
[03/14 20:18:33   4006s] (I)       clkNetUseMaxDemand     : false
[03/14 20:18:33   4006s] (I)       extraDemandForClocks   : 0
[03/14 20:18:33   4006s] (I)       steinerRemoveLayers    : false
[03/14 20:18:33   4006s] (I)       demoteLayerScenicScale : 1.00
[03/14 20:18:33   4006s] (I)       nonpreferLayerCostScale : 100.00
[03/14 20:18:33   4006s] (I)       similarTopologyRoutingFast : false
[03/14 20:18:33   4006s] (I)       spanningTreeRefinement : false
[03/14 20:18:33   4006s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 20:18:33   4006s] (I)       starting read tracks
[03/14 20:18:33   4006s] (I)       build grid graph
[03/14 20:18:33   4006s] (I)       build grid graph start
[03/14 20:18:33   4006s] [NR-eGR] metal1 has no routable track
[03/14 20:18:33   4006s] [NR-eGR] metal2 has single uniform track structure
[03/14 20:18:33   4006s] [NR-eGR] metal3 has single uniform track structure
[03/14 20:18:33   4006s] [NR-eGR] metal4 has single uniform track structure
[03/14 20:18:33   4006s] [NR-eGR] metal5 has single uniform track structure
[03/14 20:18:33   4006s] [NR-eGR] metal6 has single uniform track structure
[03/14 20:18:33   4006s] [NR-eGR] metal7 has single uniform track structure
[03/14 20:18:33   4006s] [NR-eGR] metal8 has single uniform track structure
[03/14 20:18:33   4006s] [NR-eGR] metal9 has single uniform track structure
[03/14 20:18:33   4006s] [NR-eGR] metal10 has single uniform track structure
[03/14 20:18:33   4006s] (I)       build grid graph end
[03/14 20:18:33   4006s] (I)       ===========================================================================
[03/14 20:18:33   4006s] (I)       == Report All Rule Vias ==
[03/14 20:18:33   4006s] (I)       ===========================================================================
[03/14 20:18:33   4006s] (I)        Via Rule : (Default)
[03/14 20:18:33   4006s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 20:18:33   4006s] (I)       ---------------------------------------------------------------------------
[03/14 20:18:33   4006s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 20:18:33   4006s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 20:18:33   4006s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 20:18:33   4006s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 20:18:33   4006s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 20:18:33   4006s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 20:18:33   4006s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 20:18:33   4006s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 20:18:33   4006s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 20:18:33   4006s] (I)       10    0 : ---                         0 : ---                      
[03/14 20:18:33   4006s] (I)       ===========================================================================
[03/14 20:18:33   4006s] [NR-eGR] Read 38759 PG shapes in 0.010 seconds
[03/14 20:18:33   4006s] 
[03/14 20:18:33   4006s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 20:18:33   4006s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 20:18:33   4006s] [NR-eGR] Num Prerouted Nets = 26  Num Prerouted Wires = 6174
[03/14 20:18:33   4006s] (I)       readDataFromPlaceDB
[03/14 20:18:33   4006s] (I)       Read net information..
[03/14 20:18:33   4006s] [NR-eGR] Read numTotalNets=14559  numIgnoredNets=26
[03/14 20:18:33   4006s] (I)       Read testcase time = 0.020 seconds
[03/14 20:18:33   4006s] 
[03/14 20:18:33   4006s] (I)       early_global_route_priority property id does not exist.
[03/14 20:18:33   4006s] (I)       Start initializing grid graph
[03/14 20:18:33   4006s] (I)       End initializing grid graph
[03/14 20:18:33   4006s] (I)       Model blockages into capacity
[03/14 20:18:33   4006s] (I)       Read Num Blocks=38759  Num Prerouted Wires=6174  Num CS=0
[03/14 20:18:33   4006s] (I)       Num blockages on layer 1: 7540
[03/14 20:18:33   4006s] (I)       Num blockages on layer 2: 7540
[03/14 20:18:33   4006s] (I)       Num blockages on layer 3: 7540
[03/14 20:18:33   4006s] (I)       Num blockages on layer 4: 7540
[03/14 20:18:33   4006s] (I)       Num blockages on layer 5: 6185
[03/14 20:18:33   4006s] (I)       Num blockages on layer 6: 2414
[03/14 20:18:33   4006s] (I)       Num blockages on layer 7: 0
[03/14 20:18:33   4006s] (I)       Num blockages on layer 8: 0
[03/14 20:18:33   4006s] (I)       Num blockages on layer 9: 0
[03/14 20:18:33   4006s] (I)       Modeling time = 0.010 seconds
[03/14 20:18:33   4006s] 
[03/14 20:18:33   4006s] (I)       Number of ignored nets = 26
[03/14 20:18:33   4006s] (I)       Number of fixed nets = 26.  Ignored: Yes
[03/14 20:18:33   4006s] (I)       Number of clock nets = 86.  Ignored: No
[03/14 20:18:33   4006s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 20:18:33   4006s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 20:18:33   4006s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 20:18:33   4006s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 20:18:33   4006s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 20:18:33   4006s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 20:18:33   4006s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 20:18:33   4006s] [NR-eGR] There are 60 clock nets ( 60 with NDR ).
[03/14 20:18:33   4006s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1200.8 MB
[03/14 20:18:33   4006s] (I)       Ndr track 0 does not exist
[03/14 20:18:33   4006s] (I)       Ndr track 0 does not exist
[03/14 20:18:33   4006s] (I)       Layer1  viaCost=200.00
[03/14 20:18:33   4006s] (I)       Layer2  viaCost=200.00
[03/14 20:18:33   4006s] (I)       Layer3  viaCost=100.00
[03/14 20:18:33   4006s] (I)       Layer4  viaCost=100.00
[03/14 20:18:33   4006s] (I)       Layer5  viaCost=100.00
[03/14 20:18:33   4006s] (I)       Layer6  viaCost=100.00
[03/14 20:18:33   4006s] (I)       Layer7  viaCost=100.00
[03/14 20:18:33   4006s] (I)       Layer8  viaCost=100.00
[03/14 20:18:33   4006s] (I)       Layer9  viaCost=100.00
[03/14 20:18:33   4006s] (I)       ---------------------Grid Graph Info--------------------
[03/14 20:18:33   4006s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 20:18:33   4006s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 20:18:33   4006s] (I)       Site width          :   380  (dbu)
[03/14 20:18:33   4006s] (I)       Row height          :  2800  (dbu)
[03/14 20:18:33   4006s] (I)       GCell width         :  2800  (dbu)
[03/14 20:18:33   4006s] (I)       GCell height        :  2800  (dbu)
[03/14 20:18:33   4006s] (I)       Grid                :   121   120    10
[03/14 20:18:33   4006s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 20:18:33   4006s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 20:18:33   4006s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 20:18:33   4006s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 20:18:33   4006s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 20:18:33   4006s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 20:18:33   4006s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 20:18:33   4006s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 20:18:33   4006s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 20:18:33   4006s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 20:18:33   4006s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 20:18:33   4006s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 20:18:33   4006s] (I)       --------------------------------------------------------
[03/14 20:18:33   4006s] 
[03/14 20:18:33   4006s] [NR-eGR] ============ Routing rule table ============
[03/14 20:18:33   4006s] [NR-eGR] Rule id: 0  Nets: 14473 
[03/14 20:18:33   4006s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 20:18:33   4006s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[03/14 20:18:33   4006s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 20:18:33   4006s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 20:18:33   4006s] [NR-eGR] Rule id: 1  Nets: 60 
[03/14 20:18:33   4006s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/14 20:18:33   4006s] (I)       Pitch:  L1=540  L2=560  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[03/14 20:18:33   4006s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[03/14 20:18:33   4006s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 20:18:33   4006s] [NR-eGR] ========================================
[03/14 20:18:33   4006s] [NR-eGR] 
[03/14 20:18:33   4006s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 20:18:33   4006s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 20:18:33   4006s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 20:18:33   4006s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 20:18:33   4006s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 20:18:33   4006s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 20:18:33   4006s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 20:18:33   4006s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 20:18:33   4006s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 20:18:33   4006s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 20:18:33   4006s] (I)       After initializing earlyGlobalRoute syMemory usage = 1200.8 MB
[03/14 20:18:33   4006s] (I)       Loading and dumping file time : 0.26 seconds
[03/14 20:18:33   4006s] (I)       ============= Initialization =============
[03/14 20:18:33   4006s] (I)       totalPins=42101  totalGlobalPin=38641 (91.78%)
[03/14 20:18:33   4006s] (I)       total 2D Cap : 24825 = (12705 H, 12120 V)
[03/14 20:18:33   4006s] (I)       [03/14 20:18:33   4006s] [============  Phase 1a Route ============
NR-eGR] Layer group 1: route 19 net(s) in layer range [9, 10]
[03/14 20:18:33   4006s] (I)       Phase 1a runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=6
[03/14 20:18:33   4006s] (I)       Usage: 1976 = (625 H, 1351 V) = (4.92% H, 11.15% V) = (8.750e+02um H, 1.891e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1b Route ============
[03/14 20:18:33   4006s] (I)       Phase 1b runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 1976 = (625 H, 1351 V) = (4.92% H, 11.15% V) = (8.750e+02um H, 1.891e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.52% V. EstWL: 2.766400e+03um
[03/14 20:18:33   4006s] (I)       ============  Phase 1c Route ============
[03/14 20:18:33   4006s] (I)       Level2 Grid: 25 x 24
[03/14 20:18:33   4006s] (I)       Phase 1c runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 1976 = (625 H, 1351 V) = (4.92% H, 11.15% V) = (8.750e+02um H, 1.891e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1d Route ============
[03/14 20:18:33   4006s] (I)       Phase 1d runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 1976 = (625 H, 1351 V) = (4.92% H, 11.15% V) = (8.750e+02um H, 1.891e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1e Route ============
[03/14 20:18:33   4006s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 1983 = (628 H, 1355 V) = (4.94% H, 11.18% V) = (8.792e+02um H, 1.897e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.53% V. EstWL: 2.776200e+03um
[03/14 20:18:33   4006s] [NR-eGR] 
[03/14 20:18:33   4006s] (I)       Phase 1l runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       total 2D Cap : 198720 = (136092 H, 62628 V)
[03/14 20:18:33   4006s] (I)       ============  Phase 1a Route ============
[03/14 20:18:33   4006s] [NR-eGR] Layer group 2: route 60 net(s) in layer range [3, 4]
[03/14 20:18:33   4006s] (I)       Phase 1a runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 20:18:33   4006s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1b Route ============
[03/14 20:18:33   4006s] (I)       Phase 1b runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.17% V. EstWL: 2.254000e+02um
[03/14 20:18:33   4006s] (I)       ============  Phase 1c Route ============
[03/14 20:18:33   4006s] (I)       Level2 Grid: 25 x 24
[03/14 20:18:33   4006s] (I)       Phase 1c runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1d Route ============
[03/14 20:18:33   4006s] (I)       Phase 1d runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1e Route ============
[03/14 20:18:33   4006s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.17% V. EstWL: 2.254000e+02um
[03/14 20:18:33   4006s] [NR-eGR] 
[03/14 20:18:33   4006s] (I)       Phase 1l runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       total 2D Cap : 61147 = (24787 H, 36360 V)
[03/14 20:18:33   4006s] (I)       ============  Phase 1a Route ============
[03/14 20:18:33   4006s] [NR-eGR] Layer group 3: route 43 net(s) in layer range [7, 10]
[03/14 20:18:33   4006s] (I)       Phase 1a runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=6
[03/14 20:18:33   4006s] (I)       Usage: 9603 = (3006 H, 6597 V) = (12.13% H, 18.14% V) = (4.208e+03um H, 9.236e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1b Route ============
[03/14 20:18:33   4006s] (I)       Phase 1b runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 9621 = (3016 H, 6605 V) = (12.17% H, 18.17% V) = (4.222e+03um H, 9.247e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       earlyGlobalRoute overflow of layer group 3: 2.72% H + 1.49% V. EstWL: 1.046780e+04um
[03/14 20:18:33   4006s] (I)       ============  Phase 1c Route ============
[03/14 20:18:33   4006s] (I)       Level2 Grid: 25 x 24
[03/14 20:18:33   4006s] (I)       Phase 1c runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 9620 = (3013 H, 6607 V) = (12.16% H, 18.17% V) = (4.218e+03um H, 9.250e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1d Route ============
[03/14 20:18:33   4006s] (I)       Phase 1d runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 9620 = (3013 H, 6607 V) = (12.16% H, 18.17% V) = (4.218e+03um H, 9.250e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1e Route ============
[03/14 20:18:33   4006s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 9620 = (3013 H, 6607 V) = (12.16% H, 18.17% V) = (4.218e+03um H, 9.250e+03um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 2.72% H + 1.46% V. EstWL: 1.046640e+04um
[03/14 20:18:33   4006s] [NR-eGR] 
[03/14 20:18:33   4006s] (I)       Phase 1l runs 0.01 seconds
[03/14 20:18:33   4006s] (I)       total 2D Cap : 229307 = (86619 H, 142688 V)
[03/14 20:18:33   4006s] (I)       ============  Phase 1a Route ============
[03/14 20:18:33   4006s] [NR-eGR] Layer group 4: route 120 net(s) in layer range [4, 10]
[03/14 20:18:33   4006s] (I)       Phase 1a runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 20:18:33   4006s] (I)       Usage: 18747 = (8251 H, 10496 V) = (9.53% H, 7.36% V) = (1.155e+04um H, 1.469e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1b Route ============
[03/14 20:18:33   4006s] (I)       Phase 1b runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 18758 = (8260 H, 10498 V) = (9.54% H, 7.36% V) = (1.156e+04um H, 1.470e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       earlyGlobalRoute overflow of layer group 4: 0.96% H + 0.83% V. EstWL: 1.279320e+04um
[03/14 20:18:33   4006s] (I)       ============  Phase 1c Route ============
[03/14 20:18:33   4006s] (I)       Level2 Grid: 25 x 24
[03/14 20:18:33   4006s] (I)       Phase 1c runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 18758 = (8260 H, 10498 V) = (9.54% H, 7.36% V) = (1.156e+04um H, 1.470e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1d Route ============
[03/14 20:18:33   4006s] (I)       Phase 1d runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 18759 = (8261 H, 10498 V) = (9.54% H, 7.36% V) = (1.157e+04um H, 1.470e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1e Route ============
[03/14 20:18:33   4006s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 18759 = (8261 H, 10498 V) = (9.54% H, 7.36% V) = (1.157e+04um H, 1.470e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.96% H + 0.82% V. EstWL: 1.279460e+04um
[03/14 20:18:33   4006s] [NR-eGR] 
[03/14 20:18:33   4006s] (I)       Phase 1l runs 0.01 seconds
[03/14 20:18:33   4006s] (I)       total 2D Cap : 468263 = (226382 H, 241881 V)
[03/14 20:18:33   4006s] (I)       ============  Phase 1a Route ============
[03/14 20:18:33   4006s] [NR-eGR] Layer group 5: route 14291 net(s) in layer range [2, 10]
[03/14 20:18:33   4006s] (I)       Phase 1a runs 0.05 seconds
[03/14 20:18:33   4006s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/14 20:18:33   4006s] (I)       Usage: 112951 = (49186 H, 63765 V) = (21.73% H, 26.36% V) = (6.886e+04um H, 8.927e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1b Route ============
[03/14 20:18:33   4006s] (I)       Phase 1b runs 0.02 seconds
[03/14 20:18:33   4006s] (I)       Usage: 113133 = (49307 H, 63826 V) = (21.78% H, 26.39% V) = (6.903e+04um H, 8.936e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       earlyGlobalRoute overflow of layer group 5: 0.10% H + 2.20% V. EstWL: 1.321236e+05um
[03/14 20:18:33   4006s] (I)       ============  Phase 1c Route ============
[03/14 20:18:33   4006s] (I)       Level2 Grid: 25 x 24
[03/14 20:18:33   4006s] (I)       Phase 1c runs 0.01 seconds
[03/14 20:18:33   4006s] (I)       Usage: 113133 = (49307 H, 63826 V) = (21.78% H, 26.39% V) = (6.903e+04um H, 8.936e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1d Route ============
[03/14 20:18:33   4006s] (I)       Phase 1d runs 0.02 seconds
[03/14 20:18:33   4006s] (I)       Usage: 113165 = (49331 H, 63834 V) = (21.79% H, 26.39% V) = (6.906e+04um H, 8.937e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] (I)       ============  Phase 1e Route ============
[03/14 20:18:33   4006s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:18:33   4006s] (I)       Usage: 113165 = (49331 H, 63834 V) = (21.79% H, 26.39% V) = (6.906e+04um H, 8.937e+04um V)
[03/14 20:18:33   4006s] (I)       
[03/14 20:18:33   4006s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.10% H + 2.01% V. EstWL: 1.321684e+05um
[03/14 20:18:33   4006s] [NR-eGR] 
[03/14 20:18:33   4007s] (I)       Phase 1l runs 0.12 seconds
[03/14 20:18:33   4007s] (I)       ============  Phase 1l Route ============
[03/14 20:18:33   4007s] (I)       
[03/14 20:18:33   4007s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 20:18:33   4007s] [NR-eGR]                        OverCon           OverCon            
[03/14 20:18:33   4007s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 20:18:33   4007s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/14 20:18:33   4007s] [NR-eGR] ---------------------------------------------------------------
[03/14 20:18:33   4007s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 20:18:33   4007s] [NR-eGR]  metal2  (2)       394( 2.74%)        25( 0.17%)   ( 2.91%) 
[03/14 20:18:33   4007s] [NR-eGR]  metal3  (3)         8( 0.06%)         0( 0.00%)   ( 0.06%) 
[03/14 20:18:33   4007s] [NR-eGR]  metal4  (4)       372( 2.58%)        11( 0.08%)   ( 2.66%) 
[03/14 20:18:33   4007s] [NR-eGR]  metal5  (5)        15( 0.10%)         0( 0.00%)   ( 0.10%) 
[03/14 20:18:33   4007s] [NR-eGR]  metal6  (6)        50( 0.41%)         0( 0.00%)   ( 0.41%) 
[03/14 20:18:33   4007s] [NR-eGR]  metal7  (7)        74( 0.84%)         0( 0.00%)   ( 0.84%) 
[03/14 20:18:33   4007s] [NR-eGR]  metal8  (8)       260( 1.81%)         2( 0.01%)   ( 1.82%) 
[03/14 20:18:33   4007s] [NR-eGR]  metal9  (9)       167( 1.34%)         0( 0.00%)   ( 1.34%) 
[03/14 20:18:33   4007s] [NR-eGR] metal10 (10)        73( 0.61%)         0( 0.00%)   ( 0.61%) 
[03/14 20:18:33   4007s] [NR-eGR] ---------------------------------------------------------------
[03/14 20:18:33   4007s] [NR-eGR] Total             1413( 1.20%)        38( 0.03%)   ( 1.24%) 
[03/14 20:18:33   4007s] [NR-eGR] 
[03/14 20:18:33   4007s] (I)       Total Global Routing Runtime: 0.39 seconds
[03/14 20:18:33   4007s] (I)       total 2D Cap : 475111 = (230008 H, 245103 V)
[03/14 20:18:33   4007s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.25% V
[03/14 20:18:33   4007s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.30% V
[03/14 20:18:33   4007s] (I)       ============= track Assignment ============
[03/14 20:18:33   4007s] (I)       extract Global 3D Wires
[03/14 20:18:33   4007s] (I)       Extract Global WL : time=0.01
[03/14 20:18:33   4007s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[03/14 20:18:33   4007s] (I)       Initialization real time=0.00 seconds
[03/14 20:18:33   4007s] (I)       Run Multi-thread track assignment
[03/14 20:18:34   4007s] (I)       Kernel real time=0.28 seconds
[03/14 20:18:34   4007s] (I)       End Greedy Track Assignment
[03/14 20:18:34   4007s] [NR-eGR] --------------------------------------------------------------------------
[03/14 20:18:34   4007s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 43471
[03/14 20:18:34   4007s] [NR-eGR] metal2  (2V) length: 3.890231e+04um, number of vias: 53394
[03/14 20:18:34   4007s] [NR-eGR] metal3  (3H) length: 5.348803e+04um, number of vias: 20151
[03/14 20:18:34   4007s] [NR-eGR] metal4  (4V) length: 3.101344e+04um, number of vias: 6605
[03/14 20:18:34   4007s] [NR-eGR] metal5  (5H) length: 1.872573e+04um, number of vias: 4940
[03/14 20:18:34   4007s] [NR-eGR] metal6  (6V) length: 1.930635e+04um, number of vias: 1558
[03/14 20:18:34   4007s] [NR-eGR] metal7  (7H) length: 2.787577e+03um, number of vias: 1600
[03/14 20:18:34   4007s] [NR-eGR] metal8  (8V) length: 8.965289e+03um, number of vias: 686
[03/14 20:18:34   4007s] [NR-eGR] metal9  (9H) length: 2.227610e+03um, number of vias: 254
[03/14 20:18:34   4007s] [NR-eGR] metal10 (10V) length: 2.275075e+03um, number of vias: 0
[03/14 20:18:34   4007s] [NR-eGR] Total length: 1.776914e+05um, number of vias: 132659
[03/14 20:18:34   4007s] [NR-eGR] --------------------------------------------------------------------------
[03/14 20:18:34   4007s] [NR-eGR] Total eGR-routed clock nets wire length: 2.523850e+02um 
[03/14 20:18:34   4007s] [NR-eGR] --------------------------------------------------------------------------
[03/14 20:18:34   4007s] [NR-eGR] End Peak syMemory usage = 1177.8 MB
[03/14 20:18:34   4007s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.52 seconds
[03/14 20:18:34   4007s] Extraction called for design 'picorv32' of instances=13603 and nets=15434 using extraction engine 'pre_route' .
[03/14 20:18:34   4007s] pre_route RC Extraction called for design picorv32.
[03/14 20:18:34   4007s] RC Extraction called in multi-corner(1) mode.
[03/14 20:18:34   4007s] RCMode: PreRoute
[03/14 20:18:34   4007s]       RC Corner Indexes            0   
[03/14 20:18:34   4007s] Capacitance Scaling Factor   : 1.00000 
[03/14 20:18:34   4007s] Resistance Scaling Factor    : 1.00000 
[03/14 20:18:34   4007s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 20:18:34   4007s] Clock Res. Scaling Factor    : 1.00000 
[03/14 20:18:34   4007s] Shrink Factor                : 1.00000
[03/14 20:18:34   4007s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 20:18:34   4007s] Using capacitance table file ...
[03/14 20:18:34   4008s] Updating RC grid for preRoute extraction ...
[03/14 20:18:34   4008s] Initializing multi-corner capacitance tables ... 
[03/14 20:18:35   4008s] Initializing multi-corner resistance tables ...
[03/14 20:18:35   4008s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1175.336M)
[03/14 20:18:36   4009s] Compute RC Scale Done ...
[03/14 20:18:36   4009s] OPERPROF: Starting HotSpotCal at level 1, MEM:1175.3M
[03/14 20:18:36   4009s] [hotspot] +------------+---------------+---------------+
[03/14 20:18:36   4009s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 20:18:36   4009s] [hotspot] +------------+---------------+---------------+
[03/14 20:18:36   4009s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 20:18:36   4009s] [hotspot] +------------+---------------+---------------+
[03/14 20:18:36   4009s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 20:18:36   4009s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 20:18:36   4009s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1175.3M
[03/14 20:18:36   4009s] #################################################################################
[03/14 20:18:36   4009s] # Design Stage: PreRoute
[03/14 20:18:36   4009s] # Design Name: picorv32
[03/14 20:18:36   4009s] # Design Mode: 45nm
[03/14 20:18:36   4009s] # Analysis Mode: MMMC Non-OCV 
[03/14 20:18:36   4009s] # Parasitics Mode: No SPEF/RCDB
[03/14 20:18:36   4009s] # Signoff Settings: SI Off 
[03/14 20:18:36   4009s] #################################################################################
[03/14 20:18:37   4010s] AAE_INFO: 1 threads acquired from CTE.
[03/14 20:18:37   4010s] Calculate delays in Single mode...
[03/14 20:18:37   4010s] Topological Sorting (REAL = 0:00:00.0, MEM = 1177.4M, InitMEM = 1175.3M)
[03/14 20:18:37   4010s] Start delay calculation (fullDC) (1 T). (MEM=1177.43)
[03/14 20:18:37   4010s] End AAE Lib Interpolated Model. (MEM=1193.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 20:18:42   4015s] Total number of fetched objects 15194
[03/14 20:18:42   4015s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 20:18:42   4015s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 20:18:42   4015s] End delay calculation. (MEM=1241.53 CPU=0:00:03.9 REAL=0:00:04.0)
[03/14 20:18:42   4015s] End delay calculation (fullDC). (MEM=1241.53 CPU=0:00:05.4 REAL=0:00:05.0)
[03/14 20:18:42   4015s] *** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 1241.5M) ***
[03/14 20:18:43   4016s] Begin: GigaOpt postEco DRV Optimization
[03/14 20:18:43   4016s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[03/14 20:18:43   4016s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[03/14 20:18:43   4016s] Info: 26 nets with fixed/cover wires excluded.
[03/14 20:18:43   4016s] Info: 86 clock nets excluded from IPO operation.
[03/14 20:18:43   4016s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:06:56.3/1:16:09.0 (0.9), mem = 1241.5M
[03/14 20:18:43   4016s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.14
[03/14 20:18:43   4016s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 20:18:43   4016s] ### Creating PhyDesignMc. totSessionCpu=1:06:56 mem=1241.5M
[03/14 20:18:43   4016s] OPERPROF: Starting DPlace-Init at level 1, MEM:1241.5M
[03/14 20:18:43   4016s] #spOpts: N=45 mergeVia=F 
[03/14 20:18:43   4016s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1241.5M
[03/14 20:18:43   4016s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1241.5M
[03/14 20:18:43   4016s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 20:18:43   4016s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 20:18:43   4016s] SiteArray: use 391,920 bytes
[03/14 20:18:43   4016s] SiteArray: current memory after site array memory allocation 1241.5M
[03/14 20:18:43   4016s] SiteArray: FP blocked sites are writable
[03/14 20:18:43   4016s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 20:18:43   4016s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1241.5M
[03/14 20:18:43   4016s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.056, MEM:1241.5M
[03/14 20:18:43   4016s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.094, MEM:1241.5M
[03/14 20:18:43   4016s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.103, MEM:1241.5M
[03/14 20:18:43   4016s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1241.5MB).
[03/14 20:18:43   4016s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.154, MEM:1241.5M
[03/14 20:18:43   4016s] ### Creating PhyDesignMc, finished. totSessionCpu=1:06:57 mem=1241.5M
[03/14 20:18:43   4016s] 
[03/14 20:18:43   4016s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[03/14 20:18:43   4016s] ### Creating LA Mngr. totSessionCpu=1:06:57 mem=1241.5M
[03/14 20:18:43   4016s] ### Creating LA Mngr, finished. totSessionCpu=1:06:57 mem=1241.5M
[03/14 20:18:47   4020s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1260.6M
[03/14 20:18:47   4020s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1260.6M
[03/14 20:18:47   4020s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 20:18:47   4020s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/14 20:18:47   4020s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 20:18:47   4020s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/14 20:18:47   4020s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 20:18:47   4020s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 20:18:47   4020s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.23|  -161.23|       0|       0|       0|  82.29|          |         |
[03/14 20:18:47   4020s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 20:18:48   4021s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.23|  -161.23|       0|       0|       0|  82.29| 0:00:00.0|  1260.6M|
[03/14 20:18:48   4021s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 20:18:48   4021s] **** Begin NDR-Layer Usage Statistics ****
[03/14 20:18:48   4021s] Layer 3 has 86 constrained nets 
[03/14 20:18:48   4021s] Layer 4 has 75 constrained nets 
[03/14 20:18:48   4021s] Layer 7 has 43 constrained nets 
[03/14 20:18:48   4021s] Layer 9 has 19 constrained nets 
[03/14 20:18:48   4021s] **** End NDR-Layer Usage Statistics ****
[03/14 20:18:48   4021s] 
[03/14 20:18:48   4021s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1260.6M) ***
[03/14 20:18:48   4021s] 
[03/14 20:18:48   4021s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.14
[03/14 20:18:48   4021s] *** DrvOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 1:07:01.1/1:16:13.8 (0.9), mem = 1241.5M
[03/14 20:18:48   4021s] End: GigaOpt postEco DRV Optimization
[03/14 20:18:48   4021s] GigaOpt: WNS changes after routing: -0.224 -> -0.227 (bump = 0.003)
[03/14 20:18:48   4021s] GigaOpt: WNS bump threshold: -10.1
[03/14 20:18:48   4021s] Begin: GigaOpt postEco optimization
[03/14 20:18:48   4021s] Info: 26 nets with fixed/cover wires excluded.
[03/14 20:18:48   4021s] Info: 86 clock nets excluded from IPO operation.
[03/14 20:18:48   4021s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:01.4/1:16:14.1 (0.9), mem = 1241.5M
[03/14 20:18:48   4021s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.15
[03/14 20:18:48   4021s] PhyDesignGrid: maxLocalDensity 1.00
[03/14 20:18:48   4021s] ### Creating PhyDesignMc. totSessionCpu=1:07:01 mem=1241.5M
[03/14 20:18:48   4021s] OPERPROF: Starting DPlace-Init at level 1, MEM:1241.5M
[03/14 20:18:48   4021s] #spOpts: N=45 mergeVia=F 
[03/14 20:18:48   4021s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1241.5M
[03/14 20:18:48   4021s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.047, MEM:1241.5M
[03/14 20:18:48   4021s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1241.5MB).
[03/14 20:18:48   4021s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.088, MEM:1241.5M
[03/14 20:18:48   4021s] ### Creating PhyDesignMc, finished. totSessionCpu=1:07:02 mem=1241.5M
[03/14 20:18:48   4021s] 
[03/14 20:18:48   4021s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[03/14 20:18:48   4021s] ### Creating LA Mngr. totSessionCpu=1:07:02 mem=1241.5M
[03/14 20:18:48   4021s] ### Creating LA Mngr, finished. totSessionCpu=1:07:02 mem=1241.5M
[03/14 20:18:52   4025s] *info: 86 clock nets excluded
[03/14 20:18:52   4025s] *info: 2 special nets excluded.
[03/14 20:18:52   4025s] *info: 173 no-driver nets excluded.
[03/14 20:18:52   4025s] *info: 26 nets with fixed/cover wires excluded.
[03/14 20:18:53   4026s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25911.7
[03/14 20:18:53   4026s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 20:18:53   4026s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -161.225 Density 82.29
[03/14 20:18:53   4026s] Optimizer WNS Pass 0
[03/14 20:18:53   4026s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.227ns TNS -161.225ns; HEPG WNS -0.227ns TNS -161.225ns; all paths WNS -0.227ns TNS -161.225ns; Real time 0:27:47
[03/14 20:18:53   4026s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1260.6M
[03/14 20:18:53   4026s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1260.6M
[03/14 20:18:53   4026s] Active Path Group: reg2reg  
[03/14 20:18:53   4026s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:18:53   4026s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 20:18:53   4026s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:18:53   4026s] |  -0.227|   -0.227|-161.225| -161.225|    82.29%|   0:00:00.0| 1276.6M|default_emulate_view|  reg2reg| latched_store_reg/D                         |
[03/14 20:18:59   4032s] |  -0.227|   -0.227|-161.230| -161.230|    82.29%|   0:00:06.0| 1276.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:18:59   4032s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:18:59   4032s] 
[03/14 20:18:59   4032s] *** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=1276.6M) ***
[03/14 20:18:59   4032s] 
[03/14 20:18:59   4032s] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=1276.6M) ***
[03/14 20:18:59   4032s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.227ns TNS -161.230ns; HEPG WNS -0.227ns TNS -161.230ns; all paths WNS -0.227ns TNS -161.230ns; Real time 0:27:53
[03/14 20:18:59   4032s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -161.23[03/14 20:18:59   4032s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.10
0 Density 82.29
[03/14 20:18:59   4032s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1276.6M
[03/14 20:18:59   4032s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1276.6M
[03/14 20:19:00   4032s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1276.6M
[03/14 20:19:00   4032s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.044, MEM:1276.6M
[03/14 20:19:00   4032s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.082, MEM:1276.6M
[03/14 20:19:00   4032s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.082, MEM:1276.6M
[03/14 20:19:00   4032s] OPERPROF: Starting RefinePlace at level 1, MEM:1276.6M
[03/14 20:19:00   4032s] *** Starting place_detail (1:07:13 mem=1276.6M) ***
[03/14 20:19:00   4032s] Total net bbox length = 1.451e+05 (6.304e+04 8.209e+04) (ext = 6.472e+03)
[03/14 20:19:00   4032s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:19:00   4032s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1276.6M
[03/14 20:19:00   4032s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1276.6M
[03/14 20:19:00   4033s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1276.6M
[03/14 20:19:00   4033s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1276.6M
[03/14 20:19:00   4033s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1276.6M
[03/14 20:19:00   4033s] Starting refinePlace ...
[03/14 20:19:00   4033s] 
[03/14 20:19:00   4033s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 20:19:00   4033s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:19:00   4033s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1276.6MB) @(1:07:13 - 1:07:14).
[03/14 20:19:00   4033s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:19:00   4033s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1276.6MB
[03/14 20:19:00   4033s] Statistics of distance of Instance movement in refine placement:
[03/14 20:19:00   4033s]   maximum (X+Y) =         0.00 um
[03/14 20:19:00   4033s]   mean    (X+Y) =         0.00 um
[03/14 20:19:00   4033s] Total instances moved : 0
[03/14 20:19:00   4033s] Summary Report:
[03/14 20:19:00   4033s] Instances move: 0 (out of 13578 movable)
[03/14 20:19:00   4033s] Instances flipped: 0
[03/14 20:19:00   4033s] Mean displacement: 0.00 um
[03/14 20:19:00   4033s] Max displacement: 0.00 um 
[03/14 20:19:00   4033s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.650, REAL:0.649, MEM:1276.6M
[03/14 20:19:00   4033s] Total net bbox length = 1.451e+05 (6.304e+04 8.209e+04) (ext = 6.472e+03)
[03/14 20:19:00   4033s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1276.6MB
[03/14 20:19:00   4033s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1276.6MB) @(1:07:13 - 1:07:14).
[03/14 20:19:00   4033s] *** Finished place_detail (1:07:14 mem=1276.6M) ***
[03/14 20:19:00   4033s] OPERPROF: Finished RefinePlace at level 1, CPU:0.730, REAL:0.740, MEM:1276.6M
[03/14 20:19:00   4033s] *** maximum move = 0.00 um ***
[03/14 20:19:00   4033s] *** Finished re-routing un-routed nets (1276.6M) ***
[03/14 20:19:01   4033s] OPERPROF: Starting DPlace-Init at level 1, MEM:1276.6M
[03/14 20:19:01   4033s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1276.6M
[03/14 20:19:01   4033s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1276.6M
[03/14 20:19:01   4033s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.077, MEM:1276.6M
[03/14 20:19:01   4034s] 
[03/14 20:19:01   4034s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1276.6M) ***
[03/14 20:19:01   4034s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.10
[03/14 20:19:01   4034s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -161.230 Density 82.29
[03/14 20:19:01   4034s] **** Begin NDR-Layer Usage Statistics ****
[03/14 20:19:01   4034s] Layer 3 has 86 constrained nets 
[03/14 20:19:01   4034s] Layer 4 has 75 constrained nets 
[03/14 20:19:01   4034s] Layer 7 has 43 constrained nets 
[03/14 20:19:01   4034s] Layer 9 has 19 constrained nets 
[03/14 20:19:01   4034s] **** End NDR-Layer Usage Statistics ****
[03/14 20:19:01   4034s] 
[03/14 20:19:01   4034s] *** Finish post-CTS Setup Fixing (cpu=0:00:07.8 real=0:00:08.0 mem=1276.6M) ***
[03/14 20:19:01   4034s] 
[03/14 20:19:01   4034s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25911.7
[03/14 20:19:01   4034s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.15
[03/14 20:19:01   4034s] *** SetupOpt [finish] : cpu/real = 0:00:13.0/0:00:13.1 (1.0), totSession cpu/real = 1:07:14.4/1:16:27.2 (0.9), mem = 1241.5M
[03/14 20:19:01   4034s] End: GigaOpt postEco optimization
[03/14 20:19:01   4034s] GigaOpt: WNS changes after postEco optimization: -0.224 -> -0.227 (bump = 0.003)
[03/14 20:19:01   4034s] GigaOpt: Skipping nonLegal postEco optimization
[03/14 20:19:01   4034s] Design TNS changes after trial route: -158.802 -> -161.230
[03/14 20:19:01   4034s] Begin: GigaOpt TNS recovery
[03/14 20:19:01   4034s] Info: 26 nets with fixed/cover wires excluded.
[03/14 20:19:01   4034s] Info: 86 clock nets excluded from IPO operation.
[03/14 20:19:01   4034s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:14.8/1:16:27.7 (0.9), mem = 1241.5M
[03/14 20:19:01   4034s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25911.16
[03/14 20:19:01   4034s] PhyDesignGrid: maxLocalDensity 1.00
[03/14 20:19:01   4034s] ### Creating PhyDesignMc. totSessionCpu=1:07:15 mem=1241.5M
[03/14 20:19:01   4034s] OPERPROF: Starting DPlace-Init at level 1, MEM:1241.5M
[03/14 20:19:01   4034s] #spOpts: N=45 mergeVia=F 
[03/14 20:19:01   4034s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1241.5M
[03/14 20:19:01   4034s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1241.5M
[03/14 20:19:01   4034s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1241.5MB).
[03/14 20:19:01   4034s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:1241.5M
[03/14 20:19:02   4035s] ### Creating PhyDesignMc, finished. totSessionCpu=1:07:15 mem=1241.5M
[03/14 20:19:02   4035s] 
[03/14 20:19:02   4035s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[03/14 20:19:02   4035s] ### Creating LA Mngr. totSessionCpu=1:07:15 mem=1241.5M
[03/14 20:19:02   4035s] ### Creating LA Mngr, finished. totSessionCpu=1:07:15 mem=1241.5M
[03/14 20:19:05   4038s] *info: 86 clock nets excluded
[03/14 20:19:05   4038s] *info: 2 special nets excluded.
[03/14 20:19:05   4038s] *info: 173 no-driver nets excluded.
[03/14 20:19:05   4038s] *info: 26 nets with fixed/cover wires excluded.
[03/14 20:19:06   4039s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25911.8
[03/14 20:19:06   4039s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 20:19:07   4039s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -161.230 Density 82.29
[03/14 20:19:07   4039s] Optimizer TNS Opt
[03/14 20:19:07   4039s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.227ns TNS -161.230ns; HEPG WNS -0.227ns TNS -161.230ns; all paths WNS -0.227ns TNS -161.230ns; Real time 0:28:01
[03/14 20:19:07   4039s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1260.6M
[03/14 20:19:07   4039s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1260.6M
[03/14 20:19:07   4040s] Active Path Group: reg2reg  
[03/14 20:19:07   4040s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:19:07   4040s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[03/14 20:19:07   4040s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:19:07   4040s] |  -0.227|   -0.227|-161.230| -161.230|    82.29%|   0:00:00.0| 1276.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:19:28   4060s] |  -0.227|   -0.227|-161.141| -161.141|    82.42%|   0:00:21.0| 1276.6M|default_emulate_view|  reg2reg| reg_op1_reg[30]/D                           |
[03/14 20:19:37   4070s] |  -0.227|   -0.227|-161.130| -161.130|    82.45%|   0:00:09.0| 1276.6M|default_emulate_view|  reg2reg| reg_out_reg[26]/D                           |
[03/14 20:19:43   4075s] |  -0.227|   -0.227|-160.822| -160.822|    82.47%|   0:00:06.0| 1270.1M|default_emulate_view|  reg2reg| reg_op2_reg[28]/D                           |
[03/14 20:19:48   4080s] |  -0.227|   -0.227|-160.605| -160.605|    82.48%|   0:00:05.0| 1269.6M|default_emulate_view|  reg2reg| reg_op2_reg[8]/D                            |
[03/14 20:19:52   4085s] |  -0.227|   -0.227|-159.803| -159.803|    82.49%|   0:00:04.0| 1269.6M|default_emulate_view|  reg2reg| reg_op2_reg[17]/D                           |
[03/14 20:19:56   4088s] |  -0.227|   -0.227|-159.558| -159.558|    82.52%|   0:00:04.0| 1269.6M|default_emulate_view|  reg2reg| cpuregs_reg[31][22]/D                       |
[03/14 20:19:56   4089s] |  -0.227|   -0.227|-159.557| -159.557|    82.52%|   0:00:00.0| 1269.6M|default_emulate_view|  reg2reg| cpuregs_reg[31][22]/D                       |
[03/14 20:20:03   4095s] |  -0.227|   -0.227|-159.430| -159.430|    82.53%|   0:00:07.0| 1271.6M|default_emulate_view|  reg2reg| reg_out_reg[12]/D                           |
[03/14 20:20:08   4100s] |  -0.227|   -0.227|-159.294| -159.294|    82.55%|   0:00:05.0| 1271.6M|default_emulate_view|  reg2reg| reg_out_reg[10]/D                           |
[03/14 20:20:12   4104s] |  -0.227|   -0.227|-159.204| -159.204|    82.57%|   0:00:04.0| 1271.6M|default_emulate_view|  reg2reg| cpuregs_reg[24][18]/D                       |
[03/14 20:20:12   4104s] |  -0.227|   -0.227|-159.197| -159.197|    82.57%|   0:00:00.0| 1271.6M|default_emulate_view|  reg2reg| cpuregs_reg[24][18]/D                       |
[03/14 20:20:17   4109s] |  -0.227|   -0.227|-158.908| -158.908|    82.58%|   0:00:05.0| 1271.6M|default_emulate_view|  reg2reg| mem_addr_reg[12]/D                          |
[03/14 20:20:17   4109s] |  -0.227|   -0.227|-158.893| -158.893|    82.58%|   0:00:00.0| 1271.6M|default_emulate_view|  reg2reg| mem_addr_reg[12]/D                          |
[03/14 20:20:17   4110s] |  -0.227|   -0.227|-158.881| -158.881|    82.58%|   0:00:00.0| 1271.6M|default_emulate_view|  reg2reg| mem_addr_reg[12]/D                          |
[03/14 20:20:20   4113s] |  -0.227|   -0.227|-158.822| -158.822|    82.59%|   0:00:03.0| 1271.6M|default_emulate_view|  reg2reg| count_instr_reg[49]/D                       |
[03/14 20:20:25   4117s] |  -0.227|   -0.227|-158.802| -158.802|    82.61%|   0:00:05.0| 1271.6M|default_emulate_view|  reg2reg| count_instr_reg[38]/D                       |
[03/14 20:20:28   4121s] |  -0.227|   -0.227|-158.793| -158.793|    82.65%|   0:00:03.0| 1271.6M|default_emulate_view|  reg2reg| count_cycle_reg[38]/D                       |
[03/14 20:20:42   4134s] |  -0.227|   -0.227|-158.910| -158.910|    82.78%|   0:00:14.0| 1271.6M|default_emulate_view|  reg2reg| count_cycle_reg[37]/D                       |
[03/14 20:20:48   4140s] |  -0.227|   -0.227|-158.768| -158.768|    82.84%|   0:00:06.0| 1290.7M|default_emulate_view|  reg2reg| cpuregs_reg[2][25]/D                        |
[03/14 20:20:58   4150s] |  -0.227|   -0.227|-158.728| -158.728|    82.90%|   0:00:10.0| 1271.6M|default_emulate_view|  reg2reg| cpuregs_reg[1][22]/D                        |
[03/14 20:21:07   4159s] |  -0.227|   -0.227|-158.804| -158.804|    82.99%|   0:00:09.0| 1271.6M|default_emulate_view|  reg2reg| cpuregs_reg[2][5]/D                         |
[03/14 20:21:09   4161s] |  -0.227|   -0.227|-158.795| -158.795|    82.99%|   0:00:02.0| 1271.6M|default_emulate_view|  reg2reg| cpuregs_reg[2][5]/D                         |
[03/14 20:21:15   4167s] |  -0.227|   -0.227|-158.779| -158.779|    83.03%|   0:00:06.0| 1271.6M|default_emulate_view|  reg2reg| count_instr_reg[10]/D                       |
[03/14 20:21:16   4167s] |  -0.227|   -0.227|-158.778| -158.778|    83.03%|   0:00:01.0| 1271.6M|default_emulate_view|  reg2reg| count_instr_reg[10]/D                       |
[03/14 20:21:16   4168s] |  -0.227|   -0.227|-158.771| -158.771|    83.04%|   0:00:00.0| 1271.6M|default_emulate_view|  reg2reg| count_instr_reg[10]/D                       |
[03/14 20:21:18   4170s] |  -0.227|   -0.227|-158.748| -158.748|    83.04%|   0:00:02.0| 1271.6M|default_emulate_view|  reg2reg| mem_rdata_q_reg[24]/SE                      |
[03/14 20:21:25   4176s] |  -0.227|   -0.227|-158.747| -158.747|    83.07%|   0:00:07.0| 1271.6M|default_emulate_view|  reg2reg| cpuregs_reg[11][4]/D                        |
[03/14 20:21:26   4178s] |  -0.227|   -0.227|-158.744| -158.744|    83.08%|   0:00:01.0| 1271.6M|default_emulate_view|  reg2reg| cpuregs_reg[11][4]/D                        |
[03/14 20:21:33   4184s] |  -0.227|   -0.227|-158.722| -158.722|    83.09%|   0:00:07.0| 1271.6M|default_emulate_view|  reg2reg| cpuregs_reg[16][7]/D                        |
[03/14 20:21:35   4186s] |  -0.227|   -0.227|-158.724| -158.724|    83.10%|   0:00:02.0| 1271.6M|default_emulate_view|  reg2reg| latched_branch_reg/D                        |
[03/14 20:21:35   4186s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[03/14 20:21:35   4186s] 
[03/14 20:21:35   4186s] *** Finish Core Optimize Step (cpu=0:02:27 real=0:02:28 mem=1271.6M) ***
[03/14 20:21:35   4186s] 
[03/14 20:21:35   4186s] *** Finished Optimize Step Cumulative (cpu=0:02:27 real=0:02:28 mem=1271.6M) ***
[03/14 20:21:35   4186s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.227ns TNS -158.723ns; HEPG WNS -0.227ns TNS -158.723ns; all paths WNS -0.227ns TNS -158.723ns; Real time 0:30:29
[03/14 20:21:35   4186s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -158.724 Density 83.10
[03/14 20:21:35   4186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25911.11
[03/14 20:21:35   4187s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1271.6M
[03/14 20:21:35   4187s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1271.6M
[03/14 20:21:35   4187s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1271.6M
[03/14 20:21:35   4187s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.069, MEM:1271.6M
[03/14 20:21:35   4187s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.126, MEM:1271.6M
[03/14 20:21:35   4187s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.127, MEM:1271.6M
[03/14 20:21:35   4187s] OPERPROF: Starting RefinePlace at level 1, MEM:1271.6M
[03/14 20:21:35   4187s] *** Starting place_detail (1:09:47 mem=1271.6M) ***
[03/14 20:21:35   4187s] Total net bbox length = 1.454e+05 (6.317e+04 8.221e+04) (ext = 6.423e+03)
[03/14 20:21:35   4187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:21:35   4187s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1271.6M
[03/14 20:21:35   4187s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1271.6M
[03/14 20:21:36   4187s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1271.6M
[03/14 20:21:36   4187s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1271.6M
[03/14 20:21:36   4187s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1271.6M
[03/14 20:21:36   4187s] Starting refinePlace ...
[03/14 20:21:36   4187s] 
[03/14 20:21:36   4187s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[03/14 20:21:36   4188s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:21:36   4188s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=1271.6MB) @(1:09:48 - 1:09:48).
[03/14 20:21:36   4188s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 20:21:36   4188s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1271.6MB
[03/14 20:21:36   4188s] Statistics of distance of Instance movement in refine placement:
[03/14 20:21:36   4188s]   maximum (X+Y) =         0.00 um
[03/14 20:21:36   4188s]   mean    (X+Y) =         0.00 um
[03/14 20:21:36   4188s] Total instances moved : 0
[03/14 20:21:36   4188s] Summary Report:
[03/14 20:21:36   4188s] Instances move: 0 (out of 13622 movable)
[03/14 20:21:36   4188s] Instances flipped: 0
[03/14 20:21:36   4188s] Mean displacement: 0.00 um
[03/14 20:21:36   4188s] Max displacement: 0.00 um 
[03/14 20:21:36   4188s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.880, REAL:0.893, MEM:1271.6M
[03/14 20:21:36   4188s] Total net bbox length = 1.454e+05 (6.317e+04 8.221e+04) (ext = 6.423e+03)
[03/14 20:21:36   4188s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1271.6MB
[03/14 20:21:36   4188s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1271.6MB) @(1:09:47 - 1:09:48).
[03/14 20:21:36   4188s] *** Finished place_detail (1:09:48 mem=1271.6M) ***
[03/14 20:21:36   4188s] OPERPROF: Finished RefinePlace at level 1, CPU:1.050, REAL:1.061, MEM:1271.6M
[03/14 20:21:37   4188s] *** maximum move = 0.00 um ***
[03/14 20:21:37   4188s] *** Finished re-routing un-routed nets (1271.6M) ***
[03/14 20:21:37   4188s] OPERPROF: Starting DPlace-Init at level 1, MEM:1271.6M
[03/14 20:21:37   4188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1271.6M
[03/14 20:21:37   4188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:1271.6M
[03/14 20:21:37   4188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.123, MEM:1271.6M
[03/14 20:21:37   4189s] 
[03/14 20:21:37   4189s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=1271.6M) ***
[03/14 20:21:37   4189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25911.11
[03/14 20:21:37   4189s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -158.724 Density 83.25
[03/14 20:21:37   4189s] **** Begin NDR-Layer Usage Statistics ****
[03/14 20:21:37   4189s] Layer 3 has 86 constrained nets 
[03/14 20:21:37   4189s] Layer 4 has 76 constrained nets 
[03/14 20:21:37   4189s] Layer 7 has 43 constrained nets 
[03/14 20:21:37   4189s] Layer 9 has 19 constrained nets 
[03/14 20:21:37   4189s] **** End NDR-Layer Usage Statistics ****
[03/14 20:21:37   4189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25911.8
[03/14 20:21:37   4189s] 
[03/14 20:21:37   4189s] *** Finish post-CTS Setup Fixing (cpu=0:02:30 real=0:02:31 mem=1271.6M) ***
[03/14 20:21:37   4189s] 
[03/14 20:21:38   4189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25911.16
[03/14 20:21:38   4189s] *** SetupOpt [finish] : cpu/real = 0:02:34.8/0:02:36.2 (1.0), totSession cpu/real = 1:09:49.6/1:19:03.8 (0.9), mem = 1236.5M
[03/14 20:21:38   4189s] End: GigaOpt TNS recovery
[03/14 20:21:38   4189s] *** Steiner Routed Nets: 0.726%; Threshold: 100; Threshold for Hold: 100
[03/14 20:21:38   4189s] ### Creating LA Mngr. totSessionCpu=1:09:50 mem=1236.5M
[03/14 20:21:38   4189s] ### Creating LA Mngr, finished. totSessionCpu=1:09:50 mem=1236.5M
[03/14 20:21:38   4189s] Re-routed 0 nets
[03/14 20:21:38   4189s] No multi-vt cells found. Aborting this optimization step
[03/14 20:21:38   4189s] #optDebug: fT-D <X 1 0 0 0>
[03/14 20:21:38   4189s] #optDebug: fT-D <X 1 0 0 0>
[03/14 20:21:38   4189s] 
[03/14 20:21:38   4189s] Active setup views:
[03/14 20:21:38   4189s]  default_emulate_view
[03/14 20:21:38   4189s]   Dominating endpoints: 0
[03/14 20:21:38   4189s]   Dominating TNS: -0.000
[03/14 20:21:38   4189s] 
[03/14 20:21:38   4190s] Extraction called for design 'picorv32' of instances=13647 and nets=15478 using extraction engine 'pre_route' .
[03/14 20:21:38   4190s] pre_route RC Extraction called for design picorv32.
[03/14 20:21:38   4190s] RC Extraction called in multi-corner(1) mode.
[03/14 20:21:38   4190s] RCMode: PreRoute
[03/14 20:21:38   4190s]       RC Corner Indexes            0   
[03/14 20:21:38   4190s] Capacitance Scaling Factor   : 1.00000 
[03/14 20:21:38   4190s] Resistance Scaling Factor    : 1.00000 
[03/14 20:21:38   4190s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 20:21:38   4190s] Clock Res. Scaling Factor    : 1.00000 
[03/14 20:21:38   4190s] Shrink Factor                : 1.00000
[03/14 20:21:38   4190s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 20:21:38   4190s] Using capacitance table file ...
[03/14 20:21:38   4190s] Initializing multi-corner capacitance tables ... 
[03/14 20:21:38   4190s] Initializing multi-corner resistance tables ...
[03/14 20:21:39   4190s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1176.531M)
[03/14 20:21:39   4190s] [PSP]    Started earlyGlobalRoute kernel
[03/14 20:21:39   4190s] [PSP]    Initial Peak syMemory usage = 1176.5 MB
[03/14 20:21:39   4190s] (I)       Reading DB...
[03/14 20:21:39   4190s] (I)       Read data from FE... (mem=1176.5M)
[03/14 20:21:39   4190s] (I)       Read nodes and places... (mem=1176.5M)
[03/14 20:21:39   4190s] (I)       Done Read nodes and places (cpu=0.030s, mem=1178.7M)
[03/14 20:21:39   4190s] (I)       Read nets... (mem=1178.7M)
[03/14 20:21:39   4190s] (I)       Done Read nets (cpu=0.130s, mem=1180.7M)
[03/14 20:21:39   4190s] (I)       Done Read data from FE (cpu=0.160s, mem=1180.7M)
[03/14 20:21:39   4190s] (I)       before initializing RouteDB syMemory usage = 1180.7 MB
[03/14 20:21:39   4190s] (I)       congestionReportName   : 
[03/14 20:21:39   4190s] (I)       layerRangeFor2DCongestion : 
[03/14 20:21:39   4190s] (I)       buildTerm2TermWires    : 0
[03/14 20:21:39   4190s] (I)       doTrackAssignment      : 1
[03/14 20:21:39   4190s] (I)       dumpBookshelfFiles     : 0
[03/14 20:21:39   4190s] (I)       numThreads             : 1
[03/14 20:21:39   4190s] (I)       bufferingAwareRouting  : false
[03/14 20:21:39   4190s] (I)       honorPin               : false
[03/14 20:21:39   4190s] (I)       honorPinGuide          : true
[03/14 20:21:39   4190s] (I)       honorPartition         : false
[03/14 20:21:39   4190s] (I)       honorPartitionAllowFeedthru: false
[03/14 20:21:39   4190s] (I)       allowPartitionCrossover: false
[03/14 20:21:39   4190s] (I)       honorSingleEntry       : true
[03/14 20:21:39   4190s] (I)       honorSingleEntryStrong : true
[03/14 20:21:39   4190s] (I)       handleViaSpacingRule   : false
[03/14 20:21:39   4190s] (I)       handleEolSpacingRule   : false
[03/14 20:21:39   4190s] (I)       PDConstraint           : none
[03/14 20:21:39   4190s] (I)       expBetterNDRHandling   : false
[03/14 20:21:39   4190s] (I)       [03/14 20:21:39   4190s] [NR-eGR] honorMsvRouteConstraint: false
routingEffortLevel     : 3
[03/14 20:21:39   4190s] (I)       effortLevel            : standard
[03/14 20:21:39   4190s] (I)       relaxedTopLayerCeiling : 127
[03/14 20:21:39   4190s] (I)       relaxedBottomLayerFloor: 2
[03/14 20:21:39   4190s] (I)       numRowsPerGCell        : 1
[03/14 20:21:39   4190s] (I)       speedUpLargeDesign     : 0
[03/14 20:21:39   4190s] (I)       multiThreadingTA       : 1
[03/14 20:21:39   4190s] (I)       optimizationMode       : false
[03/14 20:21:39   4190s] (I)       routeSecondPG          : false
[03/14 20:21:39   4190s] (I)       scenicRatioForLayerRelax: 0.00
[03/14 20:21:39   4190s] (I)       detourLimitForLayerRelax: 0.00
[03/14 20:21:39   4190s] (I)       punchThroughDistance   : 500.00
[03/14 20:21:39   4190s] (I)       [03/14 20:21:39   4190s] [NR-eGR] honorClockSpecNDR      : 0
[03/14 20:21:39   4190s] [NR-eGR] minRouteLayer          : 2
[03/14 20:21:39   4190s] [NR-eGR] maxRouteLayer          : 127
scenicBound            : 1.15
[03/14 20:21:39   4190s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 20:21:39   4190s] (I)       source-to-sink ratio   : 0.00
[03/14 20:21:39   4190s] (I)       targetCongestionRatioH : 1.00
[03/14 20:21:39   4190s] (I)       targetCongestionRatioV : 1.00
[03/14 20:21:39   4190s] (I)       layerCongestionRatio   : 0.70
[03/14 20:21:39   4190s] (I)       m1CongestionRatio      : 0.10
[03/14 20:21:39   4190s] (I)       m2m3CongestionRatio    : 0.70
[03/14 20:21:39   4190s] (I)       localRouteEffort       : 1.00
[03/14 20:21:39   4190s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 20:21:39   4190s] (I)       supplyScaleFactorH     : 1.00
[03/14 20:21:39   4190s] (I)       supplyScaleFactorV     : 1.00
[03/14 20:21:39   4190s] (I)       highlight3DOverflowFactor: 0.00
[03/14 20:21:39   4190s] (I)       routeVias              : 
[03/14 20:21:39   4190s] (I)       readTROption           : true
[03/14 20:21:39   4190s] (I)       extraSpacingFactor     : 1.00
[03/14 20:21:39   4190s] (I)       routeSelectedNetsOnly  : false
[03/14 20:21:39   4190s] (I)       clkNetUseMaxDemand     : false
[03/14 20:21:39   4190s] (I)       extraDemandForClocks   : 0
[03/14 20:21:39   4190s] (I)       [03/14 20:21:39   4190s] [NR-eGR] numTracksPerClockWire  : 0
steinerRemoveLayers    : false
[03/14 20:21:39   4190s] (I)       demoteLayerScenicScale : 1.00
[03/14 20:21:39   4190s] (I)       nonpreferLayerCostScale : 100.00
[03/14 20:21:39   4190s] (I)       similarTopologyRoutingFast : false
[03/14 20:21:39   4190s] (I)       spanningTreeRefinement : false
[03/14 20:21:39   4190s] (I)       spanningTreeRefinementAlpha : -1.00
[03/14 20:21:39   4190s] (I)       starting read tracks
[03/14 20:21:39   4190s] (I)       build grid graph
[03/14 20:21:39   4190s] (I)       build grid graph start
[03/14 20:21:39   4190s] (I)       build grid graph end
[03/14 20:21:39   4190s] [NR-eGR] metal1 has no routable track
[03/14 20:21:39   4190s] [NR-eGR] metal2 has single uniform track structure
[03/14 20:21:39   4190s] [NR-eGR] metal3 has single uniform track structure
[03/14 20:21:39   4190s] [NR-eGR] metal4 has single uniform track structure
[03/14 20:21:39   4190s] [NR-eGR] metal5 has single uniform track structure
[03/14 20:21:39   4190s] [NR-eGR] metal6 has single uniform track structure
[03/14 20:21:39   4190s] [NR-eGR] metal7 has single uniform track structure
[03/14 20:21:39   4190s] [NR-eGR] metal8 has single uniform track structure
[03/14 20:21:39   4190s] [NR-eGR] metal9 has single uniform track structure
[03/14 20:21:39   4190s] [NR-eGR] metal10 has single uniform track structure
[03/14 20:21:39   4190s] (I)       ===========================================================================
[03/14 20:21:39   4190s] (I)       == Report All Rule Vias ==
[03/14 20:21:39   4190s] (I)       ===========================================================================
[03/14 20:21:39   4190s] (I)        Via Rule : (Default)
[03/14 20:21:39   4190s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 20:21:39   4190s] (I)       ---------------------------------------------------------------------------
[03/14 20:21:39   4190s] (I)        1    9 : via1_8                      9 : via1_8                   
[03/14 20:21:39   4190s] (I)        2   10 : via2_8                     10 : via2_8                   
[03/14 20:21:39   4190s] (I)        3   19 : via3_2                     19 : via3_2                   
[03/14 20:21:39   4190s] (I)        4   22 : via4_0                     22 : via4_0                   
[03/14 20:21:39   4190s] (I)        5   23 : via5_0                     23 : via5_0                   
[03/14 20:21:39   4190s] (I)        6   24 : via6_0                     24 : via6_0                   
[03/14 20:21:39   4190s] (I)        7   25 : via7_0                     25 : via7_0                   
[03/14 20:21:39   4190s] (I)        8   26 : via8_0                     26 : via8_0                   
[03/14 20:21:39   4190s] (I)        9   27 : via9_0                     27 : via9_0                   
[03/14 20:21:39   4190s] (I)       10    0 : ---                         0 : ---                      
[03/14 20:21:39   4190s] (I)       ===========================================================================
[03/14 20:21:39   4190s] [NR-eGR] Read 38759 PG shapes in 0.010 seconds
[03/14 20:21:39   4190s] 
[03/14 20:21:39   4190s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 20:21:39   4190s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=38759 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 20:21:39   4190s] [NR-eGR] Num Prerouted Nets = 26  Num Prerouted Wires = 6174
[03/14 20:21:39   4190s] (I)       readDataFromPlaceDB
[03/14 20:21:39   4190s] (I)       Read net information..
[03/14 20:21:39   4190s] (I)       Read testcase time = 0.010 seconds
[03/14 20:21:39   4190s] 
[03/14 20:21:39   4190s] [NR-eGR] Read numTotalNets=14603  numIgnoredNets=26
[03/14 20:21:39   4190s] (I)       early_global_route_priority property id does not exist.
[03/14 20:21:39   4190s] (I)       Start initializing grid graph
[03/14 20:21:39   4190s] (I)       End initializing grid graph
[03/14 20:21:39   4190s] (I)       Model blockages into capacity
[03/14 20:21:39   4190s] (I)       Read Num Blocks=38759  Num Prerouted Wires=6174  Num CS=0
[03/14 20:21:39   4190s] (I)       Num blockages on layer 1: 7540
[03/14 20:21:39   4190s] (I)       Num blockages on layer 2: 7540
[03/14 20:21:39   4190s] (I)       Num blockages on layer 3: 7540
[03/14 20:21:39   4190s] (I)       Num blockages on layer 4: 7540
[03/14 20:21:39   4190s] (I)       Num blockages on layer 5: 6185
[03/14 20:21:39   4190s] (I)       Num blockages on layer 6: 2414
[03/14 20:21:39   4190s] (I)       Num blockages on layer 7: 0
[03/14 20:21:39   4190s] (I)       Num blockages on layer 8: 0
[03/14 20:21:39   4190s] (I)       Num blockages on layer 9: 0
[03/14 20:21:39   4190s] (I)       Modeling time = 0.010 seconds
[03/14 20:21:39   4190s] 
[03/14 20:21:39   4190s] (I)       Number of ignored nets = 26
[03/14 20:21:39   4190s] (I)       Number of fixed nets = 26.  Ignored: Yes
[03/14 20:21:39   4190s] (I)       Number of clock nets = 86.  Ignored: No
[03/14 20:21:39   4190s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 20:21:39   4190s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 20:21:39   4190s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 20:21:39   4190s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 20:21:39   4190s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 20:21:39   4190s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 20:21:39   4190s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 20:21:39   4190s] [NR-eGR] There are 60 clock nets ( 60 with NDR ).
[03/14 20:21:39   4190s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1183.1 MB
[03/14 20:21:39   4190s] (I)       Ndr track 0 does not exist
[03/14 20:21:39   4190s] (I)       Ndr track 0 does not exist
[03/14 20:21:39   4190s] (I)       Layer1  viaCost=200.00
[03/14 20:21:39   4190s] (I)       Layer2  viaCost=200.00
[03/14 20:21:39   4190s] (I)       Layer3  viaCost=100.00
[03/14 20:21:39   4190s] (I)       Layer4  viaCost=100.00
[03/14 20:21:39   4190s] (I)       Layer5  viaCost=100.00
[03/14 20:21:39   4190s] (I)       Layer6  viaCost=100.00
[03/14 20:21:39   4190s] (I)       Layer7  viaCost=100.00
[03/14 20:21:39   4190s] (I)       Layer8  viaCost=100.00
[03/14 20:21:39   4190s] (I)       Layer9  viaCost=100.00
[03/14 20:21:39   4190s] (I)       ---------------------Grid Graph Info--------------------
[03/14 20:21:39   4190s] (I)       Routing area        : (2760, 2520) - (340480, 338240)
[03/14 20:21:39   4190s] (I)       Core area           : (8360, 8120) - (332120, 330120)
[03/14 20:21:39   4190s] (I)       Site width          :   380  (dbu)
[03/14 20:21:39   4190s] (I)       Row height          :  2800  (dbu)
[03/14 20:21:39   4190s] (I)       GCell width         :  2800  (dbu)
[03/14 20:21:39   4190s] (I)       GCell height        :  2800  (dbu)
[03/14 20:21:39   4190s] (I)       Grid                :   121   120    10
[03/14 20:21:39   4190s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[03/14 20:21:39   4190s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[03/14 20:21:39   4190s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[03/14 20:21:39   4190s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[03/14 20:21:39   4190s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[03/14 20:21:39   4190s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[03/14 20:21:39   4190s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[03/14 20:21:39   4190s] (I)       First track coord   :     0   190   140   710   420   710  1540  1830  1860  1830
[03/14 20:21:39   4190s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[03/14 20:21:39   4190s] (I)       Total num of tracks :     0   896  1208   607   604   607   201   202   105   101
[03/14 20:21:39   4190s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[03/14 20:21:39   4190s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[03/14 20:21:39   4190s] (I)       --------------------------------------------------------
[03/14 20:21:39   4190s] 
[03/14 20:21:39   4190s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 20:21:39   4190s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680[03/14 20:21:39   4190s] [NR-eGR] ============ Routing rule table ============
[03/14 20:21:39   4190s] [NR-eGR] Rule id: 0  Nets: 14517 
  L9=3200  L10=3360
[03/14 20:21:39   4190s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 20:21:39   4190s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 20:21:39   4190s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/14 20:21:39   4190s] [NR-eGR] Rule id: 1  Nets: 60 
[03/14 20:21:39   4190s] (I)       Pitch:  L1=540  L2=560  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[03/14 20:21:39   4190s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[03/14 20:21:39   4190s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[03/14 20:21:39   4190s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 20:21:39   4190s] [NR-eGR] ========================================
[03/14 20:21:39   4190s] [NR-eGR] 
[03/14 20:21:39   4190s] (I)       blocked tracks on layer2 : = 25404 / 107520 (23.63%)
[03/14 20:21:39   4190s] (I)       blocked tracks on layer3 : = 10092 / 146168 (6.90%)
[03/14 20:21:39   4190s] (I)       blocked tracks on layer4 : = 22040 / 72840 (30.26%)
[03/14 20:21:39   4190s] (I)       blocked tracks on layer5 : = 11252 / 73084 (15.40%)
[03/14 20:21:39   4190s] (I)       blocked tracks on layer6 : = 29291 / 72840 (40.21%)
[03/14 20:21:39   4190s] (I)       blocked tracks on layer7 : = 12240 / 24321 (50.33%)
[03/14 20:21:39   4190s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[03/14 20:21:39   4190s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[03/14 20:21:39   4190s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[03/14 20:21:39   4190s] (I)       After initializing earlyGlobalRoute syMemory usage = 1183.1 MB
[03/14 20:21:39   4190s] (I)       Loading and dumping file time : 0.28 seconds
[03/14 20:21:39   4190s] (I)       ============= Initialization =============
[03/14 20:21:39   4190s] (I)       totalPins=42189  totalGlobalPin=38746 (91.84%)
[03/14 20:21:39   4190s] (I)       total 2D Cap : 24825 = (12705 H, 12120 V)
[03/14 20:21:39   4190s] (I)       ============  Phase 1a Route ============
[03/14 20:21:39   4190s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [9, 10]
[03/14 20:21:39   4190s] (I)       Phase 1a runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=6
[03/14 20:21:39   4190s] (I)       Usage: 1976 = (625 H, 1351 V) = (4.92% H, 11.15% V) = (8.750e+02um H, 1.891e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       ============  Phase 1b Route ============
[03/14 20:21:39   4190s] (I)       Phase 1b runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       Usage: 1976 = (625 H, 1351 V) = (4.92% H, 11.15% V) = (8.750e+02um H, 1.891e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.52% V. EstWL: 2.766400e+03um
[03/14 20:21:39   4190s] (I)       ============  Phase 1c Route ============
[03/14 20:21:39   4190s] (I)       Level2 Grid: 25 x 24
[03/14 20:21:39   4190s] (I)       Phase 1c runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       Usage: 1976 = (625 H, 1351 V) = (4.92% H, 11.15% V) = (8.750e+02um H, 1.891e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       ============  Phase 1d Route ============
[03/14 20:21:39   4190s] (I)       Phase 1d runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       Usage: 1976 = (625 H, 1351 V) = (4.92% H, 11.15% V) = (8.750e+02um H, 1.891e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       ============  Phase 1e Route ============
[03/14 20:21:39   4190s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       Usage: 1983 = (628 H, 1355 V) = (4.94% H, 11.18% V) = (8.792e+02um H, 1.897e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.53% V. EstWL: 2.776200e+03um
[03/14 20:21:39   4190s] [NR-eGR] 
[03/14 20:21:39   4190s] (I)       Phase 1l runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       total 2D Cap : 198720 = (136092 H, 62628 V)
[03/14 20:21:39   4190s] (I)       ============  Phase 1a Route ============
[03/14 20:21:39   4190s] [NR-eGR] Layer group 2: route 60 net(s) in layer range [3, 4]
[03/14 20:21:39   4190s] (I)       Phase 1a runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 20:21:39   4190s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       ============  Phase 1b Route ============
[03/14 20:21:39   4190s] (I)       Phase 1b runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.17% V. EstWL: 2.254000e+02um
[03/14 20:21:39   4190s] (I)       ============  Phase 1c Route ============
[03/14 20:21:39   4190s] (I)       Level2 Grid: 25 x 24
[03/14 20:21:39   4190s] (I)       Phase 1c runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       ============  Phase 1d Route ============
[03/14 20:21:39   4190s] (I)       Phase 1d runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       ============  Phase 1e Route ============
[03/14 20:21:39   4190s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       Usage: 2144 = (715 H, 1429 V) = (0.53% H, 2.28% V) = (1.001e+03um H, 2.001e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.17% V. EstWL: 2.254000e+02um
[03/14 20:21:39   4190s] [NR-eGR] 
[03/14 20:21:39   4190s] (I)       Phase 1l runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       total 2D Cap : 61147 = (24787 H, 36360 V)
[03/14 20:21:39   4190s] (I)       ============  Phase 1a Route ============
[03/14 20:21:39   4190s] [NR-eGR] Layer group 3: route 43 net(s) in layer range [7, 10]
[03/14 20:21:39   4190s] (I)       Phase 1a runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=7
[03/14 20:21:39   4190s] (I)       Usage: 9609 = (3009 H, 6600 V) = (12.14% H, 18.15% V) = (4.213e+03um H, 9.240e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       ============  Phase 1b Route ============
[03/14 20:21:39   4190s] (I)       Phase 1b runs 0.00 seconds
[03/14 20:21:39   4190s] (I)       Usage: 9627 = (3021 H, 6606 V) = (12.19% H, 18.17% V) = (4.229e+03um H, 9.248e+03um V)
[03/14 20:21:39   4190s] (I)       
[03/14 20:21:39   4190s] (I)       earlyGlobalRoute overflow of layer group 3: 2.75% H + 1.60% V. EstWL: 1.047620e+04um
[03/14 20:21:39   4190s] (I)       ============  Phase 1c Route ============
[03/14 20:21:39   4190s] (I)       Level2 Grid: 25 x 24
[03/14 20:21:39   4191s] (I)       Phase 1c runs 0.01 seconds
[03/14 20:21:39   4191s] (I)       Usage: 9626 = (3018 H, 6608 V) = (12.18% H, 18.17% V) = (4.225e+03um H, 9.251e+03um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       ============  Phase 1d Route ============
[03/14 20:21:39   4191s] (I)       Phase 1d runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       Usage: 9626 = (3018 H, 6608 V) = (12.18% H, 18.17% V) = (4.225e+03um H, 9.251e+03um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       ============  Phase 1e Route ============
[03/14 20:21:39   4191s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       Usage: 9626 = (3018 H, 6608 V) = (12.18% H, 18.17% V) = (4.225e+03um H, 9.251e+03um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 2.74% H + 1.56% V. EstWL: 1.047480e+04um
[03/14 20:21:39   4191s] [NR-eGR] 
[03/14 20:21:39   4191s] (I)       Phase 1l runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       total 2D Cap : 229307 = (86619 H, 142688 V)
[03/14 20:21:39   4191s] (I)       ============  Phase 1a Route ============
[03/14 20:21:39   4191s] [NR-eGR] Layer group 4: route 76 net(s) in layer range [4, 10]
[03/14 20:21:39   4191s] (I)       Phase 1a runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 20:21:39   4191s] (I)       Usage: 17854 = (7381 H, 10473 V) = (8.52% H, 7.34% V) = (1.033e+04um H, 1.466e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       ============  Phase 1b Route ============
[03/14 20:21:39   4191s] (I)       Phase 1b runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       Usage: 17864 = (7392 H, 10472 V) = (8.53% H, 7.34% V) = (1.035e+04um H, 1.466e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       earlyGlobalRoute overflow of layer group 4: 0.94% H + 0.85% V. EstWL: 1.153320e+04um
[03/14 20:21:39   4191s] (I)       ============  Phase 1c Route ============
[03/14 20:21:39   4191s] (I)       Level2 Grid: 25 x 24
[03/14 20:21:39   4191s] (I)       Phase 1c runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       Usage: 17864 = (7392 H, 10472 V) = (8.53% H, 7.34% V) = (1.035e+04um H, 1.466e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       ============  Phase 1d Route ============
[03/14 20:21:39   4191s] (I)       Phase 1d runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       Usage: 17866 = (7394 H, 10472 V) = (8.54% H, 7.34% V) = (1.035e+04um H, 1.466e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       ============  Phase 1e Route ============
[03/14 20:21:39   4191s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       Usage: 17866 = (7394 H, 10472 V) = (8.54% H, 7.34% V) = (1.035e+04um H, 1.466e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.94% H + 0.83% V. EstWL: 1.153600e+04um
[03/14 20:21:39   4191s] [NR-eGR] 
[03/14 20:21:39   4191s] (I)       Phase 1l runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       total 2D Cap : 468262 = (226381 H, 241881 V)
[03/14 20:21:39   4191s] (I)       ============  Phase 1a Route ============
[03/14 20:21:39   4191s] [NR-eGR] Layer group 5: route 14379 net(s) in layer range [2, 10]
[03/14 20:21:39   4191s] (I)       Phase 1a runs 0.06 seconds
[03/14 20:21:39   4191s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/14 20:21:39   4191s] (I)       Usage: 113144 = (49290 H, 63854 V) = (21.77% H, 26.40% V) = (6.901e+04um H, 8.940e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       ============  Phase 1b Route ============
[03/14 20:21:39   4191s] (I)       Phase 1b runs 0.02 seconds
[03/14 20:21:39   4191s] (I)       Usage: 113329 = (49416 H, 63913 V) = (21.83% H, 26.42% V) = (6.918e+04um H, 8.948e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       earlyGlobalRoute overflow of layer group 5: 0.11% H + 2.27% V. EstWL: 1.336482e+05um
[03/14 20:21:39   4191s] (I)       ============  Phase 1c Route ============
[03/14 20:21:39   4191s] (I)       Level2 Grid: 25 x 24
[03/14 20:21:39   4191s] (I)       Phase 1c runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       Usage: 113329 = (49416 H, 63913 V) = (21.83% H, 26.42% V) = (6.918e+04um H, 8.948e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       ============  Phase 1d Route ============
[03/14 20:21:39   4191s] (I)       Phase 1d runs 0.02 seconds
[03/14 20:21:39   4191s] (I)       Usage: 113352 = (49439 H, 63913 V) = (21.84% H, 26.42% V) = (6.921e+04um H, 8.948e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] (I)       ============  Phase 1e Route ============
[03/14 20:21:39   4191s] (I)       Phase 1e runs 0.00 seconds
[03/14 20:21:39   4191s] (I)       Usage: 113352 = (49439 H, 63913 V) = (21.84% H, 26.42% V) = (6.921e+04um H, 8.948e+04um V)
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.11% H + 2.06% V. EstWL: 1.336804e+05um
[03/14 20:21:39   4191s] [NR-eGR] 
[03/14 20:21:39   4191s] (I)       Phase 1l runs 0.11 seconds
[03/14 20:21:39   4191s] (I)       ============  Phase 1l Route ============
[03/14 20:21:39   4191s] (I)       
[03/14 20:21:39   4191s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 20:21:39   4191s] [NR-eGR]                        OverCon           OverCon            
[03/14 20:21:39   4191s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/14 20:21:39   4191s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/14 20:21:39   4191s] [NR-eGR] ---------------------------------------------------------------
[03/14 20:21:39   4191s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 20:21:39   4191s] [NR-eGR]  metal2  (2)       379( 2.63%)        24( 0.17%)   ( 2.80%) 
[03/14 20:21:39   4191s] [NR-eGR]  metal3  (3)         7( 0.05%)         0( 0.00%)   ( 0.05%) 
[03/14 20:21:39   4191s] [NR-eGR]  metal4  (4)       350( 2.43%)        11( 0.08%)   ( 2.51%) 
[03/14 20:21:39   4191s] [NR-eGR]  metal5  (5)        12( 0.08%)         0( 0.00%)   ( 0.08%) 
[03/14 20:21:39   4191s] [NR-eGR]  metal6  (6)        52( 0.42%)         0( 0.00%)   ( 0.42%) 
[03/14 20:21:39   4191s] [NR-eGR]  metal7  (7)        69( 0.78%)         0( 0.00%)   ( 0.78%) 
[03/14 20:21:39   4191s] [NR-eGR]  metal8  (8)       261( 1.81%)         3( 0.02%)   ( 1.83%) 
[03/14 20:21:39   4191s] [NR-eGR]  metal9  (9)       173( 1.39%)         0( 0.00%)   ( 1.39%) 
[03/14 20:21:39   4191s] [NR-eGR] metal10 (10)        73( 0.61%)         0( 0.00%)   ( 0.61%) 
[03/14 20:21:39   4191s] [NR-eGR] ---------------------------------------------------------------
[03/14 20:21:39   4191s] [NR-eGR] Total             1376( 1.17%)        38( 0.03%)   ( 1.20%) 
[03/14 20:21:39   4191s] [NR-eGR] 
[03/14 20:21:39   4191s] (I)       Total Global Routing Runtime: 0.39 seconds
[03/14 20:21:39   4191s] (I)       total 2D Cap : 475110 = (230007 H, 245103 V)
[03/14 20:21:39   4191s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.32% V
[03/14 20:21:39   4191s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.37% V
[03/14 20:21:39   4191s] [NR-eGR] End Peak syMemory usage = 1183.1 MB
[03/14 20:21:39   4191s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.70 seconds
[03/14 20:21:39   4191s] OPERPROF: Starting HotSpotCal at level 1, MEM:1183.1M
[03/14 20:21:39   4191s] [hotspot] +------------+---------------+---------------+
[03/14 20:21:39   4191s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 20:21:39   4191s] [hotspot] +------------+---------------+---------------+
[03/14 20:21:39   4191s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 20:21:39   4191s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 20:21:39   4191s] [hotspot] +------------+---------------+---------------+
[03/14 20:21:39   4191s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 20:21:39   4191s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:1183.1M
[03/14 20:21:39   4191s] Starting delay calculation for setup views
[03/14 20:21:40   4191s] #################################################################################
[03/14 20:21:40   4191s] # Design Stage: PreRoute
[03/14 20:21:40   4191s] # Design Name: picorv32
[03/14 20:21:40   4191s] # Design Mode: 45nm
[03/14 20:21:40   4191s] # Analysis Mode: MMMC Non-OCV 
[03/14 20:21:40   4191s] # Parasitics Mode: No SPEF/RCDB
[03/14 20:21:40   4191s] # Signoff Settings: SI Off 
[03/14 20:21:40   4191s] #################################################################################
[03/14 20:21:41   4192s] AAE_INFO: 1 threads acquired from CTE.
[03/14 20:21:41   4192s] Calculate delays in Single mode...
[03/14 20:21:41   4192s] Topological Sorting (REAL = 0:00:00.0, MEM = 1179.1M, InitMEM = 1179.1M)
[03/14 20:21:41   4192s] Start delay calculation (fullDC) (1 T). (MEM=1179.11)
[03/14 20:21:41   4193s] End AAE Lib Interpolated Model. (MEM=1195.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 20:21:46   4198s] Total number of fetched objects 15238
[03/14 20:21:46   4198s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 20:21:46   4198s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 20:21:46   4198s] End delay calculation. (MEM=1243.21 CPU=0:00:04.2 REAL=0:00:04.0)
[03/14 20:21:46   4198s] End delay calculation (fullDC). (MEM=1243.21 CPU=0:00:05.7 REAL=0:00:05.0)
[03/14 20:21:46   4198s] *** CDM Built up (cpu=0:00:07.0  real=0:00:06.0  mem= 1243.2M) ***
[03/14 20:21:47   4198s] *** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=1:09:59 mem=1243.2M)
[03/14 20:21:47   4198s] Reported timing to dir ./timingReports
[03/14 20:21:47   4198s] **opt_design ... cpu = 0:29:13, real = 0:29:35, mem = 969.1M, totSessionCpu=1:09:59 **
[03/14 20:21:47   4199s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1193.1M
[03/14 20:21:47   4199s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.045, MEM:1193.1M
[03/14 20:21:50   4201s] 
[03/14 20:21:50   4201s] ------------------------------------------------------------
[03/14 20:21:50   4201s]      opt_design Final Summary                             
[03/14 20:21:50   4201s] ------------------------------------------------------------
[03/14 20:21:50   4201s] 
[03/14 20:21:50   4201s] Setup views included:
[03/14 20:21:50   4201s]  default_emulate_view 
[03/14 20:21:50   4201s] 
[03/14 20:21:50   4201s] +--------------------+---------+---------+---------+
[03/14 20:21:50   4201s] |     Setup mode     |   all   | reg2reg | default |
[03/14 20:21:50   4201s] +--------------------+---------+---------+---------+
[03/14 20:21:50   4201s] |           WNS (ns):| -0.227  | -0.227  |  0.000  |
[03/14 20:21:50   4201s] |           TNS (ns):|-159.124 |-159.124 |  0.000  |
[03/14 20:21:50   4201s] |    Violating Paths:|  1608   |  1608   |    0    |
[03/14 20:21:50   4201s] |          All Paths:|  1713   |  1713   |    0    |
[03/14 20:21:50   4201s] +--------------------+---------+---------+---------+
[03/14 20:21:50   4201s] 
[03/14 20:21:50   4201s] +----------------+-------------------------------+------------------+
[03/14 20:21:50   4201s] |                |              Real             |       Total      |
[03/14 20:21:50   4201s] |    DRVs        +------------------+------------+------------------|
[03/14 20:21:50   4201s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 20:21:50   4201s] +----------------+------------------+------------+------------------+
[03/14 20:21:50   4201s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 20:21:50   4201s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 20:21:50   4201s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 20:21:50   4201s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 20:21:50   4201s] +----------------+------------------+------------+------------------+
[03/14 20:21:50   4201s] 
[03/14 20:21:50   4201s] Density: 83.252%
[03/14 20:21:50   4201s] Routing Overflow: 0.01% H and 0.37% V
[03/14 20:21:50   4201s] ------------------------------------------------------------
[03/14 20:21:50   4201s] **opt_design ... cpu = 0:29:16, real = 0:29:38, mem = 967.8M, totSessionCpu=1:10:01 **
[03/14 20:21:50   4201s] *** Finished opt_design ***
[03/14 20:21:50   4201s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 20:21:50   4201s] UM:                                    -159.124 ns         -0.227 ns  final
[03/14 20:21:51   4201s] OPERPROF: Starting HotSpotCal at level 1, MEM:1193.1M
[03/14 20:21:51   4201s] [hotspot] +------------+---------------+---------------+
[03/14 20:21:51   4201s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 20:21:51   4201s] [hotspot] +------------+---------------+---------------+
[03/14 20:21:51   4201s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 20:21:51   4201s] [hotspot] +------------+---------------+---------------+
[03/14 20:21:51   4201s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 20:21:51   4201s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 20:21:51   4201s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:1193.1M
[03/14 20:21:51   4201s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1193.1M
[03/14 20:21:51   4201s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1193.1M
[03/14 20:21:52   4202s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 20:21:52   4202s] UM:                                                                   opt_design_postcts
[03/14 20:21:52   4202s] 
[03/14 20:21:52   4202s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:29:29 real=  0:29:52)
[03/14 20:21:52   4202s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:22:02 real=  0:22:17)
[03/14 20:21:52   4202s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:03:26 real=  0:03:30)
[03/14 20:21:52   4202s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:21.4 real=0:00:21.8)
[03/14 20:21:52   4202s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:03:00 real=  0:03:02)
[03/14 20:21:52   4202s] Info: pop threads available for lower-level modules during optimization.
[03/14 20:21:52   4202s] Deleting Lib Analyzer.
[03/14 20:21:52   4202s] Info: Destroy the CCOpt slew target map.
[03/14 20:21:52   4202s] Set place::cacheFPlanSiteMark to 0
[03/14 20:21:52   4202s] (ccopt_design): dumping clock statistics to metric
[03/14 20:21:52   4202s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
[03/14 20:21:52   4203s] End AAE Lib Interpolated Model. (MEM=1193.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 20:21:53   4203s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 20:21:53   4203s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[03/14 20:21:53   4203s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 20:21:53   4203s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
[03/14 20:21:53   4203s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 20:21:53   4203s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
[03/14 20:21:53   4203s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 20:21:53   4204s] OPERPROF: Starting HotSpotCal at level 1, MEM:1212.1M
[03/14 20:21:53   4204s] [hotspot] +------------+---------------+---------------+
[03/14 20:21:53   4204s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 20:21:53   4204s] [hotspot] +------------+---------------+---------------+
[03/14 20:21:53   4204s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 20:21:53   4204s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 20:21:53   4204s] [hotspot] +------------+---------------+---------------+
[03/14 20:21:53   4204s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 20:21:53   4204s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:1212.1M
[03/14 20:21:53   4204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1212.1M
[03/14 20:21:53   4204s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1212.1M
[03/14 20:21:54   4204s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1212.1M
[03/14 20:21:54   4204s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.050, REAL:0.054, MEM:1212.1M
[03/14 20:21:54   4204s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:1212.1M
[03/14 20:21:54   4204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.095, MEM:1212.1M
[03/14 20:21:55   4205s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 20:21:55   4205s] UM:       1822.86           1846       -159.124 ns         -0.227 ns  ccopt_design
[03/14 20:21:55   4205s] 
[03/14 20:21:55   4205s] *** Summary of all messages that are not suppressed in this session:
[03/14 20:21:55   4205s] Severity  ID               Count  Summary                                  
[03/14 20:21:55   4205s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[03/14 20:21:55   4205s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[03/14 20:21:55   4205s] WARNING   IMPCCOPT-2231        3  CCOpt data structures have been affected...
[03/14 20:21:55   4205s] *** Message Summary: 11 warning(s), 0 error(s)
[03/14 20:21:55   4205s] 
[03/14 20:21:55   4205s] #% End ccopt_design (date=03/14 20:21:55, total cpu=0:30:25, real=0:30:49, peak res=1135.9M, current mem=969.2M)
[03/14 20:21:55   4205s] @innovus 10> 

[03/14 20:21:55   4205s] @innovus 10> # Route
# Route
[03/14 20:21:55   4205s] @innovus 11> route_design
route_design
[03/14 20:21:55   4205s] #% Begin route_design (date=03/14 20:21:55, mem=969.2M)
[03/14 20:21:55   4205s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.21 (MB), peak = 1135.92 (MB)
[03/14 20:21:55   4205s] #default_emulate_rc_corner has no qx tech file defined
[03/14 20:21:55   4205s] #No active RC corner or QRC tech file is missing.
[03/14 20:21:55   4205s] #**INFO: setDesignMode -flowEffort standard
[03/14 20:21:55   4205s] #**INFO: multi-cut via swapping will be performed after routing.
[03/14 20:21:55   4205s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[03/14 20:21:55   4205s] OPERPROF: Starting checkPlace at level 1, MEM:1212.1M
[03/14 20:21:55   4205s] #spOpts: N=45 
[03/14 20:21:55   4205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1212.1M
[03/14 20:21:55   4205s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1212.1M
[03/14 20:21:55   4205s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 20:21:55   4205s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 20:21:55   4205s] SiteArray: use 391,920 bytes
[03/14 20:21:55   4205s] SiteArray: current memory after site array memory allocation 1212.1M
[03/14 20:21:55   4205s] SiteArray: FP blocked sites are writable
[03/14 20:21:55   4205s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1212.1M
[03/14 20:21:55   4205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1212.1M
[03/14 20:21:55   4205s] Begin checking placement ... (start mem=1212.1M, init mem=1212.1M)
[03/14 20:21:55   4205s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1212.1M
[03/14 20:21:55   4205s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.003, MEM:1212.1M
[03/14 20:21:55   4205s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1212.1M
[03/14 20:21:55   4205s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1212.1M
[03/14 20:21:55   4205s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1212.1M
[03/14 20:21:55   4205s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.080, REAL:0.086, MEM:1212.1M
[03/14 20:21:55   4205s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1212.1M
[03/14 20:21:55   4205s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.016, MEM:1212.1M
[03/14 20:21:55   4205s] *info: Placed = 13647          (Fixed = 25)
[03/14 20:21:55   4205s] *info: Unplaced = 0           
[03/14 20:21:55   4205s] Placement Density:83.25%(21698/26063)
[03/14 20:21:55   4205s] Placement Density (including fixed std cells):83.25%(21698/26063)
[03/14 20:21:55   4205s] Finished check_place (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1212.1M)
[03/14 20:21:55   4205s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.200, MEM:1212.1M
[03/14 20:21:55   4205s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[03/14 20:21:55   4205s] 
[03/14 20:21:55   4205s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/14 20:21:55   4205s] *** Changed status on (26) nets in Clock.
[03/14 20:21:55   4205s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1212.1M) ***
[03/14 20:21:55   4205s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[03/14 20:21:55   4205s] #ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]
[03/14 20:21:55   4205s] #Start route 86 clock nets...
[03/14 20:21:55   4205s] 
[03/14 20:21:55   4205s] route_global_detail
[03/14 20:21:55   4205s] 
[03/14 20:21:55   4205s] #set_db route_design_detail_end_iteration 5
[03/14 20:21:55   4205s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[03/14 20:21:55   4205s] #set_db route_design_reserve_space_for_multi_cut true
[03/14 20:21:55   4205s] #set_db route_design_with_eco true
[03/14 20:21:55   4205s] #set_db route_design_with_si_driven true
[03/14 20:21:55   4205s] #set_db route_design_with_timing_driven true
[03/14 20:21:55   4205s] #Start route_global_detail on Sun Mar 14 20:21:55 2021
[03/14 20:21:55   4205s] #
[03/14 20:21:55   4206s] Initializing multi-corner capacitance tables ... 
[03/14 20:21:55   4206s] Initializing multi-corner resistance tables ...
[03/14 20:21:55   4206s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/14 20:21:56   4206s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[6] of net trace_data[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:21:56   4206s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[5] of net trace_data[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:21:56   4206s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[4] of net trace_data[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:21:56   4206s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[3] of net trace_data[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:21:56   4206s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[2] of net trace_data[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:21:56   4206s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[1] of net trace_data[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:21:56   4206s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[0] of net trace_data[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:21:56   4206s] ### Net info: total nets: 15478
[03/14 20:21:56   4206s] ### Net info: dirty nets: 106
[03/14 20:21:56   4206s] ### Net info: marked as disconnected nets: 0
[03/14 20:21:56   4206s] ### Net info: fully routed nets: 1
[03/14 20:21:56   4206s] ### Net info: trivial (single pin) nets: 0
[03/14 20:21:56   4206s] ### Net info: unrouted nets: 15452
[03/14 20:21:56   4206s] ### Net info: re-extraction nets: 25
[03/14 20:21:56   4206s] ### Net info: ignored nets: 0
[03/14 20:21:56   4206s] ### Net info: skip routing nets: 15392
[03/14 20:21:56   4206s] #NanoRoute Version 18.13-s088_1 NR190213-1431/18_13-UB
[03/14 20:21:56   4206s] #RTESIG:78da8dcccd0ac230100460cf3ec592f610c1d66cd2b4c955f0aa52d4ab54487fa0b490a4
[03/14 20:21:56   4206s] #       ef6fc56b6d9cdbce7e4c143f4e251054298ac431a59e08e71235e3f38d99c003ce9548ee
[03/14 20:21:56   4206s] #       47b28de2cbf5c6990609b41bbc698cddc3e48c0567bcef8666f725422a60eba4c805d455
[03/14 20:21:56   4206s] #       ef0cd0d738f68b46172c6810a5066429b24f80d6fd58f91f5263788e0b1946822b206dd7
[03/14 20:21:56   4206s] #       b404a8f376fe2c3b2933f0765addca51850dcfff307ac56cde27359159
[03/14 20:21:56   4206s] #
[03/14 20:21:56   4206s] #RTESIG:78da8dcccd0ac230100460cf3ec592f610c1d66cd2b4c955f0aa52d4ab54487fa0b490a4
[03/14 20:21:56   4206s] #       ef6fc56b6d9cdbce7e4c143f4e251054298ac431a59e08e71235e3f38d99c003ce9548ee
[03/14 20:21:56   4206s] #       47b28de2cbf5c6990609b41bbc698cddc3e48c0567bcef8666f725422a60eba4c805d455
[03/14 20:21:56   4206s] #       ef0cd0d738f68b46172c6810a5066429b24f80d6fd58f91f5263788e0b1946822b206dd7
[03/14 20:21:56   4206s] #       b404a8f376fe2c3b2933f0765addca51850dcfff307ac56cde27359159
[03/14 20:21:56   4206s] #
[03/14 20:21:56   4206s] #Start routing data preparation on Sun Mar 14 20:21:56 2021
[03/14 20:21:56   4206s] #
[03/14 20:21:56   4206s] #Minimum voltage of a net in the design = 0.000.
[03/14 20:21:56   4206s] #Maximum voltage of a net in the design = 1.100.
[03/14 20:21:56   4206s] #Voltage range [0.000 - 0.000] has 107 nets.
[03/14 20:21:56   4206s] #Voltage range [1.100 - 1.100] has 1 net.
[03/14 20:21:56   4206s] #Voltage range [0.000 - 1.100] has 15370 nets.
[03/14 20:21:57   4207s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[03/14 20:21:57   4207s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[03/14 20:21:57   4207s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[03/14 20:21:57   4207s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[03/14 20:21:57   4207s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[03/14 20:21:57   4207s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[03/14 20:21:57   4207s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[03/14 20:21:57   4207s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[03/14 20:21:57   4207s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[03/14 20:21:57   4207s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[03/14 20:21:57   4207s] #Regenerating Ggrids automatically.
[03/14 20:21:57   4207s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[03/14 20:21:57   4207s] #Using automatically generated G-grids.
[03/14 20:21:57   4207s] #Done routing data preparation.
[03/14 20:21:57   4207s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 898.02 (MB), peak = 1135.92 (MB)
[03/14 20:21:57   4207s] #Merging special wires: starts on Sun Mar 14 20:21:57 2021 with memory = 898.03 (MB), peak = 1135.92 (MB)
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:898.4 MB, peak:1.1 GB
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 9.37750 66.29250 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 17.60250 37.02750 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 17.00500 31.27500 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 11.11500 31.27500 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 19.66500 30.04500 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 14.73000 30.03000 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 22.32500 28.47500 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 11.14250 23.02750 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 16.43500 18.84500 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 12.09250 18.69250 ) on metal1 for NET CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 135.18500 46.84500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 164.44500 45.27500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 145.44500 45.27500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 142.21500 45.27500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 134.04500 44.04500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 143.73500 42.47500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 130.05500 42.47500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 126.82500 42.47500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 141.26500 38.44500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 137.46500 38.44500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 132.90500 38.44500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 129.67500 38.44500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 152.28500 28.47500 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 151.12500 27.18250 ) on metal1 for NET CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 155.51500 80.44500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 141.45500 78.87500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 156.27500 77.64500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 148.48500 77.64500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 144.68500 77.64500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 136.51500 77.64500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 157.79500 76.07500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 154.56500 76.07500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 153.80500 64.87500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 150.57500 64.87500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 147.34500 64.87500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 144.11500 64.87500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 139.36500 58.04500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 162.92500 56.47500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 156.27500 56.47500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 153.04500 56.47500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 144.87500 56.47500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 141.64500 56.47500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 145.06500 52.44500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 141.83500 52.44500 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 142.57500 50.93750 ) on metal1 for NET CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 144.49500 109.67500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 147.34500 101.27500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 155.70500 100.04500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 144.68500 100.04500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 144.11500 95.67500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 140.88500 95.67500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 137.65500 95.67500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 155.51500 91.64500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 139.93500 88.84500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 136.70500 88.84500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 155.89500 86.04500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 148.29500 83.24500 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 145.99500 81.73750 ) on metal1 for NET CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 124.35500 25.67500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 126.25500 24.44500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 119.03500 24.44500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 129.29500 22.87500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 104.21500 21.64500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 130.62500 17.27500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 110.67500 17.27500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 100.60500 17.27500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 108.77500 16.04500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 105.54500 16.04500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 102.31500 16.04500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 130.05500 13.24500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 121.31500 13.24500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 88.44500 13.24500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 84.64500 13.24500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 88.44500 10.44500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 84.26500 10.44500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 122.64500 8.87500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 129.48500 4.84500 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 83.48500 7.58250 ) on metal1 for NET CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 146.39500 129.27500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 143.16500 129.27500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 132.52500 129.27500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 149.81500 125.24500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 141.26500 125.24500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 137.08500 125.24500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 128.91500 125.24500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 139.36500 123.67500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 135.75500 122.44500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 131.57500 122.44500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 145.44500 119.64500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 138.03500 109.67500 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 138.01500 122.38250 ) on metal1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 36.95500 25.67500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 29.35500 24.44500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 60.26250 22.76000 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 32.58500 22.87500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 25.36500 22.87500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 53.29500 21.64500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 48.73500 21.64500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.41500 21.64500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 41.32500 18.84500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 55.95500 17.27500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 51.40000 17.29000 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.23000 17.29000 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 39.61500 17.27500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 36.38500 17.27500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.82500 17.27500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 28.59500 17.27500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 25.36500 17.27500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 55.19500 16.04500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.79500 16.04500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 48.35500 13.24500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 46.26500 11.67500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 57.09500 10.44500 ) on metal1 for NET CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 124.92500 53.67500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 122.45500 52.44500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 111.62500 52.44500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 118.65500 50.87500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 114.47500 50.87500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 106.30500 50.87500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 102.50500 50.87500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 99.27500 50.87500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 124.35500 49.64500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 120.36500 49.64500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 115.42500 49.64500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 100.22500 48.07500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 99.65500 42.47500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 112.95500 41.24500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 107.44500 41.24500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 119.03500 39.67500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 103.64500 39.67500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 125.87500 38.44500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 122.64500 38.44500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 106.68500 38.44500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 117.51500 36.87500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 124.92500 35.64500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 119.98500 35.64500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 107.82500 35.64500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 99.46500 35.64500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 109.15500 34.07500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 114.66500 32.84500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 111.43500 32.84500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 103.83500 32.84500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 108.77500 31.27500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 111.81500 25.67500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 113.71500 24.44500 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 98.87500 31.33750 ) on metal1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 161.21500 27.24500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 142.97500 24.44500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 139.17500 24.44500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 148.48500 22.87500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 138.22500 22.87500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 134.23500 22.87500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 158.74500 21.64500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 153.04500 21.64500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 145.44500 21.64500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 137.46500 21.64500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 142.97500 18.84500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 133.85500 17.27500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 145.82500 14.47500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 142.59500 13.24500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 133.28500 13.24500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 138.03500 11.67500 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 137.44500 7.58250 ) on metal1 for NET CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 111.81500 134.87500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 112.19500 133.64500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 109.34500 132.07500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 106.11500 132.07500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 113.90500 130.84500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 105.73500 130.84500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 116.56500 128.04500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 102.12500 128.04500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 113.14500 126.47500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 108.58500 126.47500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 103.45500 126.47500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 125.11500 123.67500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 113.33500 122.44500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 109.53500 122.44500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 106.30500 122.44500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 101.55500 120.87500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 116.37500 118.07500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 127.01500 116.84500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 122.07500 116.84500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 107.25500 116.84500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 104.02500 116.84500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 119.79500 115.27500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 112.38500 115.27500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 109.15500 115.27500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 105.73500 115.27500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 102.88500 114.04500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 99.08500 114.04500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 102.31500 112.47500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 98.51500 112.47500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 107.63500 111.24500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 103.07500 111.24500 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 100.77500 111.18250 ) on metal1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 108.58500 102.84500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 107.06500 101.27500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 102.50500 100.04500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 114.85500 98.47500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 110.10500 98.47500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 126.25500 97.24500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 122.45500 97.24500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 114.28500 95.67500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 110.48500 95.67500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 107.25500 95.67500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 104.02500 95.67500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 132.90500 94.44500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 128.72500 94.44500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 112.76500 94.44500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 128.34500 92.87500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 122.64500 92.87500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 107.25500 92.87500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 120.36500 91.64500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 125.30500 90.07500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 132.71500 88.84500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 129.48500 88.84500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 115.23500 88.84500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 101.55500 88.84500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 109.91500 87.27500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 121.69500 86.04500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 116.37500 86.04500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 103.26500 84.47500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 104.21500 80.44500 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 107.61500 78.93750 ) on metal1 for NET CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 62.26500 114.04750 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 54.81500 112.47500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 58.42500 111.24500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 55.19500 111.24500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 61.69500 108.44750 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 60.93500 108.44750 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 60.70500 106.87500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 58.42500 104.07500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 56.33500 100.04500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 52.53500 98.47500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 56.71500 95.67500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 49.11500 95.67500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 52.34500 94.44500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 59.60500 92.87250 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 53.67500 91.64500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 64.69500 90.07500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 58.61500 90.07500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 55.19500 90.07500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 49.90250 90.22750 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 58.42500 88.84500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 53.48500 88.84500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 62.22500 87.27500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 62.79500 86.04500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 53.86500 84.47500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 66.63500 83.24750 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 61.08500 83.24500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 63.59500 81.67250 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 61.84500 81.67500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 60.93500 78.87250 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 58.10750 78.76000 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 51.61250 79.02750 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 55.99500 77.64750 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 56.90500 74.84500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 63.74500 72.04500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 56.71500 69.24500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 50.25500 69.24500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 53.80250 66.56000 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 53.23250 63.76000 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 63.74500 62.07500 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 64.73500 56.47250 ) on metal1 for NET CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 48.73500 56.47500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 51.39500 55.24500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 24.38750 55.09250 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 59.37500 52.44500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 28.78500 52.44500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 28.82250 50.75000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 28.40500 49.64500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 24.60500 49.64500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 60.19750 47.96000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 54.94250 47.96000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 61.65500 46.84500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 55.70250 46.96000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 49.68500 46.84500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 24.79500 46.84500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 59.43750 45.16000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 48.16500 45.27500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 21.21250 45.42750 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 58.67750 44.16000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 18.93250 43.89250 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.82500 42.47500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 21.60250 42.35000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 58.23500 41.24500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 53.61250 38.56000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 39.23500 38.44500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 36.00500 38.44500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 52.91500 35.64500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 49.68500 35.64500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 56.96750 32.96000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 47.78500 32.84500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 28.24250 32.69250 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 56.01750 31.16000 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.06500 31.27500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 27.83500 31.27500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 53.10500 30.04500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 58.61500 28.47500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 60.32500 27.24500 ) on metal1 for NET CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 158.36500 156.04500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 155.13500 154.47500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 151.90500 154.47500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 152.85500 153.24500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 147.72500 153.24500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 156.46500 150.44500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 164.44500 146.07500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 151.90500 143.27500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 148.67500 143.27500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 156.46500 142.04500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 162.73500 140.47500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 159.50500 140.47500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 156.27500 140.47500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 153.61500 139.24500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 148.10500 139.24500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 143.54500 139.24500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 164.44500 137.67500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 156.27500 133.64500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 153.04500 133.64500 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 141.81500 132.13750 ) on metal1 for NET CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 116.56500 77.64500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 123.40500 76.07500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 117.32500 76.07500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 118.84500 73.27500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 112.95500 73.27500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 109.91500 72.04500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 104.59500 72.04500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 132.14500 70.47500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 125.87500 70.47500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 120.17500 70.47500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 128.34500 69.24500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 135.18500 67.67500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 131.38500 67.67500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 123.59500 67.67500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 119.03500 67.67500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 112.38500 67.67500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 105.92500 67.67500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 123.97500 64.87500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 119.60500 64.87500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 112.95500 64.87500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 116.18500 63.64500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 121.69500 59.27500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 113.33500 59.27500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 135.94500 56.47500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 127.77500 56.47500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 121.69500 56.47500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 137.65500 55.24500 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 107.42500 48.13750 ) on metal1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 122.26500 154.47500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 138.60500 148.87500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 134.42500 148.87500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 128.72500 148.87500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 123.02500 148.87500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 126.63500 147.64500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 122.07500 146.07500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 118.84500 146.07500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 128.72500 143.27500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 119.22500 143.27500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 125.49500 142.04500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 137.27500 140.47500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 117.13500 137.67500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 123.59500 136.44500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 120.74500 134.87500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 117.51500 134.87500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 134.99500 133.64500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 127.39500 133.64500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 120.55500 132.07500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 120.36500 130.84500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 117.13500 130.84500 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 115.21500 132.13750 ) on metal1 for NET CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 13.77500 105.64500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.79500 101.27500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 34.86500 101.27500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.63500 101.27500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 15.48500 101.27500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 44.17500 98.47500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 40.94500 98.47500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 36.38500 98.47500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 32.96500 95.67500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 28.40500 94.44500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 33.72500 88.84500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 27.45500 88.84500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 28.02500 87.27500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 27.49250 86.17000 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 45.12500 84.47500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 24.98500 83.24500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 26.92250 77.77000 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 26.50500 76.07500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 30.87500 73.27500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 23.27500 73.27500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 26.50500 72.04500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 21.75500 72.04500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 38.28500 64.87500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 49.49500 63.64500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 44.40250 63.77000 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 46.30250 61.95000 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 48.73500 60.84500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 21.97250 60.69250 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 44.74500 59.27500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.06500 59.27500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 25.14750 59.42750 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 47.59500 58.04500 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 29.01250 58.17000 ) on metal1 for NET CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 96.04500 161.64500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.81500 161.64500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 102.31500 160.07500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 109.15500 158.84500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 95.28500 158.84500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.05500 158.84500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 106.11500 157.27500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 102.88500 157.27500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 110.48500 156.04500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 109.19500 151.67250 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 114.09500 148.87500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 110.29500 148.87500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 103.07500 148.87500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 97.75500 148.87500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 104.97500 147.64500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 99.46500 147.64500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 108.20500 146.07500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 104.78500 144.84500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 95.85500 144.84500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 113.71500 143.27500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 95.85500 142.04500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 113.90500 137.67500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 96.99500 137.67500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 93.76500 137.67500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 112.95500 136.44500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 106.68500 136.44500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 103.45500 136.44500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 105.54500 134.87500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 100.03500 134.87500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 96.04500 133.64500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 94.14500 130.84500 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 96.40500 134.93750 ) on metal1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 99.27500 81.67500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 93.57500 81.67500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 83.88500 81.67500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 96.42500 80.44500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 83.88500 80.44500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 104.40500 78.87500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 100.79500 78.87500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 96.61500 78.87500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 93.38500 78.87500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 86.92500 78.87500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.05500 77.64500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 88.82500 77.64500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 108.20500 76.07500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 103.64500 76.07500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 90.91500 76.07500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 82.93500 76.07500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 94.52500 74.84500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 89.20500 74.84500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 83.69500 74.84500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 74.95500 74.84500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 102.31500 73.27500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 82.17500 73.27500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 93.95500 72.04500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 82.93500 72.04500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 96.80500 69.24500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 84.26500 69.24500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 99.65500 67.67500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 99.84500 66.44500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 96.04500 66.44500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 101.74500 63.64500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 89.58500 63.64500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 101.93500 62.07500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 98.13500 62.07500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 85.97500 62.07500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 98.13500 59.27500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 84.45500 59.27500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 86.16500 53.67500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 84.45500 52.44500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 78.56500 50.87500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 71.15500 50.87500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 93.76500 49.64500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 77.61500 48.07500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 68.49500 48.07500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 91.86500 45.27500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 89.77500 44.04500 ) on metal1 for NET CTS_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 87.11500 146.07500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 90.34500 143.27500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 87.68500 142.04500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 90.57500 139.24750 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 89.58500 137.67500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 82.17500 137.67500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 63.55500 136.44500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.24500 133.64500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 87.30500 133.64500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 52.72500 133.64500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 89.39500 132.07500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 71.91500 132.07500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 57.09500 132.07500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 53.86500 132.07500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 50.63500 132.07500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 82.55500 130.84500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 100.22500 129.27500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 96.04500 129.27500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 90.34500 129.27500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 73.05500 129.27500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 49.87500 129.27500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 84.07500 128.04500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 73.62500 128.04500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 99.27500 126.47500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 94.14500 126.47500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 88.63500 126.47500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 69.82500 126.47500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 66.59500 126.47500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 57.28500 126.47500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 98.32500 125.24500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 93.95500 125.24500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 90.34500 125.24500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 86.73500 125.24500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 50.44500 123.67500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 50.63500 122.44500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 50.06500 119.64500 ) on metal1 for NET CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 67.35500 161.64500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 61.46500 160.07500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 81.03500 157.27500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 76.85500 157.27500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 73.62500 157.27500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 42.46500 157.27500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 56.90500 156.04500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 72.86500 153.24500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 62.60500 153.24500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 58.42500 153.24500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 80.27500 150.44500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 77.80500 148.87500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 71.91500 148.87500 ) on metal1 for NET CTS_20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 63.36500 44.04500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 94.90500 42.47500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 93.95500 41.24500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 62.03500 41.24500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 91.86500 39.67500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 85.02500 39.67500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 79.51500 39.67500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 86.35500 36.87500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 95.28500 35.64500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 78.56500 35.64500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 67.16500 34.07500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 95.85500 32.84500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.05500 32.84500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 83.50500 32.84500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 85.97500 31.27500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 91.86500 28.47500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 85.02500 28.47500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 64.12500 27.24500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 101.55500 25.67500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 94.71500 25.67500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 84.83500 25.67500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 66.21500 25.67500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 89.39500 24.44500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 70.77500 24.44500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 64.75750 22.76000 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 70.39500 21.64500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 75.71500 17.27500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 72.86500 13.24500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 69.63500 13.24500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 73.05500 10.44500 ) on metal1 for NET CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 32.77500 164.44500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 23.46500 156.04500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 29.73500 151.67500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 41.13500 150.44500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.25500 150.44500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 14.15500 150.44500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 28.21500 148.87500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 24.79500 146.07500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 29.92500 144.84500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 34.42750 143.16000 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 30.30500 142.04500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 27.07500 142.04500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 11.11500 142.04500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.79500 140.47500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 39.23500 140.47500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 25.17500 139.24500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 21.94500 139.24500 ) on metal1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 37.33500 139.24500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 18.71500 139.24500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 36.76500 137.67500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 18.90500 136.44500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 14.53500 132.07500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 46.65000 129.29000 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 48.54500 126.47500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 51.20500 125.24500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 17.76500 123.67500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 46.45500 122.44500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 37.90500 119.64500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 34.10500 119.64500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 19.66500 119.64500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 49.68500 118.07500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 38.09500 118.07500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 13.39500 118.07500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 49.30500 116.84500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 49.11500 115.27500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 29.73500 114.04500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 14.53500 114.04500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 19.85500 112.47500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 48.73500 111.24500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 29.54500 111.24500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 45.69500 108.44500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 47.59500 105.64500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 38.28500 105.64500 ) on metal1 for NET CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 74.57500 122.44500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 67.35500 122.44500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 98.32500 120.87500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 90.91500 120.87500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 86.54500 120.87500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 66.25500 120.87250 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 93.38500 119.64500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 83.69500 119.64500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 74.38500 119.64500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 71.15500 119.64500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 98.70500 118.07500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 87.87500 118.07500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 74.42500 118.07250 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 95.47500 115.27500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.24500 115.27500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 88.06500 115.27500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 95.85500 114.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.62500 114.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 87.87500 114.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 97.56500 111.24500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.05500 111.24500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 85.78500 111.24500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 73.85500 111.24750 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 70.96500 111.24500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 65.45500 109.67500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 90.53500 106.87500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 87.30500 106.87500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 95.85500 105.64500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 98.13500 104.07500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 93.38500 104.07500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 87.30500 102.84500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 74.76500 102.84500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 67.20500 102.84750 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.05500 101.27500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 87.30500 101.27500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 94.52500 100.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 88.82500 100.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 85.06500 100.04750 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 66.97500 100.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 100.98500 97.24500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 92.62500 97.24500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 73.81500 97.24500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 100.60500 95.67500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 89.20500 95.67500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 85.59500 95.67500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 66.25500 95.67250 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 98.13500 94.44500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 94.90500 94.44500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 71.38500 94.44750 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 98.13500 87.27500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 97.37500 86.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 94.14500 86.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 87.68500 86.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 83.69500 86.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 75.14500 86.04500 ) on metal1 for NET CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #Connectivity extraction summary:
[03/14 20:21:57   4208s] #25 routed nets are extracted.
[03/14 20:21:57   4208s] #    25 (0.16%) extracted nets are partially routed.
[03/14 20:21:57   4208s] #1 routed net(s) are imported.
[03/14 20:21:57   4208s] #60 (0.39%) nets are without wires.
[03/14 20:21:57   4208s] #15392 nets are fixed|skipped|trivial (not extracted).
[03/14 20:21:57   4208s] #Total number of nets = 15478.
[03/14 20:21:57   4208s] ### Total number of dirty nets = 16.
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #Finished routing data preparation on Sun Mar 14 20:21:57 2021
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #Cpu time = 00:00:01
[03/14 20:21:57   4208s] #Elapsed time = 00:00:01
[03/14 20:21:57   4208s] #Increased memory = 5.82 (MB)
[03/14 20:21:57   4208s] #Total memory = 898.43 (MB)
[03/14 20:21:57   4208s] #Peak memory = 1135.92 (MB)
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #Start global routing on Sun Mar 14 20:21:57 2021
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #Start global routing initialization on Sun Mar 14 20:21:57 2021
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #Number of eco nets is 25
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] #Start global routing data preparation on Sun Mar 14 20:21:57 2021
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] ### build_merged_routing_blockage_rect_list starts on Sun Mar 14 20:21:57 2021 with memory = 898.51 (MB), peak = 1135.92 (MB)
[03/14 20:21:57   4208s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:898.5 MB, peak:1.1 GB
[03/14 20:21:57   4208s] #Start routing resource analysis on Sun Mar 14 20:21:57 2021
[03/14 20:21:57   4208s] #
[03/14 20:21:57   4208s] ### init_is_bin_blocked starts on Sun Mar 14 20:21:57 2021 with memory = 898.51 (MB), peak = 1135.92 (MB)
[03/14 20:21:57   4208s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:898.5 MB, peak:1.1 GB
[03/14 20:21:57   4208s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Mar 14 20:21:57 2021 with memory = 900.09 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### adjust_flow_cap starts on Sun Mar 14 20:21:58 2021 with memory = 900.40 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### adjust_partial_route_blockage starts on Sun Mar 14 20:21:58 2021 with memory = 900.40 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### set_via_blocked starts on Sun Mar 14 20:21:58 2021 with memory = 900.40 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### copy_flow starts on Sun Mar 14 20:21:58 2021 with memory = 900.40 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] #Routing resource analysis is done on Sun Mar 14 20:21:58 2021
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] ### report_flow_cap starts on Sun Mar 14 20:21:58 2021 with memory = 900.40 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] #  Resource Analysis:
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 20:21:58   4208s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 20:21:58   4208s] #  --------------------------------------------------------------
[03/14 20:21:58   4208s] #  metal1         H        1208           0        6561    86.22%
[03/14 20:21:58   4208s] #  metal2         V         896           0        6561     0.00%
[03/14 20:21:58   4208s] #  metal3         H        1208           0        6561     0.00%
[03/14 20:21:58   4208s] #  metal4         V         607           0        6561     0.00%
[03/14 20:21:58   4208s] #  metal5         H         604           0        6561     0.00%
[03/14 20:21:58   4208s] #  metal6         V         368         239        6561     1.20%
[03/14 20:21:58   4208s] #  metal7         H         102          99        6561    25.53%
[03/14 20:21:58   4208s] #  metal8         V         202           0        6561     0.00%
[03/14 20:21:58   4208s] #  metal9         H          81           0        6561     0.00%
[03/14 20:21:58   4208s] #  metal10        V          81           0        6561     0.00%
[03/14 20:21:58   4208s] #  --------------------------------------------------------------
[03/14 20:21:58   4208s] #  Total                   5357       8.84%       65610    11.30%
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] #  86 nets (0.56%) with 1 preferred extra spacing.
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### analyze_m2_tracks starts on Sun Mar 14 20:21:58 2021 with memory = 900.45 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### report_initial_resource starts on Sun Mar 14 20:21:58 2021 with memory = 900.45 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### mark_pg_pins_accessibility starts on Sun Mar 14 20:21:58 2021 with memory = 900.45 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### set_net_region starts on Sun Mar 14 20:21:58 2021 with memory = 900.45 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] #Global routing data preparation is done on Sun Mar 14 20:21:58 2021
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.45 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] ### prepare_level starts on Sun Mar 14 20:21:58 2021 with memory = 900.45 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### init level 1 starts on Sun Mar 14 20:21:58 2021 with memory = 900.45 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### prepare_level_flow starts on Sun Mar 14 20:21:58 2021 with memory = 900.45 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:900.4 MB, peak:1.1 GB
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] #Global routing initialization is done on Sun Mar 14 20:21:58 2021
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 900.45 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] #start global routing iteration 1...
[03/14 20:21:58   4208s] ### init_flow_edge starts on Sun Mar 14 20:21:58 2021 with memory = 900.47 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:900.5 MB, peak:1.1 GB
[03/14 20:21:58   4208s] #Initial_route: 0.19827
[03/14 20:21:58   4208s] #Reroute: 0.00474
[03/14 20:21:58   4208s] ### measure_qor starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### measure_congestion starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4208s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4208s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4208s] #
[03/14 20:21:58   4208s] #start global routing iteration 2...
[03/14 20:21:58   4209s] ### measure_qor starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### measure_congestion starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4209s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] ### route_end starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #Total number of trivial nets (e.g. < 2 pins) = 875 (skipped).
[03/14 20:21:58   4209s] #Total number of nets with skipped attribute = 14517 (skipped).
[03/14 20:21:58   4209s] #Total number of routable nets = 86.
[03/14 20:21:58   4209s] #Total number of nets in the design = 15478.
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #85 routable nets have only global wires.
[03/14 20:21:58   4209s] #1 routable net has only detail routed wires.
[03/14 20:21:58   4209s] #14517 skipped nets have only detail routed wires.
[03/14 20:21:58   4209s] #85 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 20:21:58   4209s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #Routed net constraints summary:
[03/14 20:21:58   4209s] #------------------------------------------------
[03/14 20:21:58   4209s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 20:21:58   4209s] #------------------------------------------------
[03/14 20:21:58   4209s] #      Default                 85               0  
[03/14 20:21:58   4209s] #------------------------------------------------
[03/14 20:21:58   4209s] #        Total                 85               0  
[03/14 20:21:58   4209s] #------------------------------------------------
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #Routing constraints summary of the whole design:
[03/14 20:21:58   4209s] #-------------------------------------------------------------------------------
[03/14 20:21:58   4209s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 20:21:58   4209s] #-------------------------------------------------------------------------------
[03/14 20:21:58   4209s] #      Default                 86          138               137           14379  
[03/14 20:21:58   4209s] #-------------------------------------------------------------------------------
[03/14 20:21:58   4209s] #        Total                 86          138               137           14379  
[03/14 20:21:58   4209s] #-------------------------------------------------------------------------------
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] ### cal_base_flow starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### init_flow_edge starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### cal_flow starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### report_overcon starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #                 OverCon          
[03/14 20:21:58   4209s] #                  #Gcell    %Gcell
[03/14 20:21:58   4209s] #     Layer           (1)   OverCon
[03/14 20:21:58   4209s] #  --------------------------------
[03/14 20:21:58   4209s] #  metal1        0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  metal2        0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  metal3        0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  metal4        0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  metal5        0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  metal6        0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  metal7        0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  metal8        0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  metal9        0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  metal10       0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #  --------------------------------
[03/14 20:21:58   4209s] #     Total      0(0.00%)   (0.00%)
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### cal_base_flow starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### init_flow_edge starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4209s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/14 20:21:58   4209s] #  Overflow after GR: 0.00% H + 0.00% V
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] ### cal_flow starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:903.8 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### export_cong_map starts on Sun Mar 14 20:21:58 2021 with memory = 903.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### PDZT_Export::export_cong_map starts on Sun Mar 14 20:21:58 2021 with memory = 903.95 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:903.9 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:903.9 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### import_cong_map starts on Sun Mar 14 20:21:58 2021 with memory = 903.95 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:903.9 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### update starts on Sun Mar 14 20:21:58 2021 with memory = 903.95 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] #Complete Global Routing.
[03/14 20:21:58   4209s] #Total number of nets with non-default rule or having extra spacing = 86
[03/14 20:21:58   4209s] #Total wire length = 6562 um.
[03/14 20:21:58   4209s] #Total half perimeter of net bounding box = 2291 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal1 = 0 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal2 = 118 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal3 = 2920 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal4 = 3097 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal5 = 428 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal6 = 0 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal7 = 0 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal8 = 0 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal9 = 0 um.
[03/14 20:21:58   4209s] #Total wire length on LAYER metal10 = 0 um.
[03/14 20:21:58   4209s] #Total number of vias = 5205
[03/14 20:21:58   4209s] #Up-Via Summary (total 5205):
[03/14 20:21:58   4209s] #           
[03/14 20:21:58   4209s] #-----------------------
[03/14 20:21:58   4209s] # metal1           1687
[03/14 20:21:58   4209s] # metal2           1668
[03/14 20:21:58   4209s] # metal3           1784
[03/14 20:21:58   4209s] # metal4             66
[03/14 20:21:58   4209s] #-----------------------
[03/14 20:21:58   4209s] #                  5205 
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #Total number of involved priority nets 85
[03/14 20:21:58   4209s] #Maximum src to sink distance for priority net 76.8
[03/14 20:21:58   4209s] #Average of max src_to_sink distance for priority net 20.7
[03/14 20:21:58   4209s] #Average of ave src_to_sink distance for priority net 13.5
[03/14 20:21:58   4209s] ### update cpu:00:00:00, real:00:00:00, mem:904.4 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### report_overcon starts on Sun Mar 14 20:21:58 2021 with memory = 904.37 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:904.4 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### report_overcon starts on Sun Mar 14 20:21:58 2021 with memory = 904.37 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] #Max overcon = 0 track.
[03/14 20:21:58   4209s] #Total overcon = 0.00%.
[03/14 20:21:58   4209s] #Worst layer Gcell overcon rate = 0.00%.
[03/14 20:21:58   4209s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:904.4 MB, peak:1.1 GB
[03/14 20:21:58   4209s] ### route_end cpu:00:00:00, real:00:00:00, mem:904.4 MB, peak:1.1 GB
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #Global routing statistics:
[03/14 20:21:58   4209s] #Cpu time = 00:00:01
[03/14 20:21:58   4209s] #Elapsed time = 00:00:01
[03/14 20:21:58   4209s] #Increased memory = 5.94 (MB)
[03/14 20:21:58   4209s] #Total memory = 904.37 (MB)
[03/14 20:21:58   4209s] #Peak memory = 1135.92 (MB)
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #Finished global routing on Sun Mar 14 20:21:58 2021
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #
[03/14 20:21:58   4209s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.80 (MB), peak = 1135.92 (MB)
[03/14 20:21:58   4209s] #Start Track Assignment.
[03/14 20:21:59   4209s] #Done with 142 horizontal wires in 1 hboxes and 46 vertical wires in 1 hboxes.
[03/14 20:21:59   4209s] #Done with 3 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[03/14 20:21:59   4209s] #Complete Track Assignment.
[03/14 20:21:59   4209s] #Total number of nets with non-default rule or having extra spacing = 86
[03/14 20:21:59   4209s] #Total wire length = 6870 um.
[03/14 20:21:59   4209s] #Total half perimeter of net bounding box = 2291 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal1 = 66 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal2 = 120 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal3 = 3141 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal4 = 3115 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal5 = 428 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal6 = 0 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal7 = 0 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal8 = 0 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal9 = 0 um.
[03/14 20:21:59   4209s] #Total wire length on LAYER metal10 = 0 um.
[03/14 20:21:59   4209s] #Total number of vias = 5205
[03/14 20:21:59   4209s] #Up-Via Summary (total 5205):
[03/14 20:21:59   4209s] #           
[03/14 20:21:59   4209s] #-----------------------
[03/14 20:21:59   4209s] # metal1           1687
[03/14 20:21:59   4209s] # metal2           1668
[03/14 20:21:59   4209s] # metal3           1784
[03/14 20:21:59   4209s] # metal4             66
[03/14 20:21:59   4209s] #-----------------------
[03/14 20:21:59   4209s] #                  5205 
[03/14 20:21:59   4209s] #
[03/14 20:21:59   4209s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 912.12 (MB), peak = 1135.92 (MB)
[03/14 20:21:59   4209s] #
[03/14 20:21:59   4209s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 20:21:59   4209s] #Cpu time = 00:00:03
[03/14 20:21:59   4209s] #Elapsed time = 00:00:03
[03/14 20:21:59   4209s] #Increased memory = 19.56 (MB)
[03/14 20:21:59   4209s] #Total memory = 912.17 (MB)
[03/14 20:21:59   4209s] #Peak memory = 1135.92 (MB)
[03/14 20:21:59   4210s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[03/14 20:21:59   4210s] #
[03/14 20:21:59   4210s] #Start Detail Routing..
[03/14 20:21:59   4210s] #start initial detail routing ...
[03/14 20:21:59   4210s] ### Design has 16 dirty nets
[03/14 20:22:21   4232s] # ECO: 8.9% of the total area was rechecked for DRC, and 91.1% required routing.
[03/14 20:22:21   4232s] #   number of violations = 0
[03/14 20:22:21   4232s] #8046 out of 13647 instances (59.0%) need to be verified(marked ipoed), dirty area = 48.3%.
[03/14 20:22:26   4236s] #   number of violations = 0
[03/14 20:22:26   4236s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 961.29 (MB), peak = 1135.92 (MB)
[03/14 20:22:26   4236s] #Complete Detail Routing.
[03/14 20:22:26   4236s] #Total number of nets with non-default rule or having extra spacing = 86
[03/14 20:22:26   4236s] #Total wire length = 6742 um.
[03/14 20:22:26   4236s] #Total half perimeter of net bounding box = 2291 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal1 = 3 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal2 = 782 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal3 = 3164 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal4 = 2490 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal5 = 302 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal6 = 0 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal7 = 0 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal8 = 0 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal9 = 0 um.
[03/14 20:22:26   4236s] #Total wire length on LAYER metal10 = 0 um.
[03/14 20:22:26   4236s] #Total number of vias = 4454
[03/14 20:22:26   4236s] #Up-Via Summary (total 4454):
[03/14 20:22:26   4236s] #           
[03/14 20:22:26   4236s] #-----------------------
[03/14 20:22:26   4236s] # metal1           1724
[03/14 20:22:26   4236s] # metal2           1545
[03/14 20:22:26   4236s] # metal3           1155
[03/14 20:22:26   4236s] # metal4             30
[03/14 20:22:26   4236s] #-----------------------
[03/14 20:22:26   4236s] #                  4454 
[03/14 20:22:26   4236s] #
[03/14 20:22:26   4236s] #Total number of DRC violations = 0
[03/14 20:22:26   4236s] #Cpu time = 00:00:27
[03/14 20:22:26   4236s] #Elapsed time = 00:00:27
[03/14 20:22:26   4236s] #Increased memory = -3.51 (MB)
[03/14 20:22:26   4236s] #Total memory = 908.66 (MB)
[03/14 20:22:26   4236s] #Peak memory = 1135.92 (MB)
[03/14 20:22:26   4236s] #route_detail Statistics:
[03/14 20:22:26   4236s] #Cpu time = 00:00:27
[03/14 20:22:26   4236s] #Elapsed time = 00:00:27
[03/14 20:22:26   4236s] #Increased memory = -3.51 (MB)
[03/14 20:22:26   4236s] #Total memory = 908.66 (MB)
[03/14 20:22:26   4236s] #Peak memory = 1135.92 (MB)
[03/14 20:22:26   4236s] #
[03/14 20:22:26   4236s] #route_global_detail statistics:
[03/14 20:22:26   4236s] #Cpu time = 00:00:31
[03/14 20:22:26   4236s] #Elapsed time = 00:00:31
[03/14 20:22:26   4236s] #Increased memory = -82.45 (MB)
[03/14 20:22:26   4236s] #Total memory = 886.83 (MB)
[03/14 20:22:26   4236s] #Peak memory = 1135.92 (MB)
[03/14 20:22:26   4236s] #Number of warnings = 665
[03/14 20:22:26   4236s] #Total number of warnings = 713
[03/14 20:22:26   4236s] #Number of fails = 0
[03/14 20:22:26   4236s] #Total number of fails = 0
[03/14 20:22:26   4236s] #Complete route_global_detail on Sun Mar 14 20:22:26 2021
[03/14 20:22:26   4236s] #
[03/14 20:22:26   4236s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/14 20:22:26   4236s] 
[03/14 20:22:26   4236s] route_global_detail
[03/14 20:22:26   4236s] 
[03/14 20:22:26   4236s] #set_db route_design_detail_post_route_swap_via "multiCut"
[03/14 20:22:26   4236s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[03/14 20:22:26   4236s] #set_db route_design_reserve_space_for_multi_cut true
[03/14 20:22:26   4236s] #set_db route_design_with_si_driven true
[03/14 20:22:26   4236s] #set_db route_design_with_timing_driven true
[03/14 20:22:26   4236s] #Start route_global_detail on Sun Mar 14 20:22:26 2021
[03/14 20:22:26   4236s] #
[03/14 20:22:26   4236s] #Generating timing data, please wait...
[03/14 20:22:26   4236s] #15238 total nets, 86 already routed, 86 will ignore in trialRoute
[03/14 20:22:28   4238s] #Dump tif for version 2.1
[03/14 20:22:29   4239s] End AAE Lib Interpolated Model. (MEM=1141.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 20:22:34   4244s] Total number of fetched objects 15238
[03/14 20:22:34   4244s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 20:22:34   4244s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 20:22:34   4244s] End delay calculation. (MEM=1189.08 CPU=0:00:04.1 REAL=0:00:04.0)
[03/14 20:22:37   4247s] 
[03/14 20:22:37   4247s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/14 20:22:37   4247s] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:10, memory = 891.40 (MB), peak = 1135.92 (MB)
[03/14 20:22:37   4247s] #Done generating timing data.
[03/14 20:22:37   4247s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/14 20:22:37   4247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[6] of net trace_data[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:22:37   4247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[5] of net trace_data[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:22:37   4247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[4] of net trace_data[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:22:37   4247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[3] of net trace_data[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:22:37   4247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[2] of net trace_data[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:22:37   4247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[1] of net trace_data[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:22:37   4247s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/trace_data[0] of net trace_data[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/14 20:22:37   4247s] ### Net info: total nets: 15478
[03/14 20:22:37   4247s] ### Net info: dirty nets: 0
[03/14 20:22:37   4247s] ### Net info: marked as disconnected nets: 0
[03/14 20:22:37   4247s] ### Net info: fully routed nets: 86
[03/14 20:22:37   4247s] ### Net info: trivial (single pin) nets: 0
[03/14 20:22:37   4247s] ### Net info: unrouted nets: 15392
[03/14 20:22:37   4247s] ### Net info: re-extraction nets: 0
[03/14 20:22:37   4247s] ### Net info: ignored nets: 0
[03/14 20:22:37   4247s] ### Net info: skip routing nets: 0
[03/14 20:22:37   4247s] #Start reading timing information from file .timing_file_25911.tif.gz ...
[03/14 20:22:38   4248s] #Read in timing information for 409 ports, 13647 instances from timing file .timing_file_25911.tif.gz.
[03/14 20:22:38   4248s] #NanoRoute Version 18.13-s088_1 NR190213-1431/18_13-UB
[03/14 20:22:38   4248s] #RTESIG:78da8d90cb0ac23010455dfb1543da45055b334913d3ade25645d4ad54481f105b6892ff
[03/14 20:22:38   4248s] #       37e2b6b6ce6eee1c0e9789e2fbe1020455863cb554a907c2f182056561c79ce30643c4d3
[03/14 20:22:38   4248s] #       db8e2ca3f874be72a18042d2764ed77a5883b77a00ab9d6bbb7af545042b80bcbc71edde
[03/14 20:22:38   4248s] #       3b02897543388ea25bc9a12a8dd5903cfbde8c3288a200a419d2cf405299be74e324e362
[03/14 20:22:38   4248s] #       5ec79902d2b475335d0d85c8c10d7ed22564fe974b3239eb92e16dbf99c51b1b4f7ea6
[03/14 20:22:38   4248s] #
[03/14 20:22:38   4248s] #RTESIG:78da8d90cb0ac23010455dfb1543da45055b334913d3ade25645d4ad54481f105b6892ff
[03/14 20:22:38   4248s] #       37e2b6b6ce6eee1c0e9789e2fbe1020455863cb554a907c2f182056561c79ce30643c4d3
[03/14 20:22:38   4248s] #       db8e2ca3f874be72a18042d2764ed77a5883b77a00ab9d6bbb7af545042b80bcbc71edde
[03/14 20:22:38   4248s] #       3b02897543388ea25bc9a12a8dd5903cfbde8c3288a200a419d2cf405299be74e324e362
[03/14 20:22:38   4248s] #       5ec79902d2b475335d0d85c8c10d7ed22564fe974b3239eb92e16dbf99c51b1b4f7ea6
[03/14 20:22:38   4248s] #
[03/14 20:22:38   4248s] #Start routing data preparation on Sun Mar 14 20:22:38 2021
[03/14 20:22:38   4248s] #
[03/14 20:22:38   4248s] #Minimum voltage of a net in the design = 0.000.
[03/14 20:22:38   4248s] #Maximum voltage of a net in the design = 1.100.
[03/14 20:22:38   4248s] #Voltage range [0.000 - 0.000] has 107 nets.
[03/14 20:22:38   4248s] #Voltage range [1.100 - 1.100] has 1 net.
[03/14 20:22:38   4248s] #Voltage range [0.000 - 1.100] has 15370 nets.
[03/14 20:22:38   4248s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[03/14 20:22:38   4248s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[03/14 20:22:38   4248s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[03/14 20:22:38   4248s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[03/14 20:22:38   4248s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[03/14 20:22:38   4248s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[03/14 20:22:38   4248s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[03/14 20:22:38   4248s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[03/14 20:22:38   4248s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[03/14 20:22:38   4248s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[03/14 20:22:38   4249s] #Regenerating Ggrids automatically.
[03/14 20:22:38   4249s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[03/14 20:22:38   4249s] #Using automatically generated G-grids.
[03/14 20:22:39   4249s] #Done routing data preparation.
[03/14 20:22:39   4249s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 878.21 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] #Merging special wires: starts on Sun Mar 14 20:22:39 2021 with memory = 878.32 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:878.7 MB, peak:1.1 GB
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #Finished routing data preparation on Sun Mar 14 20:22:39 2021
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #Cpu time = 00:00:01
[03/14 20:22:39   4249s] #Elapsed time = 00:00:01
[03/14 20:22:39   4249s] #Increased memory = 5.20 (MB)
[03/14 20:22:39   4249s] #Total memory = 878.66 (MB)
[03/14 20:22:39   4249s] #Peak memory = 1135.92 (MB)
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #Start global routing on Sun Mar 14 20:22:39 2021
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #Start global routing initialization on Sun Mar 14 20:22:39 2021
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #Number of eco nets is 0
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #Start global routing data preparation on Sun Mar 14 20:22:39 2021
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] ### build_merged_routing_blockage_rect_list starts on Sun Mar 14 20:22:39 2021 with memory = 878.66 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:878.7 MB, peak:1.1 GB
[03/14 20:22:39   4249s] #Start routing resource analysis on Sun Mar 14 20:22:39 2021
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] ### init_is_bin_blocked starts on Sun Mar 14 20:22:39 2021 with memory = 878.66 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:878.7 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Mar 14 20:22:39 2021 with memory = 880.13 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### adjust_flow_cap starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### adjust_partial_route_blockage starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### set_via_blocked starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### copy_flow starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] #Routing resource analysis is done on Sun Mar 14 20:22:39 2021
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] ### report_flow_cap starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] #  Resource Analysis:
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 20:22:39   4249s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 20:22:39   4249s] #  --------------------------------------------------------------
[03/14 20:22:39   4249s] #  metal1         H        1208           0        6561    86.22%
[03/14 20:22:39   4249s] #  metal2         V         896           0        6561     0.00%
[03/14 20:22:39   4249s] #  metal3         H        1208           0        6561     0.00%
[03/14 20:22:39   4249s] #  metal4         V         607           0        6561     0.00%
[03/14 20:22:39   4249s] #  metal5         H         604           0        6561     0.00%
[03/14 20:22:39   4249s] #  metal6         V         368         239        6561     1.20%
[03/14 20:22:39   4249s] #  metal7         H         102          99        6561    25.53%
[03/14 20:22:39   4249s] #  metal8         V         202           0        6561     0.00%
[03/14 20:22:39   4249s] #  metal9         H          81           0        6561     0.00%
[03/14 20:22:39   4249s] #  metal10        V          81           0        6561     0.00%
[03/14 20:22:39   4249s] #  --------------------------------------------------------------
[03/14 20:22:39   4249s] #  Total                   5357       8.84%       65610    11.30%
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #  86 nets (0.56%) with 1 preferred extra spacing.
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### analyze_m2_tracks starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### report_initial_resource starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### mark_pg_pins_accessibility starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### set_net_region starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #Global routing data preparation is done on Sun Mar 14 20:22:39 2021
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] ### prepare_level starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### init level 1 starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### prepare_level_flow starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #Global routing initialization is done on Sun Mar 14 20:22:39 2021
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] #
[03/14 20:22:39   4249s] #start global routing iteration 1...
[03/14 20:22:39   4249s] ### init_flow_edge starts on Sun Mar 14 20:22:39 2021 with memory = 880.43 (MB), peak = 1135.92 (MB)
[03/14 20:22:39   4249s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:880.4 MB, peak:1.1 GB
[03/14 20:22:46   4256s] #Initial_route: 6.62312
[03/14 20:23:15   4285s] #Reroute: 28.94184
[03/14 20:23:15   4285s] ### measure_qor starts on Sun Mar 14 20:23:15 2021 with memory = 929.20 (MB), peak = 1135.92 (MB)
[03/14 20:23:15   4285s] ### measure_congestion starts on Sun Mar 14 20:23:15 2021 with memory = 929.20 (MB), peak = 1135.92 (MB)
[03/14 20:23:15   4285s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:929.2 MB, peak:1.1 GB
[03/14 20:23:15   4285s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:929.2 MB, peak:1.1 GB
[03/14 20:23:15   4285s] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 929.20 (MB), peak = 1135.92 (MB)
[03/14 20:23:15   4285s] #
[03/14 20:23:15   4285s] #start global routing iteration 2...
[03/14 20:23:30   4300s] ### measure_qor starts on Sun Mar 14 20:23:30 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:30   4300s] ### measure_congestion starts on Sun Mar 14 20:23:30 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:30   4300s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:30   4300s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:30   4300s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:30   4300s] #
[03/14 20:23:30   4300s] ### route_end starts on Sun Mar 14 20:23:30 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:30   4300s] #
[03/14 20:23:30   4300s] #Total number of trivial nets (e.g. < 2 pins) = 875 (skipped).
[03/14 20:23:30   4300s] #Total number of routable nets = 14603.
[03/14 20:23:30   4300s] #Total number of nets in the design = 15478.
[03/14 20:23:30   4300s] #
[03/14 20:23:30   4300s] #14517 routable nets have only global wires.
[03/14 20:23:30   4300s] #86 routable nets have only detail routed wires.
[03/14 20:23:30   4300s] #138 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 20:23:30   4300s] #86 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 20:23:30   4300s] #
[03/14 20:23:30   4300s] #Routed nets constraints summary:
[03/14 20:23:30   4300s] #------------------------------------------------------------
[03/14 20:23:30   4300s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 20:23:30   4300s] #------------------------------------------------------------
[03/14 20:23:30   4300s] #      Default          138               137           14379  
[03/14 20:23:30   4300s] #------------------------------------------------------------
[03/14 20:23:30   4300s] #        Total          138               137           14379  
[03/14 20:23:30   4300s] #------------------------------------------------------------
[03/14 20:23:30   4300s] #
[03/14 20:23:30   4300s] #Routing constraints summary of the whole design:
[03/14 20:23:30   4300s] #-------------------------------------------------------------------------------
[03/14 20:23:30   4300s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/14 20:23:30   4300s] #-------------------------------------------------------------------------------
[03/14 20:23:30   4300s] #      Default                 86          138               137           14379  
[03/14 20:23:30   4300s] #-------------------------------------------------------------------------------
[03/14 20:23:30   4300s] #        Total                 86          138               137           14379  
[03/14 20:23:30   4300s] #-------------------------------------------------------------------------------
[03/14 20:23:30   4300s] #
[03/14 20:23:30   4300s] ### cal_base_flow starts on Sun Mar 14 20:23:30 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:30   4300s] ### init_flow_edge starts on Sun Mar 14 20:23:30 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:30   4300s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:30   4300s] ### cal_flow starts on Sun Mar 14 20:23:30 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4300s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:31   4300s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:31   4300s] ### report_overcon starts on Sun Mar 14 20:23:31 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4300s] #
[03/14 20:23:31   4300s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 20:23:31   4300s] #
[03/14 20:23:31   4300s] #                 OverCon       OverCon       OverCon          
[03/14 20:23:31   4300s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/14 20:23:31   4300s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[03/14 20:23:31   4300s] #  ------------------------------------------------------------
[03/14 20:23:31   4300s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/14 20:23:31   4300s] #  metal2      129(1.97%)     16(0.24%)      1(0.02%)   (2.23%)
[03/14 20:23:31   4300s] #  metal3       16(0.24%)      0(0.00%)      0(0.00%)   (0.24%)
[03/14 20:23:31   4300s] #  metal4       47(0.72%)      0(0.00%)      0(0.00%)   (0.72%)
[03/14 20:23:31   4300s] #  metal5        3(0.05%)      0(0.00%)      0(0.00%)   (0.05%)
[03/14 20:23:31   4300s] #  metal6       11(0.17%)      0(0.00%)      0(0.00%)   (0.17%)
[03/14 20:23:31   4300s] #  metal7       11(0.23%)      0(0.00%)      0(0.00%)   (0.23%)
[03/14 20:23:31   4300s] #  metal8        6(0.09%)      0(0.00%)      0(0.00%)   (0.09%)
[03/14 20:23:31   4300s] #  metal9       57(0.87%)      0(0.00%)      0(0.00%)   (0.87%)
[03/14 20:23:31   4300s] #  metal10      50(0.76%)      0(0.00%)      0(0.00%)   (0.76%)
[03/14 20:23:31   4300s] #  ------------------------------------------------------------
[03/14 20:23:31   4300s] #     Total    330(0.55%)     16(0.03%)      1(0.00%)   (0.58%)
[03/14 20:23:31   4300s] #
[03/14 20:23:31   4300s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[03/14 20:23:31   4300s] #  Overflow after GR: 0.15% H + 0.44% V
[03/14 20:23:31   4300s] #
[03/14 20:23:31   4300s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:31   4300s] ### cal_base_flow starts on Sun Mar 14 20:23:31 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4300s] ### init_flow_edge starts on Sun Mar 14 20:23:31 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4300s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:31   4300s] ### cal_flow starts on Sun Mar 14 20:23:31 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4300s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:31   4300s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:31   4300s] ### export_cong_map starts on Sun Mar 14 20:23:31 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4301s] ### PDZT_Export::export_cong_map starts on Sun Mar 14 20:23:31 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4301s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:31   4301s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:931.5 MB, peak:1.1 GB
[03/14 20:23:31   4301s] ### import_cong_map starts on Sun Mar 14 20:23:31 2021 with memory = 931.54 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4301s] OPERPROF: Starting HotSpotCal at level 1, MEM:1112.8M
[03/14 20:23:31   4301s] [hotspot] +------------+---------------+---------------+
[03/14 20:23:31   4301s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 20:23:31   4301s] [hotspot] +------------+---------------+---------------+
[03/14 20:23:31   4301s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 20:23:31   4301s] [hotspot] +------------+---------------+---------------+
[03/14 20:23:31   4301s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 20:23:31   4301s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 20:23:31   4301s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.010, MEM:1128.8M
[03/14 20:23:31   4301s] #Hotspot report including placement blocked areas
[03/14 20:23:31   4301s] OPERPROF: Starting HotSpotCal at level 1, MEM:1128.8M
[03/14 20:23:31   4301s] [hotspot] +------------+---------------+---------------+
[03/14 20:23:31   4301s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/14 20:23:31   4301s] [hotspot] +------------+---------------+---------------+
[03/14 20:23:31   4301s] [hotspot] |   metal1(H)   |        740.00 |        740.00 |
[03/14 20:23:31   4301s] [hotspot] |   metal2(V)   |          2.00 |          4.00 |
[03/14 20:23:31   4301s] [hotspot] |   metal3(H)   |          0.00 |          0.00 |
[03/14 20:23:31   4301s] [hotspot] |   metal4(V)   |          5.00 |          9.00 |
[03/14 20:23:31   4301s] [hotspot] |   metal5(H)   |          0.00 |          0.00 |
[03/14 20:23:31   4301s] [hotspot] |   metal6(V)   |          3.00 |          5.00 |
[03/14 20:23:31   4301s] [hotspot] |   metal7(H)   |          1.00 |          4.00 |
[03/14 20:23:31   4301s] [hotspot] |   metal8(V)   |          2.00 |          3.00 |
[03/14 20:23:31   4301s] [hotspot] |   metal9(H)   |         12.00 |         72.00 |
[03/14 20:23:31   4301s] [hotspot] |   metal10(V)   |         51.00 |        115.00 |
[03/14 20:23:31   4301s] [hotspot] +------------+---------------+---------------+
[03/14 20:23:31   4301s] [hotspot] |   worst    |(metal1   740.00 |(metal1   740.00 |
[03/14 20:23:31   4301s] [hotspot] +------------+---------------+---------------+
[03/14 20:23:31   4301s] [hotspot] | all layers |          1.00 |          1.00 |
[03/14 20:23:31   4301s] [hotspot] +------------+---------------+---------------+
[03/14 20:23:31   4301s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/14 20:23:31   4301s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 1.00/1.00 (area is in unit of 4 std-cell row bins)
[03/14 20:23:31   4301s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/14 20:23:31   4301s] [hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[03/14 20:23:31   4301s] [hotspot] +-----+-------------------------------------+---------------+
[03/14 20:23:31   4301s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/14 20:23:31   4301s] [hotspot] +-----+-------------------------------------+---------------+
[03/14 20:23:31   4301s] [hotspot] |  1  |    11.20   112.00    16.80   117.60 |        1.00   |
[03/14 20:23:31   4301s] [hotspot] +-----+-------------------------------------+---------------+
[03/14 20:23:31   4301s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.031, MEM:1128.8M
[03/14 20:23:31   4301s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:932.2 MB, peak:1.1 GB
[03/14 20:23:31   4301s] ### update starts on Sun Mar 14 20:23:31 2021 with memory = 932.15 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4301s] #Complete Global Routing.
[03/14 20:23:31   4301s] #Total number of nets with non-default rule or having extra spacing = 86
[03/14 20:23:31   4301s] #Total wire length = 170090 um.
[03/14 20:23:31   4301s] #Total half perimeter of net bounding box = 158933 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal1 = 3 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal2 = 25644 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal3 = 51980 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal4 = 28032 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal5 = 19476 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal6 = 22613 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal7 = 3597 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal8 = 11012 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal9 = 3301 um.
[03/14 20:23:31   4301s] #Total wire length on LAYER metal10 = 4431 um.
[03/14 20:23:31   4301s] #Total number of vias = 92441
[03/14 20:23:31   4301s] #Up-Via Summary (total 92441):
[03/14 20:23:31   4301s] #           
[03/14 20:23:31   4301s] #-----------------------
[03/14 20:23:31   4301s] # metal1          40197
[03/14 20:23:31   4301s] # metal2          27733
[03/14 20:23:31   4301s] # metal3          11571
[03/14 20:23:31   4301s] # metal4           4783
[03/14 20:23:31   4301s] # metal5           3674
[03/14 20:23:31   4301s] # metal6           1520
[03/14 20:23:31   4301s] # metal7           1493
[03/14 20:23:31   4301s] # metal8            812
[03/14 20:23:31   4301s] # metal9            658
[03/14 20:23:31   4301s] #-----------------------
[03/14 20:23:31   4301s] #                 92441 
[03/14 20:23:31   4301s] #
[03/14 20:23:31   4301s] ### update cpu:00:00:00, real:00:00:00, mem:932.2 MB, peak:1.1 GB
[03/14 20:23:31   4301s] ### report_overcon starts on Sun Mar 14 20:23:31 2021 with memory = 932.15 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4301s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:932.2 MB, peak:1.1 GB
[03/14 20:23:31   4301s] ### report_overcon starts on Sun Mar 14 20:23:31 2021 with memory = 932.15 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4301s] #Max overcon = 5 tracks.
[03/14 20:23:31   4301s] #Total overcon = 0.58%.
[03/14 20:23:31   4301s] #Worst layer Gcell overcon rate = 0.87%.
[03/14 20:23:31   4301s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:932.2 MB, peak:1.1 GB
[03/14 20:23:31   4301s] ### route_end cpu:00:00:00, real:00:00:01, mem:932.2 MB, peak:1.1 GB
[03/14 20:23:31   4301s] #
[03/14 20:23:31   4301s] #Global routing statistics:
[03/14 20:23:31   4301s] #Cpu time = 00:00:52
[03/14 20:23:31   4301s] #Elapsed time = 00:00:52
[03/14 20:23:31   4301s] #Increased memory = 53.49 (MB)
[03/14 20:23:31   4301s] #Total memory = 932.15 (MB)
[03/14 20:23:31   4301s] #Peak memory = 1135.92 (MB)
[03/14 20:23:31   4301s] #
[03/14 20:23:31   4301s] #Finished global routing on Sun Mar 14 20:23:31 2021
[03/14 20:23:31   4301s] #
[03/14 20:23:31   4301s] #
[03/14 20:23:31   4301s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.45 (MB), peak = 1135.92 (MB)
[03/14 20:23:31   4301s] #Start Track Assignment.
[03/14 20:23:34   4304s] #Done with 18196 horizontal wires in 1 hboxes and 17765 vertical wires in 1 hboxes.
[03/14 20:23:37   4307s] #Done with 4235 horizontal wires in 1 hboxes and 3067 vertical wires in 1 hboxes.
[03/14 20:23:38   4307s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/14 20:23:38   4307s] #
[03/14 20:23:38   4307s] #Track assignment summary:
[03/14 20:23:38   4307s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/14 20:23:38   4307s] #------------------------------------------------------------------------
[03/14 20:23:38   4307s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[03/14 20:23:38   4307s] # metal2     24331.72 	  0.16%  	  0.00% 	  0.01%
[03/14 20:23:38   4307s] # metal3     47984.35 	  0.12%  	  0.00% 	  0.00%
[03/14 20:23:38   4307s] # metal4     25569.30 	  0.31%  	  0.00% 	  0.05%
[03/14 20:23:38   4307s] # metal5     19192.62 	  0.10%  	  0.00% 	  0.00%
[03/14 20:23:38   4307s] # metal6     22788.30 	  0.06%  	  0.00% 	  0.00%
[03/14 20:23:38   4307s] # metal7      3789.27 	  0.02%  	  0.00% 	  0.00%
[03/14 20:23:38   4307s] # metal8     11422.26 	  0.02%  	  0.00% 	  0.00%
[03/14 20:23:38   4307s] # metal9      3656.51 	  0.00%  	  0.00% 	  0.00%
[03/14 20:23:38   4307s] # metal10     4697.38 	  0.00%  	  0.00% 	  0.00%
[03/14 20:23:38   4307s] #------------------------------------------------------------------------
[03/14 20:23:38   4307s] # All      163431.71  	  0.13% 	  0.00% 	  0.00%
[03/14 20:23:38   4307s] #Complete Track Assignment.
[03/14 20:23:38   4307s] #Total number of nets with non-default rule or having extra spacing = 86
[03/14 20:23:38   4307s] #Total wire length = 177328 um.
[03/14 20:23:38   4307s] #Total half perimeter of net bounding box = 158933 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal1 = 5575 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal2 = 24899 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal3 = 53953 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal4 = 28074 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal5 = 19509 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal6 = 22918 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal7 = 3555 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal8 = 11137 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal9 = 3261 um.
[03/14 20:23:38   4307s] #Total wire length on LAYER metal10 = 4447 um.
[03/14 20:23:38   4307s] #Total number of vias = 92441
[03/14 20:23:38   4307s] #Up-Via Summary (total 92441):
[03/14 20:23:38   4307s] #           
[03/14 20:23:38   4307s] #-----------------------
[03/14 20:23:38   4307s] # metal1          40197
[03/14 20:23:38   4307s] # metal2          27733
[03/14 20:23:38   4307s] # metal3          11571
[03/14 20:23:38   4307s] # metal4           4783
[03/14 20:23:38   4307s] # metal5           3674
[03/14 20:23:38   4307s] # metal6           1520
[03/14 20:23:38   4307s] # metal7           1493
[03/14 20:23:38   4307s] # metal8            812
[03/14 20:23:38   4307s] # metal9            658
[03/14 20:23:38   4307s] #-----------------------
[03/14 20:23:38   4307s] #                 92441 
[03/14 20:23:38   4307s] #
[03/14 20:23:38   4307s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 919.17 (MB), peak = 1135.92 (MB)
[03/14 20:23:38   4307s] #
[03/14 20:23:38   4307s] #number of short segments in preferred routing layers
[03/14 20:23:38   4307s] #	metal4    metal5    metal6    metal7    metal8    metal9    metal10   Total 
[03/14 20:23:38   4307s] #	243       369       53        404       335       307       115       1826      
[03/14 20:23:38   4307s] #
[03/14 20:23:38   4308s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 20:23:38   4308s] #Cpu time = 00:01:00
[03/14 20:23:38   4308s] #Elapsed time = 00:01:00
[03/14 20:23:38   4308s] #Increased memory = 45.77 (MB)
[03/14 20:23:38   4308s] #Total memory = 919.23 (MB)
[03/14 20:23:38   4308s] #Peak memory = 1135.92 (MB)
[03/14 20:23:38   4308s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[03/14 20:23:38   4308s] #
[03/14 20:23:38   4308s] #Start Detail Routing..
[03/14 20:23:38   4308s] #start initial detail routing ...
[03/14 20:23:39   4308s] ### Design has 0 dirty nets, has valid drcs
[03/14 20:25:40   4429s] #   number of violations = 66
[03/14 20:25:40   4429s] #
[03/14 20:25:40   4429s] #    By Layer and Type :
[03/14 20:25:40   4429s] #	         MetSpc    Short   CutSpc   Totals
[03/14 20:25:40   4429s] #	metal1        0        0        0        0
[03/14 20:25:40   4429s] #	metal2       10       55        1       66
[03/14 20:25:40   4429s] #	Totals       10       55        1       66
[03/14 20:25:40   4429s] #cpu time = 00:02:01, elapsed time = 00:02:01, memory = 979.47 (MB), peak = 1135.92 (MB)
[03/14 20:25:40   4429s] #start 1st optimization iteration ...
[03/14 20:25:44   4433s] #   number of violations = 57
[03/14 20:25:44   4433s] #
[03/14 20:25:44   4433s] #    By Layer and Type :
[03/14 20:25:44   4433s] #	         MetSpc    Short   Totals
[03/14 20:25:44   4433s] #	metal1        0        0        0
[03/14 20:25:44   4433s] #	metal2        7       50       57
[03/14 20:25:44   4433s] #	Totals        7       50       57
[03/14 20:25:44   4433s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 980.45 (MB), peak = 1135.92 (MB)
[03/14 20:25:44   4433s] #start 2nd optimization iteration ...
[03/14 20:25:47   4436s] #   number of violations = 50
[03/14 20:25:47   4436s] #
[03/14 20:25:47   4436s] #    By Layer and Type :
[03/14 20:25:47   4436s] #	         MetSpc    Short   Totals
[03/14 20:25:47   4436s] #	metal1        0        0        0
[03/14 20:25:47   4436s] #	metal2       11       39       50
[03/14 20:25:47   4436s] #	Totals       11       39       50
[03/14 20:25:47   4436s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 980.47 (MB), peak = 1135.92 (MB)
[03/14 20:25:47   4436s] #start 3rd optimization iteration ...
[03/14 20:25:52   4441s] #   number of violations = 1
[03/14 20:25:52   4441s] #
[03/14 20:25:52   4441s] #    By Layer and Type :
[03/14 20:25:52   4441s] #	          Short   Totals
[03/14 20:25:52   4441s] #	metal1        0        0
[03/14 20:25:52   4441s] #	metal2        0        0
[03/14 20:25:52   4441s] #	metal3        1        1
[03/14 20:25:52   4441s] #	Totals        1        1
[03/14 20:25:52   4441s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 980.68 (MB), peak = 1135.92 (MB)
[03/14 20:25:52   4441s] #start 4th optimization iteration ...
[03/14 20:25:52   4441s] #   number of violations = 0
[03/14 20:25:52   4441s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.68 (MB), peak = 1135.92 (MB)
[03/14 20:25:53   4441s] #Complete Detail Routing.
[03/14 20:25:53   4441s] #Total number of nets with non-default rule or having extra spacing = 86
[03/14 20:25:53   4441s] #Total wire length = 175324 um.
[03/14 20:25:53   4441s] #Total half perimeter of net bounding box = 158933 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal1 = 2869 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal2 = 41363 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal3 = 49072 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal4 = 25080 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal5 = 17437 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal6 = 19024 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal7 = 3412 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal8 = 10359 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal9 = 2586 um.
[03/14 20:25:53   4441s] #Total wire length on LAYER metal10 = 4123 um.
[03/14 20:25:53   4441s] #Total number of vias = 89378
[03/14 20:25:53   4441s] #Up-Via Summary (total 89378):
[03/14 20:25:53   4441s] #           
[03/14 20:25:53   4441s] #-----------------------
[03/14 20:25:53   4441s] # metal1          42479
[03/14 20:25:53   4441s] # metal2          28728
[03/14 20:25:53   4441s] # metal3           8897
[03/14 20:25:53   4441s] # metal4           3758
[03/14 20:25:53   4441s] # metal5           2675
[03/14 20:25:53   4441s] # metal6           1070
[03/14 20:25:53   4441s] # metal7           1070
[03/14 20:25:53   4441s] # metal8            399
[03/14 20:25:53   4441s] # metal9            302
[03/14 20:25:53   4441s] #-----------------------
[03/14 20:25:53   4441s] #                 89378 
[03/14 20:25:53   4441s] #
[03/14 20:25:53   4441s] #Total number of DRC violations = 0
[03/14 20:25:53   4441s] #Cpu time = 00:02:14
[03/14 20:25:53   4441s] #Elapsed time = 00:02:15
[03/14 20:25:53   4441s] #Increased memory = -14.28 (MB)
[03/14 20:25:53   4441s] #Total memory = 904.95 (MB)
[03/14 20:25:53   4441s] #Peak memory = 1135.92 (MB)
[03/14 20:25:53   4442s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[03/14 20:25:53   4442s] #
[03/14 20:25:53   4442s] #Start Post Route via swapping...
[03/14 20:25:53   4442s] #99.98% of area are rerouted by ECO routing.
[03/14 20:26:00   4448s] #   number of violations = 0
[03/14 20:26:00   4448s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 904.99 (MB), peak = 1135.92 (MB)
[03/14 20:26:00   4448s] #CELL_VIEW picorv32,init has no DRC violation.
[03/14 20:26:00   4448s] #Total number of DRC violations = 0
[03/14 20:26:00   4448s] #No via is swapped.
[03/14 20:26:00   4448s] #Post Route via swapping is done.
[03/14 20:26:00   4448s] #Total number of nets with non-default rule or having extra spacing = 86
[03/14 20:26:00   4448s] #Total wire length = 175324 um.
[03/14 20:26:00   4448s] #Total half perimeter of net bounding box = 158933 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal1 = 2869 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal2 = 41363 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal3 = 49072 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal4 = 25080 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal5 = 17437 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal6 = 19024 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal7 = 3412 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal8 = 10359 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal9 = 2586 um.
[03/14 20:26:00   4448s] #Total wire length on LAYER metal10 = 4123 um.
[03/14 20:26:00   4448s] #Total number of vias = 89378
[03/14 20:26:00   4448s] #Up-Via Summary (total 89378):
[03/14 20:26:00   4448s] #           
[03/14 20:26:00   4448s] #-----------------------
[03/14 20:26:00   4448s] # metal1          42479
[03/14 20:26:00   4448s] # metal2          28728
[03/14 20:26:00   4448s] # metal3           8897
[03/14 20:26:00   4448s] # metal4           3758
[03/14 20:26:00   4448s] # metal5           2675
[03/14 20:26:00   4448s] # metal6           1070
[03/14 20:26:00   4448s] # metal7           1070
[03/14 20:26:00   4448s] # metal8            399
[03/14 20:26:00   4448s] # metal9            302
[03/14 20:26:00   4448s] #-----------------------
[03/14 20:26:00   4448s] #                 89378 
[03/14 20:26:00   4448s] #
[03/14 20:26:00   4448s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[03/14 20:26:00   4449s] #
[03/14 20:26:00   4449s] #Start Post Route wire spreading..
[03/14 20:26:00   4449s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[03/14 20:26:00   4449s] #
[03/14 20:26:00   4449s] #Start DRC checking..
[03/14 20:26:10   4459s] #   number of violations = 0
[03/14 20:26:10   4459s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 943.42 (MB), peak = 1135.92 (MB)
[03/14 20:26:10   4459s] #CELL_VIEW picorv32,init has no DRC violation.
[03/14 20:26:10   4459s] #Total number of DRC violations = 0
[03/14 20:26:10   4459s] #
[03/14 20:26:10   4459s] #Start data preparation for wire spreading...
[03/14 20:26:10   4459s] #
[03/14 20:26:10   4459s] #Data preparation is done on Sun Mar 14 20:26:10 2021
[03/14 20:26:10   4459s] #
[03/14 20:26:11   4459s] #
[03/14 20:26:11   4459s] #Start Post Route Wire Spread.
[03/14 20:26:13   4462s] #Done with 3953 horizontal wires in 2 hboxes and 2657 vertical wires in 2 hboxes.
[03/14 20:26:14   4462s] #Complete Post Route Wire Spread.
[03/14 20:26:14   4462s] #
[03/14 20:26:14   4462s] #Total number of nets with non-default rule or having extra spacing = 86
[03/14 20:26:14   4462s] #Total wire length = 177426 um.
[03/14 20:26:14   4462s] #Total half perimeter of net bounding box = 158933 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal1 = 2870 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal2 = 41707 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal3 = 49884 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal4 = 25265 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal5 = 17721 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal6 = 19291 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal7 = 3435 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal8 = 10468 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal9 = 2597 um.
[03/14 20:26:14   4462s] #Total wire length on LAYER metal10 = 4187 um.
[03/14 20:26:14   4462s] #Total number of vias = 89378
[03/14 20:26:14   4462s] #Up-Via Summary (total 89378):
[03/14 20:26:14   4462s] #           
[03/14 20:26:14   4462s] #-----------------------
[03/14 20:26:14   4462s] # metal1          42479
[03/14 20:26:14   4462s] # metal2          28728
[03/14 20:26:14   4462s] # metal3           8897
[03/14 20:26:14   4462s] # metal4           3758
[03/14 20:26:14   4462s] # metal5           2675
[03/14 20:26:14   4462s] # metal6           1070
[03/14 20:26:14   4462s] # metal7           1070
[03/14 20:26:14   4462s] # metal8            399
[03/14 20:26:14   4462s] # metal9            302
[03/14 20:26:14   4462s] #-----------------------
[03/14 20:26:14   4462s] #                 89378 
[03/14 20:26:14   4462s] #
[03/14 20:26:14   4462s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 14000 ( 7.00000 um)
[03/14 20:26:14   4462s] #
[03/14 20:26:14   4462s] #Start DRC checking..
[03/14 20:26:25   4473s] #   number of violations = 0
[03/14 20:26:25   4473s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 965.06 (MB), peak = 1135.92 (MB)
[03/14 20:26:25   4473s] #CELL_VIEW picorv32,init has no DRC violation.
[03/14 20:26:25   4473s] #Total number of DRC violations = 0
[03/14 20:26:25   4473s] #   number of violations = 0
[03/14 20:26:25   4473s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 908.59 (MB), peak = 1135.92 (MB)
[03/14 20:26:25   4473s] #CELL_VIEW picorv32,init has no DRC violation.
[03/14 20:26:25   4473s] #Total number of DRC violations = 0
[03/14 20:26:25   4473s] #Post Route wire spread is done.
[03/14 20:26:25   4474s] #Total number of nets with non-default rule or having extra spacing = 86
[03/14 20:26:25   4474s] #Total wire length = 177426 um.
[03/14 20:26:25   4474s] #Total half perimeter of net bounding box = 158933 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal1 = 2870 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal2 = 41707 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal3 = 49884 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal4 = 25265 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal5 = 17721 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal6 = 19291 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal7 = 3435 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal8 = 10468 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal9 = 2597 um.
[03/14 20:26:25   4474s] #Total wire length on LAYER metal10 = 4187 um.
[03/14 20:26:25   4474s] #Total number of vias = 89378
[03/14 20:26:25   4474s] #Up-Via Summary (total 89378):
[03/14 20:26:25   4474s] #           
[03/14 20:26:25   4474s] #-----------------------
[03/14 20:26:25   4474s] # metal1          42479
[03/14 20:26:25   4474s] # metal2          28728
[03/14 20:26:25   4474s] # metal3           8897
[03/14 20:26:25   4474s] # metal4           3758
[03/14 20:26:25   4474s] # metal5           2675
[03/14 20:26:25   4474s] # metal6           1070
[03/14 20:26:25   4474s] # metal7           1070
[03/14 20:26:25   4474s] # metal8            399
[03/14 20:26:25   4474s] # metal9            302
[03/14 20:26:25   4474s] #-----------------------
[03/14 20:26:25   4474s] #                 89378 
[03/14 20:26:25   4474s] #
[03/14 20:26:25   4474s] #route_detail Statistics:
[03/14 20:26:25   4474s] #Cpu time = 00:02:46
[03/14 20:26:25   4474s] #Elapsed time = 00:02:47
[03/14 20:26:25   4474s] #Increased memory = -12.75 (MB)
[03/14 20:26:25   4474s] #Total memory = 906.47 (MB)
[03/14 20:26:25   4474s] #Peak memory = 1135.92 (MB)
[03/14 20:26:26   4474s] #
[03/14 20:26:26   4474s] #route_global_detail statistics:
[03/14 20:26:26   4474s] #Cpu time = 00:03:58
[03/14 20:26:26   4474s] #Elapsed time = 00:04:00
[03/14 20:26:26   4474s] #Increased memory = 13.64 (MB)
[03/14 20:26:26   4474s] #Total memory = 883.71 (MB)
[03/14 20:26:26   4474s] #Peak memory = 1135.92 (MB)
[03/14 20:26:26   4474s] #Number of warnings = 8
[03/14 20:26:26   4474s] #Total number of warnings = 722
[03/14 20:26:26   4474s] #Number of fails = 0
[03/14 20:26:26   4474s] #Total number of fails = 0
[03/14 20:26:26   4474s] #Complete route_global_detail on Sun Mar 14 20:26:26 2021
[03/14 20:26:26   4474s] #
[03/14 20:26:26   4474s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 20:26:26   4474s] UM:                                                                   final
[03/14 20:26:26   4475s] OPERPROF: Starting HotSpotCal at level 1, MEM:1117.6M
[03/14 20:26:26   4475s] [hotspot] +------------+---------------+---------------+
[03/14 20:26:26   4475s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 20:26:26   4475s] [hotspot] +------------+---------------+---------------+
[03/14 20:26:26   4475s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 20:26:26   4475s] [hotspot] +------------+---------------+---------------+
[03/14 20:26:26   4475s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 20:26:26   4475s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 20:26:26   4475s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1117.6M
[03/14 20:26:26   4475s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1117.6M
[03/14 20:26:26   4475s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1117.6M
[03/14 20:26:26   4475s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1117.6M
[03/14 20:26:26   4475s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.050, REAL:0.053, MEM:1117.6M
[03/14 20:26:26   4475s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:1117.6M
[03/14 20:26:26   4475s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.091, MEM:1117.6M
[03/14 20:26:27   4476s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 20:26:27   4476s] UM:        270.76            272                                      route_design
[03/14 20:26:27   4476s] #route_design: cpu time = 00:04:31, elapsed time = 00:04:33, memory = 883.30 (MB), peak = 1135.92 (MB)
[03/14 20:26:27   4476s] ### 
[03/14 20:26:27   4476s] ###   Scalability Statistics
[03/14 20:26:27   4476s] ### 
[03/14 20:26:27   4476s] ### --------------------------------+----------------+----------------+----------------+
[03/14 20:26:27   4476s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[03/14 20:26:27   4476s] ### --------------------------------+----------------+----------------+----------------+
[03/14 20:26:27   4476s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/14 20:26:27   4476s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/14 20:26:27   4476s] ###   Timing Data Generation        |        00:00:11|        00:00:11|             1.0|
[03/14 20:26:27   4476s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[03/14 20:26:27   4476s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/14 20:26:27   4476s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[03/14 20:26:27   4476s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/14 20:26:27   4476s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/14 20:26:27   4476s] ###   Global Routing                |        00:00:53|        00:00:53|             1.0|
[03/14 20:26:27   4476s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[03/14 20:26:27   4476s] ###   Detail Routing                |        00:02:40|        00:02:41|             1.0|
[03/14 20:26:27   4476s] ###   Post Route Via Swapping       |        00:00:07|        00:00:07|             1.0|
[03/14 20:26:27   4476s] ###   Entire Command                |        00:04:31|        00:04:33|             1.0|
[03/14 20:26:27   4476s] ### --------------------------------+----------------+----------------+----------------+
[03/14 20:26:27   4476s] ### 
[03/14 20:26:27   4476s] #% End route_design (date=03/14 20:26:27, total cpu=0:04:31, real=0:04:32, peak res=1016.8M, current mem=883.3M)
[03/14 20:26:27   4476s] @innovus 12> 

[03/14 20:26:27   4476s] @innovus 12> set_db add_fillers_prefix FILL
set_db add_fillers_prefix FILL
[03/14 20:26:27   4476s] 1 FILL
[03/14 20:26:27   4476s] @innovus 13> set_db add_fillers_cells {FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
set_db add_fillers_cells {FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
[03/14 20:26:27   4476s] 1 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1
[03/14 20:26:27   4476s] @innovus 14> add_fillers
add_fillers
[03/14 20:26:27   4476s] **WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
[03/14 20:26:27   4476s] Type 'man IMPSP-5217' for more detail.
[03/14 20:26:27   4476s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1117.6M
[03/14 20:26:27   4476s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1117.6M
[03/14 20:26:27   4476s] #spOpts: N=45 
[03/14 20:26:27   4476s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1117.6M
[03/14 20:26:27   4476s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1117.6M
[03/14 20:26:27   4476s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[03/14 20:26:27   4476s] SiteArray: one-level site array dimensions = 115 x 852
[03/14 20:26:27   4476s] SiteArray: use 391,920 bytes
[03/14 20:26:27   4476s] SiteArray: current memory after site array memory allocation 1117.6M
[03/14 20:26:27   4476s] SiteArray: FP blocked sites are writable
[03/14 20:26:27   4476s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 20:26:27   4476s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1117.6M
[03/14 20:26:28   4476s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.270, REAL:0.272, MEM:1117.6M
[03/14 20:26:28   4476s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.310, REAL:0.307, MEM:1117.6M
[03/14 20:26:28   4476s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.320, REAL:0.315, MEM:1117.6M
[03/14 20:26:28   4476s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1117.6MB).
[03/14 20:26:28   4476s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.350, REAL:0.349, MEM:1117.6M
[03/14 20:26:28   4476s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1117.6M
[03/14 20:26:28   4476s]   Signal wire search tree: 215500 elements. (cpu=0:00:00.1, mem=0.0M)
[03/14 20:26:28   4476s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.140, REAL:0.150, MEM:1117.6M
[03/14 20:26:28   4476s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1117.6M
[03/14 20:26:28   4476s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1117.6M
[03/14 20:26:28   4476s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1117.6M
[03/14 20:26:28   4476s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1117.6M
[03/14 20:26:28   4476s] OPERPROF:           Starting spiAddFillerInstInBoxEx at level 6, MEM:1117.6M
[03/14 20:26:29   4477s] OPERPROF:           Finished spiAddFillerInstInBoxEx at level 6, CPU:0.760, REAL:0.768, MEM:1117.6M
[03/14 20:26:29   4477s] OPERPROF:           Starting spiAddFillerInstInBoxEx at level 6, MEM:1117.6M
[03/14 20:26:29   4477s] OPERPROF:           Finished spiAddFillerInstInBoxEx at level 6, CPU:0.000, REAL:0.000, MEM:1117.6M
[03/14 20:26:29   4477s] AddFiller main function time CPU:0.760, REAL:0.768
[03/14 20:26:29   4477s] Filler instance commit time CPU:0.120, REAL:0.138
[03/14 20:26:29   4477s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.760, REAL:0.770, MEM:1117.6M
[03/14 20:26:29   4477s] *INFO: Adding fillers to top-module.
[03/14 20:26:29   4477s] *INFO:   Added 2164 filler insts (cell FILLCELL_X4 / prefix FILL).
[03/14 20:26:29   4477s] *INFO:   Added 7754 filler insts (cell FILLCELL_X1 / prefix FILL).
[03/14 20:26:29   4477s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
[03/14 20:26:29   4477s] *INFO: Total 9918 filler insts added - prefix FILL (CPU: 0:00:01.3).
[03/14 20:26:29   4477s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.760, REAL:0.771, MEM:1117.6M
[03/14 20:26:29   4477s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1117.6M
[03/14 20:26:29   4477s] For 9918 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 20:26:29   4477s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.010, MEM:1117.6M
[03/14 20:26:29   4477s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.780, REAL:0.782, MEM:1117.6M
[03/14 20:26:29   4477s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.780, REAL:0.783, MEM:1117.6M
[03/14 20:26:29   4477s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:1.430, REAL:1.437, MEM:1117.6M
[03/14 20:26:29   4477s] @innovus 15> 

[03/14 20:26:29   4477s] @innovus 15> check_connectivity
check_connectivity
[03/14 20:26:29   4477s] VERIFY_CONNECTIVITY use new engine.
[03/14 20:26:29   4477s] 
[03/14 20:26:29   4477s] ******** Start: VERIFY CONNECTIVITY ********
[03/14 20:26:29   4477s] Start Time: Sun Mar 14 20:26:29 2021
[03/14 20:26:29   4477s] 
[03/14 20:26:29   4477s] Design Name: picorv32
[03/14 20:26:29   4477s] Database Units: 2000
[03/14 20:26:29   4477s] Design Boundary: (0.0000, 0.0000) (170.2400, 169.1200)
[03/14 20:26:29   4477s] Error Limit = 1000; Warning Limit = 50
[03/14 20:26:29   4477s] Check all nets
[03/14 20:26:29   4478s] **WARN: (IMPVFC-97):	IO pin trace_data[6] of net trace_data[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/14 20:26:29   4478s] **WARN: (IMPVFC-97):	IO pin trace_data[5] of net trace_data[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/14 20:26:29   4478s] **WARN: (IMPVFC-97):	IO pin trace_data[4] of net trace_data[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/14 20:26:29   4478s] **WARN: (IMPVFC-97):	IO pin trace_data[3] of net trace_data[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/14 20:26:29   4478s] **WARN: (IMPVFC-97):	IO pin trace_data[2] of net trace_data[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/14 20:26:29   4478s] **WARN: (IMPVFC-97):	IO pin trace_data[1] of net trace_data[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/14 20:26:29   4478s] **WARN: (IMPVFC-97):	IO pin trace_data[0] of net trace_data[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/14 20:26:29   4478s] **** 20:26:29 **** Processed 5000 nets.
[03/14 20:26:30   4478s] **** 20:26:30 **** Processed 10000 nets.
[03/14 20:26:30   4478s] **** 20:26:30 **** Processed 15000 nets.
[03/14 20:26:31   4480s] 
[03/14 20:26:31   4480s] Begin Summary 
[03/14 20:26:31   4480s]   Found no problems or warnings.
[03/14 20:26:31   4480s] End Summary
[03/14 20:26:31   4480s] 
[03/14 20:26:31   4480s] End Time: Sun Mar 14 20:26:31 2021
[03/14 20:26:31   4480s] Time Elapsed: 0:00:02.0
[03/14 20:26:31   4480s] 
[03/14 20:26:31   4480s] ******** End: VERIFY CONNECTIVITY ********
[03/14 20:26:31   4480s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/14 20:26:31   4480s]   (CPU Time: 0:00:02.4  MEM: 0.000M)
[03/14 20:26:31   4480s] 
[03/14 20:26:31   4480s] @innovus 16> check_drc
check_drc
[03/14 20:26:31   4480s]  *** Starting Verify DRC (MEM: 1117.6) ***
[03/14 20:26:31   4480s] 
[03/14 20:26:31   4480s]   VERIFY DRC ...... Starting Verification
[03/14 20:26:31   4480s]   VERIFY DRC ...... Initializing
[03/14 20:26:31   4480s]   VERIFY DRC ...... Deleting Existing Violations
[03/14 20:26:31   4480s]   VERIFY DRC ...... Creating Sub-Areas
[03/14 20:26:31   4480s]   VERIFY DRC ...... Using new threading
[03/14 20:26:31   4480s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 57.240 57.240} 1 of 9
[03/14 20:26:32   4480s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/14 20:26:32   4480s]   VERIFY DRC ...... Sub-Area: {57.240 0.000 114.480 57.240} 2 of 9
[03/14 20:26:32   4481s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[03/14 20:26:32   4481s]   VERIFY DRC ...... Sub-Area: {114.480 0.000 170.240 57.240} 3 of 9
[03/14 20:26:33   4481s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[03/14 20:26:33   4481s]   VERIFY DRC ...... Sub-Area: {0.000 57.240 57.240 114.480} 4 of 9
[03/14 20:26:33   4482s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[03/14 20:26:33   4482s]   VERIFY DRC ...... Sub-Area: {57.240 57.240 114.480 114.480} 5 of 9
[03/14 20:26:34   4483s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[03/14 20:26:34   4483s]   VERIFY DRC ...... Sub-Area: {114.480 57.240 170.240 114.480} 6 of 9
[03/14 20:26:35   4483s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[03/14 20:26:35   4483s]   VERIFY DRC ...... Sub-Area: {0.000 114.480 57.240 169.120} 7 of 9
[03/14 20:26:35   4484s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[03/14 20:26:35   4484s]   VERIFY DRC ...... Sub-Area: {57.240 114.480 114.480 169.120} 8 of 9
[03/14 20:26:36   4484s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[03/14 20:26:36   4484s]   VERIFY DRC ...... Sub-Area: {114.480 114.480 170.240 169.120} 9 of 9
[03/14 20:26:36   4485s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[03/14 20:26:36   4485s] 
[03/14 20:26:36   4485s]   Verification Complete : 0 Viols.
[03/14 20:26:36   4485s] 
[03/14 20:26:36   4485s]  *** End Verify DRC (CPU: 0:00:05.1  ELAPSED TIME: 5.00  MEM: 0.0M) ***
[03/14 20:26:36   4485s] 
[03/14 20:26:36   4485s] @innovus 17> 

[03/14 20:26:36   4485s] @innovus 17> write_netlist "${RESULTS_DIR}/${TOP_DESIGN}-post-par.v"
write_netlist "${RESULTS_DIR}/${TOP_DESIGN}-post-par.v"
[03/14 20:26:36   4485s] Writing Netlist "./out_pnr/results/picorv32-post-par.v" ...
[03/14 20:26:36   4485s] @innovus 18> 

[03/14 20:26:36   4485s] @innovus 18> #Extract RC parameters file
#Extract RC parameters file
[03/14 20:26:36   4485s] @innovus 19> 

[03/14 20:26:36   4485s] @innovus 19> extract_rc
extract_rc
[03/14 20:26:36   4485s] Extraction called for design 'picorv32' of instances=23565 and nets=15478 using extraction engine 'pre_route' .
[03/14 20:26:36   4485s] pre_route RC Extraction called for design picorv32.
[03/14 20:26:36   4485s] RC Extraction called in multi-corner(1) mode.
[03/14 20:26:36   4485s] RCMode: PreRoute
[03/14 20:26:36   4485s]       RC Corner Indexes            0   
[03/14 20:26:36   4485s] Capacitance Scaling Factor   : 1.00000 
[03/14 20:26:36   4485s] Resistance Scaling Factor    : 1.00000 
[03/14 20:26:36   4485s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 20:26:36   4485s] Clock Res. Scaling Factor    : 1.00000 
[03/14 20:26:36   4485s] Shrink Factor                : 1.00000
[03/14 20:26:36   4485s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 20:26:36   4485s] Using capacitance table file ...
[03/14 20:26:37   4485s] Updating RC grid for preRoute extraction ...
[03/14 20:26:37   4485s] Initializing multi-corner capacitance tables ... 
[03/14 20:26:37   4485s] Initializing multi-corner resistance tables ...
[03/14 20:26:37   4485s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1117.555M)
[03/14 20:26:37   4485s] 127
[03/14 20:26:37   4485s] @innovus 20> write_parasitics -rc_corner default_emulate_rc_corner -spef_file "${R [1GESULTS_DIR}/${TOP_DESIGN}-post-par.spef"
write_parasitics -rc_corner default_emulate_rc_corner -spef_file "${RESULTS_DIR}/${TOP_DESIGN}-post-par.spef"
[03/14 20:26:39   4487s] @innovus 21> 

[03/14 20:26:39   4487s] @innovus 21> #Real Layout file
#Real Layout file
[03/14 20:26:39   4487s] @innovus 22> write_stream ${OUT_DIR}/${GDS_DIR}/${TOP_DESIGN}-post-par.gds -merge  [1G"/home/abc586/freepdk-45nm/stdcells.gds" -map_file "/home/abc586/freepdk-45nm/rtk- [1Gstream-out.map"
write_stream ${OUT_DIR}/${GDS_DIR}/${TOP_DESIGN}-post-par.gds -merge "/home/abc586/freepdk-45nm/stdcells.gds" -map_file "/home/abc586/freepdk-45nm/rtk-stream-out.map"
[03/14 20:26:39   4487s] ** NOTE: Created directory path './out_pnr/./out_pnr/gds' for file './out_pnr/./out_pnr/gds/picorv32-post-par.gds'.
[03/14 20:26:39   4487s] Finding the highest version number among the merge files
[03/14 20:26:39   4487s] Merge file: /home/abc586/freepdk-45nm/stdcells.gds has version number: 600
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Parse map file...
[03/14 20:26:39   4487s] Writing GDSII file ...
[03/14 20:26:39   4487s] 	****** db unit per micron = 2000 ******
[03/14 20:26:39   4487s] 	****** output gds2 file unit per micron = 2000 ******
[03/14 20:26:39   4487s] 	****** unit scaling factor = 1 ******
[03/14 20:26:39   4487s] Output for instance
[03/14 20:26:39   4487s] Output for bump
[03/14 20:26:39   4487s] Output for physical terminals
[03/14 20:26:39   4487s] Output for logical terminals
[03/14 20:26:39   4487s] Output for regular nets
[03/14 20:26:39   4487s] Output for special nets and metal fills
[03/14 20:26:39   4487s] Output for via structure generation
[03/14 20:26:39   4487s] Statistics for GDS generated (version 600)
[03/14 20:26:39   4487s] ----------------------------------------
[03/14 20:26:39   4487s] Stream Out Layer Mapping Information:
[03/14 20:26:39   4487s] GDS Layer Number          GDS Layer Name
[03/14 20:26:39   4487s] ----------------------------------------
[03/14 20:26:39   4487s]     11                            metal1
[03/14 20:26:39   4487s]     12                              via1
[03/14 20:26:39   4487s]     13                            metal2
[03/14 20:26:39   4487s]     14                              via2
[03/14 20:26:39   4487s]     15                            metal3
[03/14 20:26:39   4487s]     16                              via3
[03/14 20:26:39   4487s]     17                            metal4
[03/14 20:26:39   4487s]     18                              via4
[03/14 20:26:39   4487s]     19                            metal5
[03/14 20:26:39   4487s]     20                              via5
[03/14 20:26:39   4487s]     21                            metal6
[03/14 20:26:39   4487s]     22                              via6
[03/14 20:26:39   4487s]     23                            metal7
[03/14 20:26:39   4487s]     24                              via7
[03/14 20:26:39   4487s]     25                            metal8
[03/14 20:26:39   4487s]     26                              via8
[03/14 20:26:39   4487s]     27                            metal9
[03/14 20:26:39   4487s]     28                              via9
[03/14 20:26:39   4487s]     29                           metal10
[03/14 20:26:39   4487s]     11                            metal1
[03/14 20:26:39   4487s]     13                            metal2
[03/14 20:26:39   4487s]     15                            metal3
[03/14 20:26:39   4487s]     17                            metal4
[03/14 20:26:39   4487s]     23                            metal4
[03/14 20:26:39   4487s]     19                            metal5
[03/14 20:26:39   4487s]     25                            metal5
[03/14 20:26:39   4487s]     21                            metal6
[03/14 20:26:39   4487s]     27                            metal6
[03/14 20:26:39   4487s]     29                            metal6
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Stream Out Information Processed for GDS version 600:
[03/14 20:26:39   4487s] Units: 2000 DBU
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Object                             Count
[03/14 20:26:39   4487s] ----------------------------------------
[03/14 20:26:39   4487s] Instances                          23565
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Ports/Pins                           402
[03/14 20:26:39   4487s]     metal layer metal3               402
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Nets                              126122
[03/14 20:26:39   4487s]     metal layer metal1              8300
[03/14 20:26:39   4487s]     metal layer metal2             58598
[03/14 20:26:39   4487s]     metal layer metal3             37801
[03/14 20:26:39   4487s]     metal layer metal4              9010
[03/14 20:26:39   4487s]     metal layer metal5              4876
[03/14 20:26:39   4487s]     metal layer metal6              4136
[03/14 20:26:39   4487s]     metal layer metal7              1089
[03/14 20:26:39   4487s]     metal layer metal8              1580
[03/14 20:26:39   4487s]     metal layer metal9               395
[03/14 20:26:39   4487s]     metal layer metal10              337
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s]     Via Instances                  89378
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Special Nets                         253
[03/14 20:26:39   4487s]     metal layer metal1               116
[03/14 20:26:39   4487s]     metal layer metal6                69
[03/14 20:26:39   4487s]     metal layer metal7                68
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s]     Via Instances                  21196
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Metal Fills                            0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s]     Via Instances                      0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Metal FillOPCs                         0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s]     Via Instances                      0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Metal FillDRCs                         0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s]     Via Instances                      0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Text                                 404
[03/14 20:26:39   4487s]     metal layer metal1                 2
[03/14 20:26:39   4487s]     metal layer metal3               402
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Blockages                              0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Custom Text                            0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Custom Box                             0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Trim Metal                             0
[03/14 20:26:39   4487s] 
[03/14 20:26:39   4487s] Merging with GDS libraries
[03/14 20:26:39   4487s] Scanning GDS file /home/abc586/freepdk-45nm/stdcells.gds to register cell name ......
[03/14 20:26:39   4487s] Merging GDS file /home/abc586/freepdk-45nm/stdcells.gds ......
[03/14 20:26:39   4487s] 	****** Merge file: /home/abc586/freepdk-45nm/stdcells.gds has version number: 600.
[03/14 20:26:39   4487s] 	****** Merge file: /home/abc586/freepdk-45nm/stdcells.gds has units: 10000 per micron.
[03/14 20:26:39   4487s] 	****** unit scaling factor = 0.2 ******
[03/14 20:26:39   4487s] **WARN: (IMPOGDS-215):	Merge file : /home/abc586/freepdk-45nm/stdcells.gds has larger units than output file units. You may have rounding problem.
[03/14 20:26:39   4487s] **WARN: (IMPOGDS-280):	Maximum units in merge file is 10000. Use -units 10000 to avoid rounding issue.
[03/14 20:26:39   4487s] ######Streamout is finished!
[03/14 20:26:39   4487s] @innovus 23> 

[03/14 20:26:39   4487s] @innovus 23> write_db out/post_impl.final
write_db out/post_impl.final
[03/14 20:26:39   4488s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 20:26:39   4488s] #% Begin save design ... (date=03/14 20:26:39, mem=921.9M)
[03/14 20:26:39   4488s] % Begin Save ccopt configuration ... (date=03/14 20:26:39, mem=921.9M)
[03/14 20:26:39   4488s] % End Save ccopt configuration ... (date=03/14 20:26:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=921.9M, current mem=921.9M)
[03/14 20:26:40   4488s] % Begin Save netlist data ... (date=03/14 20:26:39, mem=921.9M)
[03/14 20:26:40   4488s] Writing Binary DB to out/post_impl.final/picorv32.v.bin in single-threaded mode...
[03/14 20:26:40   4488s] % End Save netlist data ... (date=03/14 20:26:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=923.2M, current mem=923.2M)
[03/14 20:26:40   4488s] Saving congestion map file out/post_impl.final/picorv32.route.congmap.gz ...
[03/14 20:26:40   4488s] % Begin Save AAE data ... (date=03/14 20:26:40, mem=923.3M)
[03/14 20:26:40   4488s] Saving AAE Data ...
[03/14 20:26:40   4488s] % End Save AAE data ... (date=03/14 20:26:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=923.3M, current mem=923.3M)
[03/14 20:26:41   4488s] Saving scheduling_file.cts.25911 in out/post_impl.final.dat/scheduling_file.cts
[03/14 20:26:41   4488s] % Begin Save clock tree data ... (date=03/14 20:26:41, mem=923.7M)
[03/14 20:26:41   4488s] % End Save clock tree data ... (date=03/14 20:26:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=923.8M, current mem=923.8M)
[03/14 20:26:41   4488s] Saving preference file out/post_impl.final/gui.pref.tcl ...
[03/14 20:26:41   4489s] Saving mode setting ...
[03/14 20:26:41   4489s] Saving root attributes to be loaded post write_db ...
[03/14 20:26:41   4489s] Saving global file ...
[03/14 20:26:41   4489s] Saving root attributes to be loaded previous write_db ...
[03/14 20:26:42   4489s] % Begin Save floorplan data ... (date=03/14 20:26:42, mem=936.6M)
[03/14 20:26:42   4489s] Saving floorplan file ...
[03/14 20:26:42   4489s] % End Save floorplan data ... (date=03/14 20:26:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=936.7M, current mem=936.7M)
[03/14 20:26:42   4489s] Saving Drc markers ...
[03/14 20:26:42   4489s] ... No Drc file written since there is no markers found.
[03/14 20:26:42   4489s] % Begin Save placement data ... (date=03/14 20:26:42, mem=936.7M)
[03/14 20:26:42   4489s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/14 20:26:42   4489s] Save Adaptive View Pruing View Names to Binary file
[03/14 20:26:42   4489s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1123.6M) ***
[03/14 20:26:42   4490s] % End Save placement data ... (date=03/14 20:26:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=937.1M, current mem=937.1M)
[03/14 20:26:42   4490s] % Begin Save routing data ... (date=03/14 20:26:42, mem=937.1M)
[03/14 20:26:42   4490s] Saving route file ...
[03/14 20:26:42   4490s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1123.6M) ***
[03/14 20:26:42   4490s] % End Save routing data ... (date=03/14 20:26:42, total cpu=0:00:00.3, real=0:00:00.0, peak res=937.5M, current mem=937.5M)
[03/14 20:26:42   4490s] Saving property file out/post_impl.final/picorv32.prop
[03/14 20:26:43   4490s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=1123.6M) ***
[03/14 20:26:43   4490s] #Saving pin access data to file out/post_impl.final/picorv32.apa ...
[03/14 20:26:43   4490s] #
[03/14 20:26:44   4491s] % Begin Save power constraints data ... (date=03/14 20:26:44, mem=937.9M)
[03/14 20:26:44   4491s] % End Save power constraints data ... (date=03/14 20:26:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=937.9M, current mem=937.9M)
[03/14 20:26:44   4491s] Generated self-contained design post_impl.final
[03/14 20:26:44   4491s] #% End save design ... (date=03/14 20:26:44, total cpu=0:00:03.6, real=0:00:05.0, peak res=937.9M, current mem=919.2M)
[03/14 20:26:44   4491s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 20:26:44   4491s] *** Message Summary: 0 warning(s), 0 error(s)
[03/14 20:26:44   4491s] 
[03/14 20:26:44   4491s] 0
[03/14 20:26:44   4491s] @innovus 24> 

[03/14 20:26:44   4491s] @innovus 24> #Dump Delay Info
#Dump Delay Info
[03/14 20:26:44   4491s] @innovus 25> set fl [open ${REPORTS_DIR}/post_pnr_delay_info.csv w]
set fl [open ${REPORTS_DIR}/post_pnr_delay_info.csv w]
[03/14 20:26:44   4491s] file22
[03/14 20:26:44   4491s] @innovus 26> puts $fl "Launch Point, Capturing point, Data Path Delay, Number of c [1Gominational cells in data path"
puts $fl "Launch Point, Capturing point, Data Path Delay, Number of cominational cells in data path"
[03/14 20:26:44   4491s] 
[03/14 20:26:44   4491s] _close.pre_expect
[03/14 20:26:44   4491s] add_area_io_fillers
[03/14 20:26:44   4491s] add_area_io_rows
[03/14 20:26:44   4491s] add_buffer_to_bus_sink_group
[03/14 20:26:44   4491s] add_clock_tree_exclusion_drivers
[03/14 20:26:44   4491s] add_clock_tree_source_group_roots
[03/14 20:26:44   4491s] add_decap_cell_candidates
[03/14 20:26:44   4491s] add_decaps
[03/14 20:26:44   4491s] add_decomp_filler
[03/14 20:26:44   4491s] add_dummy_boundary_wires
[03/14 20:26:44   4491s] add_endcaps
[03/14 20:26:44   4491s] add_fences
[03/14 20:26:44   4491s] add_filler_gaps
[03/14 20:26:44   4491s] add_fillers
[03/14 20:26:44   4491s] add_gate_array_filler
[03/14 20:26:44   4491s] add_io_buffers
[03/14 20:26:44   4491s] add_io_fillers
[03/14 20:26:44   4491s] add_io_insts
[03/14 20:26:44   4491s] add_io_row_fillers
[03/14 20:26:44   4491s] add_metal_fill
[03/14 20:26:44   4491s] add_mim_cap
[03/14 20:26:44   4491s] add_notch_fill
[03/14 20:26:44   4491s] add_partition_feedthrus[23D[22A[23C[22B
[03/14 20:26:44   4491s] 
[03/14 20:26:44   4491s] Makefile
[03/14 20:26:44   4491s] config.tcl
[03/14 20:26:44   4491s] file_list.f
[03/14 20:26:44   4491s] fv/
[03/14 20:26:44   4491s] genus.cmd
[03/14 20:26:44   4491s] genus.log
[03/14 20:26:44   4491s] innovus.cmd
[03/14 20:26:44   4491s] innovus.log
[03/14 20:26:44   4491s] innovus.logv
[03/14 20:26:44   4491s] out/
[03/14 20:26:44   4491s] out_pnr/
[03/14 20:26:44   4491s] picorv32.conn.rpt
[03/14 20:26:44   4491s] picorv32.geom.rpt
[03/14 20:26:44   4491s] picorv32_genus_xfer.attrs.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.default_emulate_constraint_mode.sdc
[03/14 20:26:44   4491s] picorv32_genus_xfer.flowkit_settings.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.g
[03/14 20:26:44   4491s] picorv32_genus_xfer.genus_init.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.genus_setup.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.invs_init.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.invs_setup.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.metrics.json
[03/14 20:26:44   4491s] picorv32_genus_xfer.mmmc.tcl[28D[22A[28C[22B
[03/14 20:26:44   4491s] 
[03/14 20:26:44   4491s] Makefile
[03/14 20:26:44   4491s] config.tcl
[03/14 20:26:44   4491s] file_list.f
[03/14 20:26:44   4491s] fv/
[03/14 20:26:44   4491s] genus.cmd
[03/14 20:26:44   4491s] genus.log
[03/14 20:26:44   4491s] innovus.cmd
[03/14 20:26:44   4491s] innovus.log
[03/14 20:26:44   4491s] innovus.logv
[03/14 20:26:44   4491s] out/
[03/14 20:26:44   4491s] out_pnr/
[03/14 20:26:44   4491s] picorv32.conn.rpt
[03/14 20:26:44   4491s] picorv32.geom.rpt
[03/14 20:26:44   4491s] picorv32_genus_xfer.attrs.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.default_emulate_constraint_mode.sdc
[03/14 20:26:44   4491s] picorv32_genus_xfer.flowkit_settings.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.g
[03/14 20:26:44   4491s] picorv32_genus_xfer.genus_init.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.genus_setup.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.invs_init.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.invs_setup.tcl
[03/14 20:26:44   4491s] picorv32_genus_xfer.metrics.json
[03/14 20:26:44   4491s] picorv32_genus_xfer.mmmc.tcl[28D[22A[28C[22B
[03/14 20:26:44   4491s] @innovus 27> foreach_in_collection path [report_timing -from [all_register] -to [a [1Gll_registers] -max_paths 10000 -collection] {
[03/14 20:26:44   4491s] + set launch [get_db $path .launching_point.name]
[03/14 20:26:44   4491s] + set capture [get_db $path .capturing_point.name]
[03/14 20:26:44   4491s] + set sum 0
[03/14 20:26:44   4491s] + foreach del [get_db $path .timing_points.delay] {set sum [expr $sum + $del]}
[03/14 20:26:44   4491s] + set depth [expr [llength [lsort -u [get_db $path .timing_points.pin.inst.name]]] [1G - 2]
[03/14 20:26:44   4491s] + if {$depth < 0} {set depth 0}
[03/14 20:26:44   4491s] + puts $fl "$launch,$capture,$sum,$depth"
[03/14 20:26:44   4491s] + }
foreach_in_collection path [report_timing -from [all_register] -to [all_registers] -max_paths 10000 -collection] {
set launch [get_db $path .launching_point.name]
set capture [get_db $path .capturing_point.name]
set sum 0
foreach del [get_db $path .timing_points.delay] {set sum [expr $sum + $del]}
set depth [expr [llength [lsort -u [get_db $path .timing_points.pin.inst.name]]] - 2]
if {$depth < 0} {set depth 0}
puts $fl "$launch,$capture,$sum,$depth"
}
[03/14 20:26:44   4491s] #################################################################################
[03/14 20:26:44   4491s] # Design Stage: PostRoute
[03/14 20:26:44   4491s] # Design Name: picorv32
[03/14 20:26:44   4491s] # Design Mode: 45nm
[03/14 20:26:44   4491s] # Analysis Mode: MMMC Non-OCV 
[03/14 20:26:44   4491s] # Parasitics Mode: No SPEF/RCDB
[03/14 20:26:44   4491s] # Signoff Settings: SI Off 
[03/14 20:26:44   4491s] #################################################################################
[03/14 20:26:45   4492s] AAE_INFO: 1 threads acquired from CTE.
[03/14 20:26:45   4492s] Calculate delays in Single mode...
[03/14 20:26:45   4492s] Topological Sorting (REAL = 0:00:00.0, MEM = 1167.3M, InitMEM = 1165.2M)
[03/14 20:26:45   4492s] Start delay calculation (fullDC) (1 T). (MEM=1167.33)
[03/14 20:26:46   4493s] End AAE Lib Interpolated Model. (MEM=1183.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 20:26:51   4498s] Total number of fetched objects 15238
[03/14 20:26:51   4498s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[03/14 20:26:51   4498s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 20:26:51   4498s] End delay calculation. (MEM=1231.43 CPU=0:00:04.2 REAL=0:00:04.0)
[03/14 20:26:51   4498s] End delay calculation (fullDC). (MEM=1231.43 CPU=0:00:05.8 REAL=0:00:06.0)
[03/14 20:26:51   4498s] *** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 1231.4M) ***
[03/14 20:26:55   4502s] @innovus 28> close $fl
close $fl
[03/14 20:26:55   4502s] @innovus 29> 

[03/14 20:26:55   4502s] @innovus 29> set fl1 [open syn_gen_paths.csv r]
set fl1 [open syn_gen_paths.csv r]
[03/14 20:26:55   4502s] file22
[03/14 20:26:55   4502s] @innovus 30> set lines1 [split [read $fl1] '\n']
set lines1 [split [read $fl1] '\n']
[03/14 20:26:55   4502s] {reg_op1_reg[19]/clk, latched_store_reg/d, 18} {latched_branch_reg/clk, reg_next_pc_reg[31]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[30]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[29]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[28]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[27]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[26]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[25]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[24]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[23]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[22]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[21]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[20]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[19]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[18]/d, 17} {latched_branch_reg/clk, reg_next_pc_reg[17]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[31]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[30]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[29]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[28]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[27]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[26]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[25]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[24]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[23]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[22]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[21]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[20]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[19]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[18]/d, 17} {reg_op1_reg[1]/clk, reg_op1_reg[17]/d, 17} {reg_op1_reg[19]/clk, decoder_trigger_reg/d, 17} {reg_op1_reg[1]/clk, alu_out_q_reg[31]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[30]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[29]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[28]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[27]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[26]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[25]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[24]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[23]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[22]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[21]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[20]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[19]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[18]/d, 16} {reg_op1_reg[1]/clk, alu_out_q_reg[17]/d, 16} {reg_op1_reg[19]/clk, mem_do_rinst_reg/d, 16} {reg_op1_reg[19]/clk, alu_out_q_reg[0]/d, 16} {reg_op1_reg[19]/clk, latched_branch_reg/d, 16} {latched_branch_reg/clk, reg_next_pc_reg[16]/d, 15} {latched_branch_reg/clk, reg_next_pc_reg[15]/d, 15} {latched_branch_reg/clk, reg_next_pc_reg[14]/d, 15} {latched_branch_reg/clk, reg_next_pc_reg[13]/d, 15} {latched_branch_reg/clk, reg_next_pc_reg[12]/d, 15} {latched_branch_reg/clk, reg_next_pc_reg[11]/d, 15} {latched_branch_reg/clk, reg_next_pc_reg[10]/d, 15} {latched_branch_reg/clk, reg_next_pc_reg[9]/d, 15} {reg_op1_reg[1]/clk, reg_op1_reg[16]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[31]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[30]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[29]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[28]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[27]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[26]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[25]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[24]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[23]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[22]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[21]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[20]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[19]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[18]/d, 15} {reg_pc_reg[2]/clk, reg_out_reg[17]/d, 15} {reg_op1_reg[1]/clk, alu_out_q_reg[16]/d, 14} {reg_op1_reg[1]/clk, alu_out_q_reg[15]/d, 14} {reg_op1_reg[1]/clk, alu_out_q_reg[14]/d, 14} {reg_op1_reg[1]/clk, alu_out_q_reg[13]/d, 14} {reg_op1_reg[1]/clk, alu_out_q_reg[12]/d, 14} {reg_op1_reg[1]/clk, alu_out_q_reg[11]/d, 14} {reg_op1_reg[1]/clk, alu_out_q_reg[10]/d, 14} {reg_op1_reg[1]/clk, alu_out_q_reg[9]/d, 14} {latched_branch_reg/clk, reg_next_pc_reg[8]/d, 13} {latched_branch_reg/clk, reg_next_pc_reg[7]/d, 13} {latched_branch_reg/clk, reg_next_pc_reg[6]/d, 13} {latched_branch_reg/clk, reg_next_pc_reg[5]/d, 13} {decoded_imm_j_reg[3]/clk, reg_sh_reg[1]/d, 13} {reg_pc_reg[2]/clk, reg_out_reg[16]/d, 12} {mem_wordsize_reg[1]/clk, cpu_state_reg[7]/d, 12} {mem_wordsize_reg[1]/clk, cpu_state_reg[3]/d, 12} {mem_wordsize_reg[1]/clk, cpu_state_reg[0]/d, 12} {reg_op1_reg[1]/clk, alu_out_q_reg[8]/d, 12} {mem_wordsize_reg[1]/clk, cpu_state_reg[6]/d, 12} {reg_op1_reg[1]/clk, alu_out_q_reg[7]/d, 12} {reg_op1_reg[1]/clk, alu_out_q_reg[6]/d, 12} {reg_op1_reg[1]/clk, alu_out_q_reg[5]/d, 12} {mem_valid_reg/clk, reg_op1_reg[15]/d, 11} {mem_valid_reg/clk, reg_op1_reg[14]/d, 11} {mem_valid_reg/clk, reg_op1_reg[13]/d, 11} {mem_valid_reg/clk, reg_op1_reg[12]/d, 11} {mem_valid_reg/clk, reg_op1_reg[11]/d, 11} {mem_valid_reg/clk, reg_op1_reg[10]/d, 11} {mem_valid_reg/clk, reg_op1_reg[9]/d, 11} {mem_valid_reg/clk, reg_op1_reg[8]/d, 11} {mem_valid_reg/clk, reg_op1_reg[7]/d, 11} {mem_valid_reg/clk, reg_op1_reg[6]/d, 11} {mem_valid_reg/clk, reg_op1_reg[5]/d, 11} {mem_valid_reg/clk, reg_op1_reg[4]/d, 11} {mem_valid_reg/clk, reg_op1_reg[3]/d, 11} {mem_valid_reg/clk, reg_op1_reg[2]/d, 11} {mem_valid_reg/clk, reg_op1_reg[1]/d, 11} {latched_branch_reg/clk, reg_next_pc_reg[4]/d, 11} {mem_wordsize_reg[1]/clk, reg_out_reg[14]/d, 11} {mem_wordsize_reg[1]/clk, reg_out_reg[13]/d, 11} {mem_wordsize_reg[1]/clk, reg_out_reg[12]/d, 11} {mem_wordsize_reg[1]/clk, reg_out_reg[11]/d, 11} {mem_wordsize_reg[1]/clk, reg_out_reg[10]/d, 11} {mem_wordsize_reg[1]/clk, reg_out_reg[9]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][31]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][30]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][29]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][28]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][27]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][26]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][25]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][24]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][23]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][22]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][21]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][20]/d, 11} {reg_pc_reg[4]/clk, cpuregs_reg[1][18]/d, 11} {mem_wordsize_reg[1]/clk, cpu_state_reg[2]/d, 11} {mem_wordsize_reg[1]/clk, cpu_state_reg[1]/d, 11} {decoded_imm_j_reg[3]/clk, reg_sh_reg[4]/d, 11} {decoded_imm_j_reg[3]/clk, reg_sh_reg[3]/d, 11} {decoded_imm_j_reg[3]/clk, reg_sh_reg[2]/d, 11} {decoded_imm_j_reg[3]/clk, reg_sh_reg[0]/d, 11} {instr_rdinstrh_reg/clk, reg_op2_reg[31]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[30]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[29]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[28]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[27]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[26]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[25]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[24]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[23]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[22]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[21]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[20]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[19]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[18]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[17]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[16]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[15]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[14]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[13]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[12]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[11]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[10]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[9]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[8]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[7]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[6]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[5]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[4]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[3]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[2]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[1]/d, 10} {instr_rdinstrh_reg/clk, reg_op2_reg[0]/d, 10} {mem_valid_reg/clk, is_sb_sh_sw_reg/d, 10} {mem_valid_reg/clk, is_lb_lh_lw_lbu_lhu_reg/d, 10} {mem_valid_reg/clk, is_alu_reg_imm_reg/d, 10} {latched_branch_reg/clk, reg_next_pc_reg[3]/d, 10} {mem_valid_reg/clk, reg_op1_reg[0]/d, 10} {mem_wordsize_reg[1]/clk, reg_out_reg[15]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[63]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[62]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[61]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[60]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[59]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[58]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[57]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[56]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[55]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[54]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[53]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[52]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[51]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[50]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[49]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[48]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[47]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[46]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[45]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[44]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[43]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[42]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[41]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[40]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[39]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[38]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[37]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[36]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[35]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[34]/d, 10} {count_instr_reg[0]/clk, count_instr_reg[33]/d, 10} {reg_pc_reg[4]/clk, cpuregs_reg[1][16]/d, 10} {reg_pc_reg[4]/clk, cpuregs_reg[1][15]/d, 10} {reg_pc_reg[4]/clk, cpuregs_reg[1][14]/d, 10} {reg_pc_reg[4]/clk, cpuregs_reg[1][13]/d, 10} {reg_pc_reg[4]... truncated to 10000 characters (use the tcl_return_display_length_limit attribute to control the length before truncation).
[03/14 20:26:55   4502s] @innovus 31> close $fl1
close $fl1
[03/14 20:26:55   4502s] @innovus 32> 

[03/14 20:26:55   4502s] @innovus 32> set fl2 [open syn_gen_tmp.txt r]
set fl2 [open syn_gen_tmp.txt r]
[03/14 20:26:55   4502s] file22
[03/14 20:26:55   4502s] @innovus 33> set lines2 [split [read $fl2] '\n']
set lines2 [split [read $fl2] '\n']
[03/14 20:26:55   4502s] 555 555 555 555 555 555 555 555 555 555 555 555 555 555 555 520 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 494 494 494 494 494 494 494 488 488 488 488 488 488 488 488 488 488 488 488 488 488 488 470 463 461 460 453 450 450 450 450 450 450 450 450 450 450 450 450 450 450 450 445 445 441 441 441 439 437 437 437 437 437 437 437 437 437 437 437 437 437 437 437 428 428 428 428 428 428 428 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 420 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 411 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 408 406 403 403 403 403 403 403 403 403 403 403 403 403 403 400 398 398 398 398 398 398 398 398 398 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 396 394 394 394 394 394 394 394 394 394 394 394 394 394 393 391 385 384 382 378 378 377 377 377 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 375 374 374 374 374 372 372 372 372 367 365 365 365 365 365 365 365 365 365 365 365 363 363 363 363 363 363 363 363 363 363 363 361 361 361 361 361 361 361 361 361 361 361 360 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 357 356 354 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 353 342 342 342 342 342 342 342 340 340 339 338 338 338 338 338 338 332 332 332 332 328 328 328 328 324 323 322 322 322 322 321 321 321 321 321 321 321 321 321 321 321 321 321 321 321 316 315 308 308 308 308 308 308 308 308 308 308 308 308 308 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 301 300 300 299 299 296 296 296 296 296 296 296 293 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 291 284 284 284 284 284 284 284 284 283 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 281 278 278 278 278 278 278 278 278 276 276 276 274 274 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 273 272 272 272 272 272 268 261 258 258 258 258 258 258 258 258 258 258 258 254 254 254 236 234 230 227 226 224 224 224 224 224 224 224 218 218 218 218 218 218 218 218 218 218 218 218 218 218 218 218 218 218 218 218 218 218 218 206 175 168 158 155 155 144 126 {}
[03/14 20:26:55   4502s] @innovus 34> close $fl2
close $fl2
[03/14 20:26:55   4502s] @innovus 35> 

[03/14 20:26:55   4502s] @innovus 35> set fl3 [open ${REPORTS_DIR}/syn_gen_timing_info.csv w]
set fl3 [open ${REPORTS_DIR}/syn_gen_timing_info.csv w]
[03/14 20:26:55   4502s] file22
[03/14 20:26:55   4502s] @innovus 36> puts $fl3 "Launch Point, Capturing point, Data Path Delay, Number of  [1Gcominational cells in data path"
puts $fl3 "Launch Point, Capturing point, Data Path Delay, Number of cominational cells in data path"
[03/14 20:26:55   4502s] @innovus 37> for {set i 0} {$i < [llength $lines1]} {incr i} {puts $fl3 "[lindex $ [1Glines1 $i 0][lindex $lines1 $i 1][lindex $lines2 $i],[lindex $lines1 $i 2]"}
for {set i 0} {$i < [llength $lines1]} {incr i} {puts $fl3 "[lindex $lines1 $i 0][lindex $lines1 $i 1][lindex $lines2 $i],[lindex $lines1 $i 2]"}
[03/14 20:26:55   4502s] @innovus 38> close $fl3
close $fl3
[03/14 20:26:55   4502s] @innovus 39> 

[03/14 20:26:55   4502s] @innovus 39> rm syn_gen_summary.txt
rm syn_gen_summary.txt
[03/14 20:26:55   4502s] @innovus 40> rm syn_gen_paths.csrm syn_gen_paths.csv
v
[03/14 20:26:55   4502s] @innovus 41> rm syn_gen_tmp.txt
rm syn_gen_tmp.txt
[03/14 20:26:55   4502s] @innovus 42> #Report timing
#Report timing
[03/14 20:26:55   4502s] @innovus 43> report_timing -max_paths 150000 > ${REPORTS_DIR}/timing.rpt
report_timing -max_paths 150000 > ${REPORTS_DIR}/timing.rpt
[03/14 20:26:56   4503s] @innovus 44> exitexit

[03/14 20:54:44   4506s] 
[03/14 20:54:44   4506s] *** Memory Usage v#1 (Current mem = 1178.102M, initial mem = 267.559M) ***
[03/14 20:54:44   4506s] 
[03/14 20:54:44   4506s] *** Summary of all messages that are not suppressed in this session:
[03/14 20:54:44   4506s] Severity  ID               Count  Summary                                  
[03/14 20:54:44   4506s] WARNING   IMPOGDS-215          1  Merge file : %s has larger units than ou...
[03/14 20:54:44   4506s] WARNING   IMPOGDS-280          1  Maximum units in merge file is %d. Use -...
[03/14 20:54:44   4506s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[03/14 20:54:44   4506s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[03/14 20:54:44   4506s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/14 20:54:44   4506s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/14 20:54:44   4506s] WARNING   IMPVFC-97            7  IO pin %s of net %s has not been assigne...
[03/14 20:54:44   4506s] WARNING   IMPPP-532           28  ViaGen Warning: top layer and bottom lay...
[03/14 20:54:44   4506s] WARNING   IMPPP-354            4  The power planner did not generate %s st...
[03/14 20:54:44   4506s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/14 20:54:44   4506s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/14 20:54:44   4506s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[03/14 20:54:44   4506s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/14 20:54:44   4506s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[03/14 20:54:44   4506s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[03/14 20:54:44   4506s] WARNING   IMPCCOPT-2231        3  CCOpt data structures have been affected...
[03/14 20:54:44   4506s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[03/14 20:54:44   4506s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[03/14 20:54:44   4506s] *** Message Summary: 103 warning(s), 0 error(s)
[03/14 20:54:44   4506s] 
[03/14 20:54:44   4506s] --- Ending "Innovus" (totcpu=1:15:06, real=1:52:11, mem=1178.1M) ---
