$date
  Mon Nov  9 21:47:36 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_registre $end
$var reg 1 ! sig_clk $end
$var reg 1 " sig_load $end
$var reg 1 # sig_nrst $end
$var reg 17 $ sig_d[16:0] $end
$var reg 17 % sig_q[16:0] $end
$scope module dut $end
$var reg 1 & clk $end
$var reg 1 ' load $end
$var reg 1 ( nrst $end
$var reg 17 ) d[16:0] $end
$var reg 17 * q[16:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
bUUUUUUUUUUUUUUUUU $
bUUUUUUUUUUUUUUUUU %
0&
0'
1(
bUUUUUUUUUUUUUUUUU )
bUUUUUUUUUUUUUUUUU *
#5000000
1!
1&
#10000000
0!
b11101010001010101 $
0&
b11101010001010101 )
#15000000
1!
1"
b11101010001010101 %
1&
1'
b11101010001010101 *
#20000000
0!
0&
#24000000
0#
b00000000000000000 %
0(
b00000000000000000 *
#25000000
1!
1&
#30000000
0!
1#
b00001010001010101 $
0&
1(
b00001010001010101 )
#35000000
1!
b00001010001010101 %
1&
b00001010001010101 *
#40000000
0!
0&
#45000000
1!
1&
#50000000
0!
0&
#51000000
0#
b00000000000000000 %
0(
b00000000000000000 *
#54000000
1#
1(
#55000000
1!
b00001010001010101 %
1&
b00001010001010101 *
#60000000
0!
0&
#65000000
1!
0"
1&
0'
#70000000
0!
0&
#75000000
1!
1&
#80000000
0!
0&
#85000000
1!
1&
#90000000
0!
0&
#95000000
1!
1&
#100000000
0!
0&
