Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "processor"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/register.v" into library work
Parsing module <register>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux32to1.v" into library work
Parsing module <mux32to1>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/rom.v" into library work
Parsing module <rom>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/PCregister.v" into library work
Parsing module <PCregister>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1_5bit.v" into library work
Parsing module <mux2to1_5bit>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1.v" into library work
Parsing module <mux2to1>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/memstage.v" into library work
Parsing module <memstage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage.v" into library work
Parsing module <ifstage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decstage.v" into library work
Parsing module <decstage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alustage.v" into library work
Parsing module <alustage>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/control.v" into library work
Parsing module <control>.
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/processor.v" into library work
Parsing module <processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <processor>.

Elaborating module <datapath>.

Elaborating module <ifstage>.

Elaborating module <mux2to1>.

Elaborating module <PCregister>.

Elaborating module <rom>.
Reading initialization file \"rom3.data\".

Elaborating module <decstage>.

Elaborating module <mux2to1_5bit>.

Elaborating module <regfile>.

Elaborating module <decoder>.

Elaborating module <register>.

Elaborating module <mux32to1>.

Elaborating module <alustage>.

Elaborating module <alu>.

Elaborating module <memstage>.

Elaborating module <ram>.

Elaborating module <control>.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/control.v" Line 77: Signal <Instr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/control.v" Line 121: Signal <ALU_Out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/control.v" Line 136: Signal <ALU_Out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <processor>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/processor.v".
    Summary:
	no macro.
Unit <processor> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/datapath.v".
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <ifstage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage.v".
    Found 32-bit adder for signal <PCplus4> created at line 39.
    Found 32-bit adder for signal <adder> created at line 40.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ifstage> synthesized.

Synthesizing Unit <mux2to1>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1> synthesized.

Synthesizing Unit <PCregister>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/PCregister.v".
    Found 32-bit register for signal <res>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PCregister> synthesized.

Synthesizing Unit <rom>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/rom.v".
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'rom', is tied to its initial value.
    Found 1024x32-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Found 32-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <rom> synthesized.

Synthesizing Unit <decstage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decstage.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <decstage> synthesized.

Synthesizing Unit <mux2to1_5bit>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1_5bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1_5bit> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/regfile.v".
    Summary:
	no macro.
Unit <regfile> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/decoder.v".
    Found 32x32-bit Read Only RAM for signal <res>
    Summary:
	inferred   1 RAM(s).
Unit <decoder> synthesized.

Synthesizing Unit <register>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/register.v".
    Found 32-bit register for signal <res>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <register> synthesized.

Synthesizing Unit <mux32to1>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux32to1.v".
    Found 32-bit 32-to-1 multiplexer for signal <res> created at line 62.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32to1> synthesized.

Synthesizing Unit <alustage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alustage.v".
INFO:Xst:3210 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alustage.v" line 32: Output port <Zero> of the instance <alu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <alustage> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/alu.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_3_OUT> created at line 38.
    Found 32-bit adder for signal <A[31]_B[31]_add_6_OUT> created at line 55.
    Found 32-bit 14-to-1 multiplexer for signal <Res> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <memstage>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/memstage.v".
WARNING:Xst:647 - Input <ALU_MEM_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALU_MEM_Addr<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <memstage> synthesized.

Synthesizing Unit <ram>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ram.v".
    Found 1024x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <ram> synthesized.

Synthesizing Unit <control>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/control.v".
WARNING:Xst:647 - Input <Instr<25:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <rRF_WrEn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rRF_WrData_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rRF_B_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_Bin_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_func<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_func<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_func<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rALU_func<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rMem_WrEn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rPC_Sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  10 Latch(s).
	inferred   6 Multiplexer(s).
Unit <control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port RAM                           : 1
 1024x32-bit single-port Read Only RAM                 : 1
 32x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 35
 32-bit register                                       : 35
# Latches                                              : 10
 1-bit latch                                           : 10
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 6
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <res_31> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_30> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_29> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_28> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_27> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_26> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_25> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_24> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_23> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_22> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_21> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_20> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_19> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_18> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_17> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_16> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_15> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_14> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_13> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_12> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_11> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_10> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_9> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_8> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_7> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_6> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_5> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_4> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_3> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_2> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_1> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <res_0> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <decoder>.
INFO:Xst:3231 - The small RAM <Mram_res> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Awr>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <res>           |          |
    -----------------------------------------------------------------------
Unit <decoder> synthesized (advanced).

Synthesizing (advanced) Unit <ifstage>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <PC/res> prevents it from being combined with the RAM <memRom/Mram_ROM> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCout<11:2>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <memRom/Mram_ROM> will be implemented as a BLOCK RAM, absorbing the following register(s): <memRom/dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCout<11:2>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Instr>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ifstage> synthesized (advanced).

Synthesizing (advanced) Unit <ram>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port block RAM                     : 1
 1024x32-bit single-port block Read Only RAM           : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 6
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <PC/res_12> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_13> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_14> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_15> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_16> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_17> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_18> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_19> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_20> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_21> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_22> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_23> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_24> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_25> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_26> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_27> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_28> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_29> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_30> of sequential type is unconnected in block <ifstage>.
WARNING:Xst:2677 - Node <PC/res_31> of sequential type is unconnected in block <ifstage>.

Optimizing unit <register> ...

Optimizing unit <processor> ...

Optimizing unit <alu> ...

Optimizing unit <ifstage> ...

Optimizing unit <decstage> ...

Optimizing unit <regfile> ...

Optimizing unit <control> ...
WARNING:Xst:1710 - FF/Latch <rMem_WrEn> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rMem_WrEn> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datap/decs/RF/reg0/res_0> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_1> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_2> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_3> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_4> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_5> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_6> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_7> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_8> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_9> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_10> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_11> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_12> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_13> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_14> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_15> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_16> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_17> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_18> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_19> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_20> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_21> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_22> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_23> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_24> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_25> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_26> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_27> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_28> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_29> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_30> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datap/decs/RF/reg0/res_31> (without init value) has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block processor, actual ratio is 7.
Latch ctrl/rRF_B_sel has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1004
 Flip-Flops                                            : 1004

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1250
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 8
#      LUT2                        : 4
#      LUT3                        : 104
#      LUT4                        : 49
#      LUT5                        : 58
#      LUT6                        : 791
#      MUXCY                       : 82
#      MUXF7                       : 65
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 1014
#      FDE                         : 992
#      FDRE                        : 12
#      LD                          : 10
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 64
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1014  out of  54576     1%  
 Number of Slice LUTs:                 1015  out of  27288     3%  
    Number used as Logic:              1015  out of  27288     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1969
   Number with an unused Flip Flop:     955  out of   1969    48%  
   Number with an unused LUT:           954  out of   1969    48%  
   Number of fully used LUT-FF pairs:    60  out of   1969     3%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          65
 Number of bonded IOBs:                  65  out of    296    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    116     3%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)    | Load  |
---------------------------------------------------------------------------+--------------------------+-------+
Clk                                                                        | BUFGP                    | 1008  |
ctrl/opcode[5]_PWR_24_o_Select_43_o(ctrl/opcode[5]_PWR_24_o_Select_43_o1:O)| NONE(*)(ctrl/rALU_func_0)| 10    |
---------------------------------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.201ns (Maximum Frequency: 98.026MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 12.763ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 10.201ns (frequency: 98.026MHz)
  Total number of paths / destination ports: 6265007 / 2068
-------------------------------------------------------------------------
Delay:               10.201ns (Levels of Logic = 14)
  Source:            datap/ifs_memRom/Mram_ROM1 (RAM)
  Destination:       datap/mems/memRam/Mram_RAM2 (RAM)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: datap/ifs_memRom/Mram_ROM1 to datap/mems/memRam/Mram_RAM2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOPA0   45   1.850   1.477  datap/ifs_memRom/Mram_ROM1 (wInstr<16>)
     LUT3:I2->O           21   0.205   1.218  datap/decs/mux0/Mmux_res11_4 (datap/decs/mux0/Mmux_res113)
     LUT6:I4->O            1   0.203   0.827  datap/decs/RF/mux2/Mmux_res_1027 (datap/decs/RF/mux2/Mmux_res_1027)
     LUT6:I2->O            1   0.203   0.000  datap/decs/RF/mux2/Mmux_res_2_f7_26_G (N45)
     MUXF7:I1->O           4   0.140   0.684  datap/decs/RF/mux2/Mmux_res_2_f7_26 (datap/rfb<5>)
     LUT6:I5->O            1   0.205   0.000  datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_lut<5> (datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<5> (datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<6> (datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<7> (datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<8> (datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<9> (datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<10> (datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_cy<10>)
     XORCY:CI->O           1   0.180   0.580  datap/alus/alu/Madd_A[31]_B[31]_add_6_OUT_xor<11> (datap/alus/alu/A[31]_B[31]_add_6_OUT<11>)
     LUT6:I5->O            3   0.205   0.755  datap/alus/alu/Mmux_Res61 (datap/alus/alu/Mmux_Res6)
     LUT3:I1->O            3   0.203   0.650  datap/alus/alu/Mmux_Res65 (ALU_Out_11_OBUF)
     RAMB16BWER:ADDRA13        0.350          datap/mems/memRam/Mram_RAM2
    ----------------------------------------
    Total                     10.201ns (4.011ns logic, 6.190ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ctrl/opcode[5]_PWR_24_o_Select_43_o'
  Clock period: 9.826ns (frequency: 101.766MHz)
  Total number of paths / destination ports: 26065 / 1
-------------------------------------------------------------------------
Delay:               9.826ns (Levels of Logic = 34)
  Source:            ctrl/rRF_B_sel_1 (LATCH)
  Destination:       ctrl/rPC_Sel (LATCH)
  Source Clock:      ctrl/opcode[5]_PWR_24_o_Select_43_o falling
  Destination Clock: ctrl/opcode[5]_PWR_24_o_Select_43_o falling

  Data Path: ctrl/rRF_B_sel_1 to ctrl/rPC_Sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              12   0.498   1.137  ctrl/rRF_B_sel_1 (ctrl/rRF_B_sel_1)
     LUT3:I0->O           22   0.205   1.134  datap/decs/mux0/Mmux_res21_4 (datap/decs/mux0/Mmux_res213)
     LUT6:I5->O            1   0.205   0.808  datap/decs/RF/mux2/Mmux_res_867 (datap/decs/RF/mux2/Mmux_res_867)
     LUT6:I3->O            1   0.205   0.000  datap/decs/RF/mux2/Mmux_res_2_f7_21_F (N38)
     MUXF7:I0->O           4   0.131   0.684  datap/decs/RF/mux2/Mmux_res_2_f7_21 (datap/rfb<2>)
     LUT6:I5->O            1   0.205   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<2> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<2> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<3> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<4> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<5> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<6> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<7> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<8> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<9> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<10> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<11> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<12> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<13> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<14> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<15> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.580  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_xor<26> (datap/alus/alu/A[31]_B[31]_sub_3_OUT<26>)
     LUT6:I5->O            2   0.205   0.721  datap/alus/alu/Mmux_Res382 (datap/alus/alu/Mmux_Res381)
     LUT3:I1->O            2   0.203   0.845  datap/alus/alu/Mmux_Res383 (ALU_Out_26_OBUF)
     LUT6:I3->O            1   0.205   0.827  ctrl/opcode[5]_GND_17_o_Select_32_o7 (ctrl/opcode[5]_GND_17_o_Select_32_o8)
     LUT6:I2->O            1   0.203   0.000  ctrl/opcode[5]_GND_17_o_Select_32_o10 (ctrl/opcode[5]_GND_17_o_Select_32_o)
     LD:D                      0.037          ctrl/rPC_Sel
    ----------------------------------------
    Total                      9.826ns (3.091ns logic, 6.735ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ctrl/opcode[5]_PWR_24_o_Select_43_o'
  Total number of paths / destination ports: 24418 / 32
-------------------------------------------------------------------------
Offset:              11.021ns (Levels of Logic = 38)
  Source:            ctrl/rRF_B_sel_1 (LATCH)
  Destination:       ALU_Out<31> (PAD)
  Source Clock:      ctrl/opcode[5]_PWR_24_o_Select_43_o falling

  Data Path: ctrl/rRF_B_sel_1 to ALU_Out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              12   0.498   1.137  ctrl/rRF_B_sel_1 (ctrl/rRF_B_sel_1)
     LUT3:I0->O           22   0.205   1.134  datap/decs/mux0/Mmux_res21_4 (datap/decs/mux0/Mmux_res213)
     LUT6:I5->O            1   0.205   0.808  datap/decs/RF/mux2/Mmux_res_867 (datap/decs/RF/mux2/Mmux_res_867)
     LUT6:I3->O            1   0.205   0.000  datap/decs/RF/mux2/Mmux_res_2_f7_21_F (N38)
     MUXF7:I0->O           4   0.131   0.684  datap/decs/RF/mux2/Mmux_res_2_f7_21 (datap/rfb<2>)
     LUT6:I5->O            1   0.205   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<2> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<2> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<3> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<4> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<5> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<6> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<7> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<8> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<9> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<10> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<11> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<12> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<13> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<14> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<15> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_xor<31> (datap/alus/alu/A[31]_B[31]_sub_3_OUT<31>)
     LUT6:I5->O            4   0.205   0.788  datap/alus/alu/Mmux_Res502 (datap/alus/alu/Mmux_Res502)
     LUT3:I1->O            1   0.203   0.579  datap/alus/alu/Mmux_Res503 (ALU_Out_31_OBUF)
     OBUF:I->O                 2.571          ALU_Out_31_OBUF (ALU_Out<31>)
    ----------------------------------------
    Total                     11.021ns (5.312ns logic, 5.708ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 199957 / 64
-------------------------------------------------------------------------
Offset:              12.763ns (Levels of Logic = 35)
  Source:            datap/ifs_memRom/Mram_ROM1 (RAM)
  Destination:       ALU_Out<31> (PAD)
  Source Clock:      Clk rising

  Data Path: datap/ifs_memRom/Mram_ROM1 to ALU_Out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOPA0   45   1.850   1.477  datap/ifs_memRom/Mram_ROM1 (wInstr<16>)
     LUT3:I2->O           21   0.205   1.218  datap/decs/mux0/Mmux_res11_4 (datap/decs/mux0/Mmux_res113)
     LUT6:I4->O            1   0.203   0.827  datap/decs/RF/mux2/Mmux_res_1027 (datap/decs/RF/mux2/Mmux_res_1027)
     LUT6:I2->O            1   0.203   0.000  datap/decs/RF/mux2/Mmux_res_2_f7_26_G (N45)
     MUXF7:I1->O           4   0.140   0.684  datap/decs/RF/mux2/Mmux_res_2_f7_26 (datap/rfb<5>)
     LUT6:I5->O            1   0.205   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<5> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<5> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<6> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<7> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<8> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<9> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<10> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<11> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<12> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<13> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<14> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<15> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30> (datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  datap/alus/alu/Msub_A[31]_B[31]_sub_3_OUT_xor<31> (datap/alus/alu/A[31]_B[31]_sub_3_OUT<31>)
     LUT6:I5->O            4   0.205   0.788  datap/alus/alu/Mmux_Res502 (datap/alus/alu/Mmux_Res502)
     LUT3:I1->O            1   0.203   0.579  datap/alus/alu/Mmux_Res503 (ALU_Out_31_OBUF)
     OBUF:I->O                 2.571          ALU_Out_31_OBUF (ALU_Out<31>)
    ----------------------------------------
    Total                     12.763ns (6.612ns logic, 6.151ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clk                                |   10.201|         |         |         |
ctrl/opcode[5]_PWR_24_o_Select_43_o|         |    8.459|         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ctrl/opcode[5]_PWR_24_o_Select_43_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clk                                |         |         |   11.569|         |
ctrl/opcode[5]_PWR_24_o_Select_43_o|         |         |    9.826|         |
-----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 21.73 secs
 
--> 


Total memory usage is 488080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :    6 (   0 filtered)

