# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cerrojoMiguelMateos2.srcs/sources_1/new/cerrojo.vhd" \
"../../../../cerrojoMiguelMateos2.srcs/sources_1/new/comparador.vhd" \
"../../../../cerrojoMiguelMateos2.srcs/sources_1/new/registro.vhd" \
"../../../../cerrojoMiguelMateos2.srcs/sim_1/imports/practica2/simulacion_cerrojo.vhd" \

# Do not sort compile order
nosort
