Protel Design System Design Rule Check
PCB File : C:\Users\Ravi Kumar\OneDrive - TDK Management Services GmbH - Mitai\Desktop\Altium_personal_project\PCB_Personal_Gif\GIF_PCB.PcbDoc
Date     : 07/08/2024
Time     : 15:03:11

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=Yes) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=0.5mm) (Preferred=0.15mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C_11-1(-16.704mm,49.776mm) on Top Layer And Pad C_11-2(-15.824mm,49.776mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Pad C_11-1(-16.704mm,49.776mm) on Top Layer And Via (-15.883mm,48.887mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.254mm) Between Pad C_11-2(-15.824mm,49.776mm) on Top Layer And Via (-15.883mm,48.887mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C10-1(-9.227mm,40.761mm) on Top Layer And Pad C10-2(-9.227mm,41.641mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad C10-1(-9.227mm,40.761mm) on Top Layer And Via (-8.386mm,41.225mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C10-2(-9.227mm,41.641mm) on Top Layer And Via (-8.386mm,41.225mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C11-1(-5.537mm,46.093mm) on Top Layer And Pad C11-2(-6.417mm,46.093mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Pad C11-1(-5.537mm,46.093mm) on Top Layer And Via (-6.387mm,45.234mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.036mm < 0.254mm) Between Pad C11-2(-6.417mm,46.093mm) on Top Layer And Via (-6.387mm,45.234mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.036mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C12-1(-14.85mm,42.926mm) on Top Layer And Pad C12-2(-13.97mm,42.926mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Pad C12-1(-14.85mm,42.926mm) on Top Layer And Pad C13-1(-14.791mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.22mm < 0.254mm) Between Pad C12-1(-14.85mm,42.926mm) on Top Layer And Pad C13-2(-13.911mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.22mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad C12-1(-14.85mm,42.926mm) on Top Layer And Via (-15.68mm,42.926mm) from Top Layer to GND [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad C12-2(-13.97mm,42.926mm) on Top Layer And Pad C13-1(-14.791mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Pad C12-2(-13.97mm,42.926mm) on Top Layer And Pad C13-2(-13.911mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C13-1(-14.791mm,43.942mm) on Top Layer And Pad C13-2(-13.911mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C14-1(-14.613mm,55.423mm) on Top Layer And Pad C14-2(-14.613mm,54.543mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad C14-1(-14.613mm,55.423mm) on Top Layer And Via (-14.613mm,56.253mm) from Top Layer to GND [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C15-1(-13.343mm,55.423mm) on Top Layer And Pad C15-2(-13.343mm,54.543mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C16-1(-6.612mm,35.747mm) on Top Layer And Pad C16-2(-6.612mm,36.627mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C17-1(-6.553mm,55.872mm) on Top Layer And Pad C17-2(-7.433mm,55.872mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.201mm < 0.254mm) Between Pad C17-1(-6.553mm,55.872mm) on Top Layer And Via (-6.477mm,56.896mm) from Top Layer to GND [Top Solder] Mask Sliver [0.201mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C18-1(-12.141mm,57.396mm) on Top Layer And Pad C18-2(-13.021mm,57.396mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C19-1(72.255mm,58.988mm) on Top Layer And Pad C19-2(72.255mm,59.868mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.154mm < 0.254mm) Between Pad C19-1(72.255mm,58.988mm) on Top Layer And Via (72.255mm,58.031mm) from Top Layer to GND [Top Solder] Mask Sliver [0.154mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C2-1(-36.263mm,53.975mm) on Top Layer And Pad C2-2(-37.143mm,53.975mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad C2-1(-36.263mm,53.975mm) on Top Layer And Pad IC1-1(-35.546mm,52.299mm) on Top Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C21-1(72.001mm,104.835mm) on Top Layer And Pad C21-2(72.001mm,105.715mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad C2-2(-37.143mm,53.975mm) on Top Layer And Pad IC1-2(-37.846mm,52.299mm) on Top Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C22-1(46.728mm,119.821mm) on Top Layer And Pad C22-2(46.728mm,120.701mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C23-1(16.629mm,106.486mm) on Top Layer And Pad C23-2(16.629mm,107.366mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C24-1(-12.073mm,106.486mm) on Top Layer And Pad C24-2(-12.073mm,107.366mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.154mm < 0.254mm) Between Pad C25-1(-45.279mm,119.118mm) on Top Layer And Via (-46.236mm,119.118mm) from Top Layer to GND [Top Solder] Mask Sliver [0.154mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C26-1(-72.076mm,104.005mm) on Top Layer And Pad C26-2(-71.196mm,104.005mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C27-1(-71.001mm,80.832mm) on Top Layer And Pad C27-2(-71.001mm,81.712mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad C27-1(-71.001mm,80.832mm) on Top Layer And Via (-71.001mm,80.002mm) from Top Layer to GND [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C28-1(-64.016mm,58.861mm) on Top Layer And Pad C28-2(-64.016mm,59.741mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad C29-2(-28.642mm,100.449mm) on Top Layer And Via (-27.754mm,99.687mm) from Top Layer to GND [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C30-1(10.914mm,48.184mm) on Top Layer And Pad C30-2(10.914mm,47.304mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C3-1(-16.51mm,43.883mm) on Top Layer And Pad C3-2(-16.51mm,44.763mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C31-1(12.184mm,47.304mm) on Top Layer And Pad C31-2(12.184mm,48.184mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Pad C3-2(-16.51mm,44.763mm) on Top Layer And Pad C6-2(-16.832mm,45.72mm) on Top Layer [Top Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C32-1(4.818mm,49.835mm) on Top Layer And Pad C32-2(4.818mm,48.955mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C33-1(3.675mm,48.955mm) on Top Layer And Pad C33-2(3.675mm,49.835mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad C33-1(3.675mm,48.955mm) on Top Layer And Via (2.659mm,48.887mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C34-1(35.021mm,42.449mm) on Top Layer And Pad C34-2(34.141mm,42.449mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C35-1(34.917mm,36.128mm) on Top Layer And Pad C35-2(34.917mm,37.008mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C36-1(34.976mm,41.267mm) on Top Layer And Pad C36-2(34.096mm,41.267mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C37-1(22.217mm,39.557mm) on Top Layer And Pad C37-2(22.217mm,40.437mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C38-1(34.976mm,39.489mm) on Top Layer And Pad C38-2(34.096mm,39.489mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C4-1(-17.653mm,43.883mm) on Top Layer And Pad C4-2(-17.653mm,44.763mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad C4-1(-17.653mm,43.883mm) on Top Layer And Via (-17.653mm,43.053mm) from Top Layer to GND [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Pad C4-2(-17.653mm,44.763mm) on Top Layer And Pad C6-1(-17.712mm,45.72mm) on Top Layer [Top Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Pad C4-2(-17.653mm,44.763mm) on Top Layer And Pad C6-2(-16.832mm,45.72mm) on Top Layer [Top Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C5-1(-15.883mm,47.549mm) on Top Layer And Pad C5-2(-15.883mm,46.669mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad C5-2(-15.883mm,46.669mm) on Top Layer And Pad C6-2(-16.832mm,45.72mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C6-1(-17.712mm,45.72mm) on Top Layer And Pad C6-2(-16.832mm,45.72mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.254mm) Between Pad C7-1(-11.184mm,54.788mm) on Top Layer And Via (-12.073mm,54.729mm) from Top Layer to GND [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Pad C7-2(-11.184mm,53.908mm) on Top Layer And Via (-12.073mm,54.729mm) from Top Layer to GND [Top Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C7-2(-11.184mm,53.908mm) on Top Layer And Via (-12.163mm,53.84mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C9-1(-5.156mm,49.903mm) on Top Layer And Pad C9-2(-6.036mm,49.903mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Pad IC1-1(-35.546mm,52.299mm) on Top Layer And Via (-34.044mm,52.482mm) from Top Layer to GND [Top Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-1(-54.787mm,43.71mm) on Top Layer And Pad J1-2(-54.787mm,43.06mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-2(-54.787mm,43.06mm) on Top Layer And Pad J1-3(-54.787mm,42.41mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-3(-54.787mm,42.41mm) on Top Layer And Pad J1-4(-54.787mm,41.76mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J1-4(-54.787mm,41.76mm) on Top Layer And Pad J1-5(-54.787mm,41.11mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Pad L4-3(40.226mm,124.069mm) on Top Layer And Via (38.983mm,124.069mm) from Top Layer to GND [Top Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R1-1(-11.557mm,42.993mm) on Top Layer And Pad R1-2(-11.557mm,41.843mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad R1-1(-11.557mm,42.993mm) on Top Layer And Pad R2-1(-12.573mm,42.993mm) on Top Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R11-1(33.714mm,36.949mm) on Top Layer And Pad R11-2(32.564mm,36.949mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad R1-2(-11.557mm,41.843mm) on Top Layer And Pad R2-2(-12.573mm,41.843mm) on Top Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R12-1(10.473mm,56.634mm) on Top Layer And Via (11.549mm,56.634mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R13-1(-32.52mm,55.939mm) on Top Layer And Pad R13-2(-32.52mm,54.789mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R2-1(-12.573mm,42.993mm) on Top Layer And Pad R2-2(-12.573mm,41.843mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R3-1(1.135mm,34.977mm) on Top Layer And Pad R3-2(1.135mm,36.127mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R4-1(2.532mm,37.644mm) on Top Layer And Pad R4-2(2.532mm,38.794mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R5-1(-28.643mm,103.878mm) on Top Layer And Pad R5-2(-29.793mm,103.878mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R7-1(-26.23mm,103.624mm) on Top Layer And Pad R7-2(-27.38mm,103.624mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R8-1(13.641mm,48.125mm) on Top Layer And Pad R8-2(14.791mm,48.125mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-1(23.801mm,39.489mm) on Top Layer And Pad R9-2(24.951mm,39.489mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-1(-7.78mm,46.16mm) on Top Layer And Pad U1-2(-7.78mm,46.56mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-10(-7.78mm,49.76mm) on Top Layer And Pad U1-11(-7.78mm,50.16mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-11(-7.78mm,50.16mm) on Top Layer And Pad U1-12(-7.78mm,50.56mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-12(-7.78mm,50.56mm) on Top Layer And Pad U1-13(-7.78mm,50.96mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-13(-7.78mm,50.96mm) on Top Layer And Pad U1-14(-7.78mm,51.36mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-15(-8.584mm,52.164mm) on Top Layer And Pad U1-16(-8.984mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-17(-9.384mm,52.164mm) on Top Layer And Pad U1-18(-9.784mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-18(-9.784mm,52.164mm) on Top Layer And Pad U1-19(-10.184mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-19(-10.184mm,52.164mm) on Top Layer And Pad U1-20(-10.584mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-20(-10.584mm,52.164mm) on Top Layer And Pad U1-21(-10.984mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-21(-10.984mm,52.164mm) on Top Layer And Pad U1-22(-11.384mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-22(-11.384mm,52.164mm) on Top Layer And Pad U1-23(-11.784mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-24(-12.184mm,52.164mm) on Top Layer And Pad U1-25(-12.584mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-26(-12.984mm,52.164mm) on Top Layer And Pad U1-27(-13.384mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-27(-13.384mm,52.164mm) on Top Layer And Pad U1-28(-13.784mm,52.164mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-29(-14.587mm,51.36mm) on Top Layer And Pad U1-30(-14.587mm,50.96mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-3(-7.78mm,46.96mm) on Top Layer And Pad U1-4(-7.78mm,47.36mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-31(-14.587mm,50.56mm) on Top Layer And Pad U1-32(-14.587mm,50.16mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-33(-14.587mm,49.76mm) on Top Layer And Pad U1-34(-14.587mm,49.36mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-34(-14.587mm,49.36mm) on Top Layer And Pad U1-35(-14.587mm,48.96mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-35(-14.587mm,48.96mm) on Top Layer And Pad U1-36(-14.587mm,48.56mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-36(-14.587mm,48.56mm) on Top Layer And Pad U1-37(-14.587mm,48.16mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-38(-14.587mm,47.76mm) on Top Layer And Pad U1-39(-14.587mm,47.36mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-4(-7.78mm,47.36mm) on Top Layer And Pad U1-5(-7.78mm,47.76mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-40(-14.587mm,46.96mm) on Top Layer And Pad U1-41(-14.587mm,46.56mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-41(-14.587mm,46.56mm) on Top Layer And Pad U1-42(-14.587mm,46.16mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-43(-13.784mm,45.357mm) on Top Layer And Pad U1-44(-13.384mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-44(-13.384mm,45.357mm) on Top Layer And Pad U1-45(-12.984mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-45(-12.984mm,45.357mm) on Top Layer And Pad U1-46(-12.584mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-46(-12.584mm,45.357mm) on Top Layer And Pad U1-47(-12.184mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-48(-11.784mm,45.357mm) on Top Layer And Pad U1-49(-11.384mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-49(-11.384mm,45.357mm) on Top Layer And Pad U1-50(-10.984mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-5(-7.78mm,47.76mm) on Top Layer And Pad U1-6(-7.78mm,48.16mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-50(-10.984mm,45.357mm) on Top Layer And Pad U1-51(-10.584mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-51(-10.584mm,45.357mm) on Top Layer And Pad U1-52(-10.184mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-52(-10.184mm,45.357mm) on Top Layer And Pad U1-53(-9.784mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-53(-9.784mm,45.357mm) on Top Layer And Pad U1-54(-9.384mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-54(-9.384mm,45.357mm) on Top Layer And Pad U1-55(-8.984mm,45.357mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-6(-7.78mm,48.16mm) on Top Layer And Pad U1-7(-7.78mm,48.56mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-8(-7.78mm,48.96mm) on Top Layer And Pad U1-9(-7.78mm,49.36mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.254mm) Between Via (-12.073mm,54.729mm) from Top Layer to GND And Via (-12.163mm,53.84mm) from Top Layer to VCC [Top Solder] Mask Sliver [0.09mm]
Rule Violations :121

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (-34.496mm,50.949mm) on Top Overlay And Pad IC1-1(-35.546mm,52.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C_11-2(-15.824mm,49.776mm) on Top Layer And Track (-15.264mm,49.276mm)(-15.264mm,49.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C_11-2(-15.824mm,49.776mm) on Top Layer And Track (-15.264mm,50.076mm)(-15.264mm,50.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C_11-2(-15.824mm,49.776mm) on Top Layer And Track (-17.264mm,49.276mm)(-15.264mm,49.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C_11-2(-15.824mm,49.776mm) on Top Layer And Track (-17.264mm,50.276mm)(-15.264mm,50.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C11-1(-5.537mm,46.093mm) on Top Layer And Track (-4.977mm,45.593mm)(-4.977mm,45.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C11-1(-5.537mm,46.093mm) on Top Layer And Track (-4.977mm,46.393mm)(-4.977mm,46.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C11-1(-5.537mm,46.093mm) on Top Layer And Track (-6.977mm,45.593mm)(-4.977mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C11-1(-5.537mm,46.093mm) on Top Layer And Track (-6.977mm,46.593mm)(-4.977mm,46.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(-6.417mm,46.093mm) on Top Layer And Text "*" (-6.421mm,46.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C11-2(-6.417mm,46.093mm) on Top Layer And Track (-6.977mm,45.593mm)(-4.977mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C11-2(-6.417mm,46.093mm) on Top Layer And Track (-6.977mm,45.593mm)(-6.977mm,45.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C11-2(-6.417mm,46.093mm) on Top Layer And Track (-6.977mm,46.393mm)(-6.977mm,46.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C11-2(-6.417mm,46.093mm) on Top Layer And Track (-6.977mm,46.593mm)(-4.977mm,46.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C1-2(-41.877mm,50.976mm) on Top Layer And Track (-41.317mm,50.476mm)(-41.317mm,50.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C1-2(-41.877mm,50.976mm) on Top Layer And Track (-41.317mm,51.276mm)(-41.317mm,51.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C1-2(-41.877mm,50.976mm) on Top Layer And Track (-43.317mm,50.476mm)(-41.317mm,50.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C1-2(-41.877mm,50.976mm) on Top Layer And Track (-43.317mm,51.476mm)(-41.317mm,51.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C12-1(-14.85mm,42.926mm) on Top Layer And Track (-15.41mm,42.426mm)(-13.41mm,42.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C12-2(-13.97mm,42.926mm) on Top Layer And Track (-13.41mm,42.426mm)(-13.41mm,42.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C12-2(-13.97mm,42.926mm) on Top Layer And Track (-13.41mm,43.226mm)(-13.41mm,43.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad C12-2(-13.97mm,42.926mm) on Top Layer And Track (-15.351mm,43.442mm)(-13.351mm,43.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C12-2(-13.97mm,42.926mm) on Top Layer And Track (-15.41mm,42.426mm)(-13.41mm,42.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C12-2(-13.97mm,42.926mm) on Top Layer And Track (-15.41mm,43.426mm)(-13.41mm,43.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C13-1(-14.791mm,43.942mm) on Top Layer And Text "C13" (-15.361mm,44.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C13-1(-14.791mm,43.942mm) on Top Layer And Track (-15.351mm,43.442mm)(-13.351mm,43.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C13-1(-14.791mm,43.942mm) on Top Layer And Track (-15.351mm,43.442mm)(-15.351mm,43.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C13-1(-14.791mm,43.942mm) on Top Layer And Track (-15.351mm,44.242mm)(-15.351mm,44.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C13-1(-14.791mm,43.942mm) on Top Layer And Track (-15.351mm,44.442mm)(-13.351mm,44.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad C13-1(-14.791mm,43.942mm) on Top Layer And Track (-15.41mm,43.426mm)(-13.41mm,43.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad C13-2(-13.911mm,43.942mm) on Top Layer And Track (-13.41mm,43.226mm)(-13.41mm,43.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C13-2(-13.911mm,43.942mm) on Top Layer And Track (-15.351mm,44.442mm)(-13.351mm,44.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C16-1(-6.612mm,35.747mm) on Top Layer And Track (-6.312mm,35.187mm)(-6.112mm,35.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C16-2(-6.612mm,36.627mm) on Top Layer And Track (-6.112mm,35.187mm)(-6.112mm,37.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C16-2(-6.612mm,36.627mm) on Top Layer And Track (-6.312mm,37.187mm)(-6.112mm,37.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C16-2(-6.612mm,36.627mm) on Top Layer And Track (-7.112mm,35.187mm)(-7.112mm,37.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C16-2(-6.612mm,36.627mm) on Top Layer And Track (-7.112mm,37.187mm)(-6.912mm,37.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C17-2(-7.433mm,55.872mm) on Top Layer And Track (-7.993mm,55.372mm)(-5.993mm,55.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C17-2(-7.433mm,55.872mm) on Top Layer And Track (-7.993mm,55.372mm)(-7.993mm,55.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C17-2(-7.433mm,55.872mm) on Top Layer And Track (-7.993mm,56.172mm)(-7.993mm,56.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C17-2(-7.433mm,55.872mm) on Top Layer And Track (-7.993mm,56.372mm)(-5.993mm,56.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C18-1(-12.141mm,57.396mm) on Top Layer And Text "R14" (-12.321mm,56.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C18-1(-12.141mm,57.396mm) on Top Layer And Track (-11.581mm,56.896mm)(-11.581mm,57.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C18-1(-12.141mm,57.396mm) on Top Layer And Track (-11.581mm,57.696mm)(-11.581mm,57.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C18-1(-12.141mm,57.396mm) on Top Layer And Track (-13.581mm,56.896mm)(-11.581mm,56.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C18-1(-12.141mm,57.396mm) on Top Layer And Track (-13.581mm,57.896mm)(-11.581mm,57.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C18-2(-13.021mm,57.396mm) on Top Layer And Track (-13.581mm,56.896mm)(-11.581mm,56.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C18-2(-13.021mm,57.396mm) on Top Layer And Track (-13.581mm,56.896mm)(-13.581mm,57.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C18-2(-13.021mm,57.396mm) on Top Layer And Track (-13.581mm,57.696mm)(-13.581mm,57.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C18-2(-13.021mm,57.396mm) on Top Layer And Track (-13.581mm,57.896mm)(-11.581mm,57.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C19-1(72.255mm,58.988mm) on Top Layer And Track (71.755mm,58.428mm)(71.755mm,60.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C19-1(72.255mm,58.988mm) on Top Layer And Track (71.755mm,58.428mm)(71.955mm,58.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C19-1(72.255mm,58.988mm) on Top Layer And Track (72.555mm,58.428mm)(72.755mm,58.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C19-1(72.255mm,58.988mm) on Top Layer And Track (72.755mm,58.428mm)(72.755mm,60.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C19-2(72.255mm,59.868mm) on Top Layer And Track (71.755mm,58.428mm)(71.755mm,60.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C19-2(72.255mm,59.868mm) on Top Layer And Track (71.755mm,60.428mm)(71.955mm,60.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C19-2(72.255mm,59.868mm) on Top Layer And Track (72.555mm,60.428mm)(72.755mm,60.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C19-2(72.255mm,59.868mm) on Top Layer And Track (72.755mm,58.428mm)(72.755mm,60.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C20-1(75.176mm,80.959mm) on Top Layer And Track (74.676mm,80.399mm)(74.676mm,82.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C20-1(75.176mm,80.959mm) on Top Layer And Track (74.676mm,80.399mm)(74.876mm,80.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C20-1(75.176mm,80.959mm) on Top Layer And Track (75.476mm,80.399mm)(75.676mm,80.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C20-1(75.176mm,80.959mm) on Top Layer And Track (75.676mm,80.399mm)(75.676mm,82.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C20-2(75.176mm,81.839mm) on Top Layer And Track (74.676mm,80.399mm)(74.676mm,82.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C20-2(75.176mm,81.839mm) on Top Layer And Track (74.676mm,82.399mm)(74.876mm,82.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C20-2(75.176mm,81.839mm) on Top Layer And Track (75.476mm,82.399mm)(75.676mm,82.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C20-2(75.176mm,81.839mm) on Top Layer And Track (75.676mm,80.399mm)(75.676mm,82.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C2-1(-36.263mm,53.975mm) on Top Layer And Track (-35.703mm,53.475mm)(-35.703mm,53.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C2-1(-36.263mm,53.975mm) on Top Layer And Track (-35.703mm,54.275mm)(-35.703mm,54.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C2-1(-36.263mm,53.975mm) on Top Layer And Track (-37.703mm,53.475mm)(-35.703mm,53.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C2-1(-36.263mm,53.975mm) on Top Layer And Track (-37.703mm,54.475mm)(-35.703mm,54.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C21-1(72.001mm,104.835mm) on Top Layer And Track (71.501mm,104.275mm)(71.501mm,106.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C21-1(72.001mm,104.835mm) on Top Layer And Track (71.501mm,104.275mm)(71.701mm,104.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C21-1(72.001mm,104.835mm) on Top Layer And Track (72.301mm,104.275mm)(72.501mm,104.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C21-1(72.001mm,104.835mm) on Top Layer And Track (72.501mm,104.275mm)(72.501mm,106.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C21-2(72.001mm,105.715mm) on Top Layer And Track (71.501mm,104.275mm)(71.501mm,106.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C21-2(72.001mm,105.715mm) on Top Layer And Track (71.501mm,106.275mm)(71.701mm,106.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C21-2(72.001mm,105.715mm) on Top Layer And Track (72.301mm,106.275mm)(72.501mm,106.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C21-2(72.001mm,105.715mm) on Top Layer And Track (72.501mm,104.275mm)(72.501mm,106.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C22-2(46.728mm,120.701mm) on Top Layer And Track (46.228mm,119.261mm)(46.228mm,121.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C22-2(46.728mm,120.701mm) on Top Layer And Track (46.228mm,121.261mm)(46.428mm,121.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C22-2(46.728mm,120.701mm) on Top Layer And Track (47.028mm,121.261mm)(47.228mm,121.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C22-2(46.728mm,120.701mm) on Top Layer And Track (47.228mm,119.261mm)(47.228mm,121.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C23-1(16.629mm,106.486mm) on Top Layer And Track (16.129mm,105.926mm)(16.129mm,107.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C23-1(16.629mm,106.486mm) on Top Layer And Track (16.129mm,105.926mm)(16.329mm,105.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C23-1(16.629mm,106.486mm) on Top Layer And Track (16.929mm,105.926mm)(17.129mm,105.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C24-1(-12.073mm,106.486mm) on Top Layer And Track (-11.573mm,105.926mm)(-11.573mm,107.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C24-1(-12.073mm,106.486mm) on Top Layer And Track (-11.773mm,105.926mm)(-11.573mm,105.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C24-1(-12.073mm,106.486mm) on Top Layer And Track (-12.573mm,105.926mm)(-12.373mm,105.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C24-1(-12.073mm,106.486mm) on Top Layer And Track (-12.573mm,105.926mm)(-12.573mm,107.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C24-2(-12.073mm,107.366mm) on Top Layer And Track (-11.573mm,105.926mm)(-11.573mm,107.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C24-2(-12.073mm,107.366mm) on Top Layer And Track (-11.773mm,107.926mm)(-11.573mm,107.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C24-2(-12.073mm,107.366mm) on Top Layer And Track (-12.573mm,105.926mm)(-12.573mm,107.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C24-2(-12.073mm,107.366mm) on Top Layer And Track (-12.573mm,107.926mm)(-12.373mm,107.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C25-1(-45.279mm,119.118mm) on Top Layer And Track (-45.839mm,118.618mm)(-43.839mm,118.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C25-1(-45.279mm,119.118mm) on Top Layer And Track (-45.839mm,118.618mm)(-45.839mm,118.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C25-1(-45.279mm,119.118mm) on Top Layer And Track (-45.839mm,119.418mm)(-45.839mm,119.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C25-1(-45.279mm,119.118mm) on Top Layer And Track (-45.839mm,119.618mm)(-43.839mm,119.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C25-2(-44.399mm,119.118mm) on Top Layer And Track (-43.839mm,118.618mm)(-43.839mm,118.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C25-2(-44.399mm,119.118mm) on Top Layer And Track (-43.839mm,119.418mm)(-43.839mm,119.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C25-2(-44.399mm,119.118mm) on Top Layer And Track (-45.839mm,118.618mm)(-43.839mm,118.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C25-2(-44.399mm,119.118mm) on Top Layer And Track (-45.839mm,119.618mm)(-43.839mm,119.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C26-1(-72.076mm,104.005mm) on Top Layer And Track (-72.636mm,103.505mm)(-70.636mm,103.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C26-1(-72.076mm,104.005mm) on Top Layer And Track (-72.636mm,103.505mm)(-72.636mm,103.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C26-1(-72.076mm,104.005mm) on Top Layer And Track (-72.636mm,104.305mm)(-72.636mm,104.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C26-1(-72.076mm,104.005mm) on Top Layer And Track (-72.636mm,104.505mm)(-70.636mm,104.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C26-2(-71.196mm,104.005mm) on Top Layer And Track (-70.636mm,103.505mm)(-70.636mm,103.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C26-2(-71.196mm,104.005mm) on Top Layer And Track (-70.636mm,104.305mm)(-70.636mm,104.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C26-2(-71.196mm,104.005mm) on Top Layer And Track (-72.636mm,103.505mm)(-70.636mm,103.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C26-2(-71.196mm,104.005mm) on Top Layer And Track (-72.636mm,104.505mm)(-70.636mm,104.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C27-2(-71.001mm,81.712mm) on Top Layer And Track (-71.501mm,80.272mm)(-71.501mm,82.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C28-1(-64.016mm,58.861mm) on Top Layer And Track (-63.516mm,58.301mm)(-63.516mm,60.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C28-1(-64.016mm,58.861mm) on Top Layer And Track (-63.716mm,58.301mm)(-63.516mm,58.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C28-1(-64.016mm,58.861mm) on Top Layer And Track (-64.516mm,58.301mm)(-64.316mm,58.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C28-1(-64.016mm,58.861mm) on Top Layer And Track (-64.516mm,58.301mm)(-64.516mm,60.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C28-2(-64.016mm,59.741mm) on Top Layer And Track (-63.516mm,58.301mm)(-63.516mm,60.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C28-2(-64.016mm,59.741mm) on Top Layer And Track (-63.716mm,60.301mm)(-63.516mm,60.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C28-2(-64.016mm,59.741mm) on Top Layer And Track (-64.516mm,58.301mm)(-64.516mm,60.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C28-2(-64.016mm,59.741mm) on Top Layer And Track (-64.516mm,60.301mm)(-64.316mm,60.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C29-1(-27.762mm,100.449mm) on Top Layer And Track (-27.202mm,99.949mm)(-27.202mm,100.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C29-2(-28.642mm,100.449mm) on Top Layer And Track (-29.202mm,100.749mm)(-29.202mm,100.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C29-2(-28.642mm,100.449mm) on Top Layer And Track (-29.202mm,100.949mm)(-27.202mm,100.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C29-2(-28.642mm,100.449mm) on Top Layer And Track (-29.202mm,99.949mm)(-27.202mm,99.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C29-2(-28.642mm,100.449mm) on Top Layer And Track (-29.202mm,99.949mm)(-29.202mm,100.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C30-1(10.914mm,48.184mm) on Top Layer And Track (10.414mm,46.744mm)(10.414mm,48.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C30-1(10.914mm,48.184mm) on Top Layer And Track (10.414mm,48.744mm)(10.614mm,48.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C30-1(10.914mm,48.184mm) on Top Layer And Track (11.214mm,48.744mm)(11.414mm,48.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C30-1(10.914mm,48.184mm) on Top Layer And Track (11.414mm,46.744mm)(11.414mm,48.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C30-2(10.914mm,47.304mm) on Top Layer And Track (10.414mm,46.744mm)(10.414mm,48.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C30-2(10.914mm,47.304mm) on Top Layer And Track (10.414mm,46.744mm)(10.614mm,46.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C30-2(10.914mm,47.304mm) on Top Layer And Track (11.214mm,46.744mm)(11.414mm,46.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C30-2(10.914mm,47.304mm) on Top Layer And Track (11.414mm,46.744mm)(11.414mm,48.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C3-1(-16.51mm,43.883mm) on Top Layer And Track (-16.01mm,43.323mm)(-16.01mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C3-1(-16.51mm,43.883mm) on Top Layer And Track (-16.21mm,43.323mm)(-16.01mm,43.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C3-1(-16.51mm,43.883mm) on Top Layer And Track (-17.01mm,43.323mm)(-16.81mm,43.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C3-1(-16.51mm,43.883mm) on Top Layer And Track (-17.01mm,43.323mm)(-17.01mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C3-1(-16.51mm,43.883mm) on Top Layer And Track (-17.153mm,43.323mm)(-17.153mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C3-2(-16.51mm,44.763mm) on Top Layer And Track (-17.153mm,43.323mm)(-17.153mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C33-1(3.675mm,48.955mm) on Top Layer And Track (3.175mm,48.395mm)(3.175mm,50.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C33-1(3.675mm,48.955mm) on Top Layer And Track (3.175mm,48.395mm)(3.375mm,48.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C33-1(3.675mm,48.955mm) on Top Layer And Track (3.975mm,48.395mm)(4.175mm,48.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C33-1(3.675mm,48.955mm) on Top Layer And Track (4.175mm,48.395mm)(4.175mm,50.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C33-1(3.675mm,48.955mm) on Top Layer And Track (4.318mm,48.395mm)(4.318mm,50.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C34-1(35.021mm,42.449mm) on Top Layer And Track (33.581mm,41.949mm)(35.581mm,41.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C34-1(35.021mm,42.449mm) on Top Layer And Track (33.581mm,42.949mm)(35.581mm,42.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C34-1(35.021mm,42.449mm) on Top Layer And Track (35.581mm,41.949mm)(35.581mm,42.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C34-1(35.021mm,42.449mm) on Top Layer And Track (35.581mm,42.749mm)(35.581mm,42.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C34-2(34.141mm,42.449mm) on Top Layer And Track (33.581mm,41.949mm)(33.581mm,42.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C34-2(34.141mm,42.449mm) on Top Layer And Track (33.581mm,41.949mm)(35.581mm,41.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C34-2(34.141mm,42.449mm) on Top Layer And Track (33.581mm,42.749mm)(33.581mm,42.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C34-2(34.141mm,42.449mm) on Top Layer And Track (33.581mm,42.949mm)(35.581mm,42.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C35-2(34.917mm,37.008mm) on Top Layer And Track (34.417mm,35.568mm)(34.417mm,37.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C37-1(22.217mm,39.557mm) on Top Layer And Track (21.717mm,38.997mm)(21.717mm,40.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C37-1(22.217mm,39.557mm) on Top Layer And Track (21.717mm,38.997mm)(21.917mm,38.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C37-1(22.217mm,39.557mm) on Top Layer And Track (22.517mm,38.997mm)(22.717mm,38.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C37-1(22.217mm,39.557mm) on Top Layer And Track (22.717mm,38.997mm)(22.717mm,40.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C37-2(22.217mm,40.437mm) on Top Layer And Track (21.717mm,38.997mm)(21.717mm,40.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C37-2(22.217mm,40.437mm) on Top Layer And Track (21.717mm,40.997mm)(21.917mm,40.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C37-2(22.217mm,40.437mm) on Top Layer And Track (22.517mm,40.997mm)(22.717mm,40.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C37-2(22.217mm,40.437mm) on Top Layer And Track (22.717mm,38.997mm)(22.717mm,40.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C38-1(34.976mm,39.489mm) on Top Layer And Track (33.536mm,38.989mm)(35.536mm,38.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C38-1(34.976mm,39.489mm) on Top Layer And Track (35.536mm,38.989mm)(35.536mm,39.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-1(39.362mm,40.787mm) on Top Layer And Track (37.912mm,40.387mm)(38.262mm,40.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C39-1(39.362mm,40.787mm) on Top Layer And Track (40.474mm,40.367mm)(40.824mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-2(39.362mm,44.287mm) on Top Layer And Track (37.162mm,44.837mm)(38.262mm,44.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C39-2(39.362mm,44.287mm) on Top Layer And Track (40.474mm,44.817mm)(41.574mm,44.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C4-1(-17.653mm,43.883mm) on Top Layer And Track (-17.01mm,43.323mm)(-17.01mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C4-1(-17.653mm,43.883mm) on Top Layer And Track (-17.153mm,43.323mm)(-17.153mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C4-1(-17.653mm,43.883mm) on Top Layer And Track (-17.353mm,43.323mm)(-17.153mm,43.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C4-1(-17.653mm,43.883mm) on Top Layer And Track (-18.153mm,43.323mm)(-17.953mm,43.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C4-1(-17.653mm,43.883mm) on Top Layer And Track (-18.153mm,43.323mm)(-18.153mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C4-2(-17.653mm,44.763mm) on Top Layer And Track (-17.01mm,43.323mm)(-17.01mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C4-2(-17.653mm,44.763mm) on Top Layer And Track (-17.153mm,43.323mm)(-17.153mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C4-2(-17.653mm,44.763mm) on Top Layer And Track (-17.353mm,45.323mm)(-17.153mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C4-2(-17.653mm,44.763mm) on Top Layer And Track (-18.153mm,43.323mm)(-18.153mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C4-2(-17.653mm,44.763mm) on Top Layer And Track (-18.153mm,45.323mm)(-17.953mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad C4-2(-17.653mm,44.763mm) on Top Layer And Track (-18.272mm,45.22mm)(-16.272mm,45.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C5-1(-15.883mm,47.549mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C5-1(-15.883mm,47.549mm) on Top Layer And Track (-15.383mm,46.109mm)(-15.383mm,48.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C5-1(-15.883mm,47.549mm) on Top Layer And Track (-15.583mm,48.109mm)(-15.383mm,48.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C5-1(-15.883mm,47.549mm) on Top Layer And Track (-16.383mm,46.109mm)(-16.383mm,48.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C5-1(-15.883mm,47.549mm) on Top Layer And Track (-16.383mm,48.109mm)(-16.183mm,48.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad C5-2(-15.883mm,46.669mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C5-2(-15.883mm,46.669mm) on Top Layer And Track (-15.383mm,46.109mm)(-15.383mm,48.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C5-2(-15.883mm,46.669mm) on Top Layer And Track (-15.583mm,46.109mm)(-15.383mm,46.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C5-2(-15.883mm,46.669mm) on Top Layer And Track (-16.272mm,46.02mm)(-16.272mm,46.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C5-2(-15.883mm,46.669mm) on Top Layer And Track (-16.383mm,46.109mm)(-16.183mm,46.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C5-2(-15.883mm,46.669mm) on Top Layer And Track (-16.383mm,46.109mm)(-16.383mm,48.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C5-2(-15.883mm,46.669mm) on Top Layer And Track (-18.272mm,46.22mm)(-16.272mm,46.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad C6-1(-17.712mm,45.72mm) on Top Layer And Track (-18.153mm,45.323mm)(-17.953mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-16.272mm,45.22mm)(-16.272mm,45.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-16.272mm,46.02mm)(-16.272mm,46.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-16.383mm,46.109mm)(-16.183mm,46.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-16.383mm,46.109mm)(-16.383mm,48.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-17.01mm,43.323mm)(-17.01mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-17.01mm,45.323mm)(-16.81mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-17.153mm,43.323mm)(-17.153mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-17.353mm,45.323mm)(-17.153mm,45.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-18.272mm,45.22mm)(-16.272mm,45.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C6-2(-16.832mm,45.72mm) on Top Layer And Track (-18.272mm,46.22mm)(-16.272mm,46.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C7-1(-11.184mm,54.788mm) on Top Layer And Track (-10.684mm,53.348mm)(-10.684mm,55.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C7-1(-11.184mm,54.788mm) on Top Layer And Track (-10.803mm,55.364mm)(-10.803mm,56.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C7-1(-11.184mm,54.788mm) on Top Layer And Track (-10.884mm,55.348mm)(-10.684mm,55.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C7-1(-11.184mm,54.788mm) on Top Layer And Track (-11.684mm,53.348mm)(-11.684mm,55.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C7-1(-11.184mm,54.788mm) on Top Layer And Track (-11.684mm,55.348mm)(-11.484mm,55.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C7-1(-11.184mm,54.788mm) on Top Layer And Track (-11.946mm,55.364mm)(-9.66mm,55.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-1(-10.422mm,39.02mm) on Top Layer And Track (-10.122mm,38.46mm)(-9.922mm,38.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-1(-10.422mm,39.02mm) on Top Layer And Track (-10.922mm,38.46mm)(-10.722mm,38.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C8-1(-10.422mm,39.02mm) on Top Layer And Track (-10.922mm,38.46mm)(-10.922mm,40.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C8-1(-10.422mm,39.02mm) on Top Layer And Track (-9.922mm,38.46mm)(-9.922mm,40.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-2(-10.422mm,39.9mm) on Top Layer And Track (-10.122mm,40.46mm)(-9.922mm,40.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C8-2(-10.422mm,39.9mm) on Top Layer And Track (-10.922mm,38.46mm)(-10.922mm,40.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-2(-10.422mm,39.9mm) on Top Layer And Track (-10.922mm,40.46mm)(-10.722mm,40.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C8-2(-10.422mm,39.9mm) on Top Layer And Track (-9.922mm,38.46mm)(-9.922mm,40.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(-51.57mm,49.617mm) on Top Layer And Track (-51.57mm,47.917mm)(-51.57mm,48.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(-51.57mm,45.617mm) on Top Layer And Track (-51.316mm,43.867mm)(-51.316mm,44.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(-51.57mm,45.617mm) on Top Layer And Track (-51.316mm,44.061mm)(-49.919mm,44.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(-51.57mm,45.617mm) on Top Layer And Track (-51.57mm,47.117mm)(-51.57mm,47.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(-51.57mm,45.617mm) on Top Layer And Track (-51.57mm,47.217mm)(-51.17mm,47.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(-51.57mm,45.617mm) on Top Layer And Track (-51.824mm,43.867mm)(-51.824mm,44.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(-51.57mm,45.617mm) on Top Layer And Track (-52.07mm,47.217mm)(-51.07mm,47.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(-51.57mm,45.617mm) on Top Layer And Track (-52.07mm,47.917mm)(-51.57mm,47.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(-51.57mm,45.617mm) on Top Layer And Track (-53.221mm,44.061mm)(-51.824mm,44.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad D2-2(3.907mm,56.507mm) on Top Layer And Track (2.786mm,56.253mm)(2.913mm,56.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad D2-2(3.907mm,56.507mm) on Top Layer And Track (2.786mm,56.761mm)(2.913mm,56.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad D2-2(3.907mm,56.507mm) on Top Layer And Track (2.913mm,55.407mm)(2.913mm,56.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-2(3.907mm,56.507mm) on Top Layer And Track (2.913mm,55.407mm)(8.628mm,55.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad D2-2(3.907mm,56.507mm) on Top Layer And Track (2.913mm,56.761mm)(2.913mm,57.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-2(3.907mm,56.507mm) on Top Layer And Track (2.913mm,57.607mm)(8.628mm,57.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad IC1-1(-35.546mm,52.299mm) on Top Layer And Track (-34.721mm,50.999mm)(-34.496mm,50.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-1(-35.546mm,52.299mm) on Top Layer And Track (-34.946mm,50.949mm)(-34.946mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad IC1-1(-35.546mm,52.299mm) on Top Layer And Track (-35.703mm,53.475mm)(-35.703mm,53.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad IC1-1(-35.546mm,52.299mm) on Top Layer And Track (-37.703mm,53.475mm)(-35.703mm,53.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-1(-35.546mm,52.299mm) on Top Layer And Track (-41.196mm,50.999mm)(-34.721mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad IC1-2(-37.846mm,52.299mm) on Top Layer And Track (-37.703mm,53.475mm)(-35.703mm,53.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad IC1-2(-37.846mm,52.299mm) on Top Layer And Track (-37.703mm,53.475mm)(-37.703mm,53.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-2(-37.846mm,52.299mm) on Top Layer And Track (-41.196mm,50.999mm)(-34.721mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad IC1-3(-40.146mm,52.299mm) on Top Layer And Text "IC1" (-41.219mm,53.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC1-3(-40.146mm,52.299mm) on Top Layer And Track (-41.196mm,50.999mm)(-34.721mm,50.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad IC2-8(-5.182mm,36.568mm) on Top Layer And Track (-5.302mm,35.473mm)(-5.302mm,36.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1-S(-55.012mm,39.21mm) on Top Layer And Track (-54.612mm,40.31mm)(-54.612mm,40.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1-S(-55.012mm,39.21mm) on Top Layer And Track (-56.512mm,38.71mm)(-56.012mm,38.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1-S(-55.012mm,45.61mm) on Top Layer And Track (-54.612mm,44.21mm)(-54.612mm,44.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1-S(-55.012mm,45.61mm) on Top Layer And Track (-56.512mm,46.11mm)(-56.012mm,46.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad J1-S(-57.462mm,45.71mm) on Multi-Layer And Track (-56.512mm,46.11mm)(-56.012mm,46.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad J1-S(-57.462mm,45.71mm) on Multi-Layer And Track (-59.112mm,46.11mm)(-58.412mm,46.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad L10-1(-65.514mm,59.769mm) on Top Layer And Text "*" (-64.943mm,59.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad L1-1(70.63mm,59.81mm) on Top Layer And Text "*" (71.201mm,59.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad L2-1(73.551mm,81.769mm) on Top Layer And Text "*" (74.122mm,81.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad L6-1(-13.825mm,107.435mm) on Top Layer And Text "*" (-13.254mm,106.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad L7-1(-44.432mm,120.77mm) on Top Layer And Text "*" (-43.861mm,120.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad L9-1(-72.499mm,81.769mm) on Top Layer And Text "*" (-71.928mm,81.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R10-1(33.834mm,43.807mm) on Top Layer And Track (33.266mm,43.299mm)(33.266mm,43.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R10-1(33.834mm,43.807mm) on Top Layer And Track (33.266mm,43.299mm)(35.552mm,43.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R10-1(33.834mm,43.807mm) on Top Layer And Track (33.266mm,44.188mm)(33.266mm,44.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R10-1(33.834mm,43.807mm) on Top Layer And Track (33.266mm,44.315mm)(35.552mm,44.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-1(33.834mm,43.807mm) on Top Layer And Track (34.409mm,43.299mm)(34.409mm,44.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R10-2(34.984mm,43.807mm) on Top Layer And Track (33.266mm,43.299mm)(35.552mm,43.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R10-2(34.984mm,43.807mm) on Top Layer And Track (33.266mm,44.315mm)(35.552mm,44.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-2(34.984mm,43.807mm) on Top Layer And Track (34.409mm,43.299mm)(34.409mm,44.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R10-2(34.984mm,43.807mm) on Top Layer And Track (35.552mm,43.299mm)(35.552mm,43.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R10-2(34.984mm,43.807mm) on Top Layer And Track (35.552mm,44.188mm)(35.552mm,44.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R1-1(-11.557mm,42.993mm) on Top Layer And Track (-12.065mm,41.275mm)(-12.065mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad R1-1(-11.557mm,42.993mm) on Top Layer And Track (-12.192mm,43.561mm)(-12.065mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R1-1(-11.557mm,42.993mm) on Top Layer And Track (-13.081mm,42.418mm)(-12.065mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R11-2(32.564mm,36.949mm) on Top Layer And Track (31.996mm,36.441mm)(31.996mm,36.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R11-2(32.564mm,36.949mm) on Top Layer And Track (31.996mm,36.441mm)(34.282mm,36.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R11-2(32.564mm,36.949mm) on Top Layer And Track (31.996mm,37.33mm)(31.996mm,37.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R11-2(32.564mm,36.949mm) on Top Layer And Track (31.996mm,37.457mm)(34.282mm,37.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R11-2(32.564mm,36.949mm) on Top Layer And Track (33.139mm,36.441mm)(33.139mm,37.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R1-2(-11.557mm,41.843mm) on Top Layer And Track (-11.049mm,41.275mm)(-11.049mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R1-2(-11.557mm,41.843mm) on Top Layer And Track (-11.176mm,41.275mm)(-11.049mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R1-2(-11.557mm,41.843mm) on Top Layer And Track (-12.065mm,41.275mm)(-11.938mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R1-2(-11.557mm,41.843mm) on Top Layer And Track (-12.065mm,41.275mm)(-12.065mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R1-2(-11.557mm,41.843mm) on Top Layer And Track (-12.065mm,41.275mm)(-12.065mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R1-2(-11.557mm,41.843mm) on Top Layer And Track (-12.065mm,42.418mm)(-11.049mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad R1-2(-11.557mm,41.843mm) on Top Layer And Track (-12.192mm,41.275mm)(-12.065mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R1-2(-11.557mm,41.843mm) on Top Layer And Track (-13.081mm,42.418mm)(-12.065mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R12-1(10.473mm,56.634mm) on Top Layer And Track (11.041mm,56.126mm)(11.041mm,56.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R12-1(10.473mm,56.634mm) on Top Layer And Track (11.041mm,57.015mm)(11.041mm,57.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R12-1(10.473mm,56.634mm) on Top Layer And Track (8.755mm,56.126mm)(11.041mm,56.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R12-1(10.473mm,56.634mm) on Top Layer And Track (8.755mm,57.142mm)(11.041mm,57.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R12-1(10.473mm,56.634mm) on Top Layer And Track (9.898mm,56.126mm)(9.898mm,57.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R12-2(9.323mm,56.634mm) on Top Layer And Track (8.755mm,56.126mm)(11.041mm,56.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R12-2(9.323mm,56.634mm) on Top Layer And Track (8.755mm,56.126mm)(8.755mm,56.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R12-2(9.323mm,56.634mm) on Top Layer And Track (8.755mm,57.015mm)(8.755mm,57.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R12-2(9.323mm,56.634mm) on Top Layer And Track (8.755mm,57.142mm)(11.041mm,57.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R12-2(9.323mm,56.634mm) on Top Layer And Track (9.898mm,56.126mm)(9.898mm,57.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-1(-32.52mm,55.939mm) on Top Layer And Track (-32.012mm,54.221mm)(-32.012mm,56.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R13-1(-32.52mm,55.939mm) on Top Layer And Track (-32.139mm,56.507mm)(-32.012mm,56.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-1(-32.52mm,55.939mm) on Top Layer And Track (-33.028mm,54.221mm)(-33.028mm,56.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-1(-32.52mm,55.939mm) on Top Layer And Track (-33.028mm,55.364mm)(-32.012mm,55.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R13-1(-32.52mm,55.939mm) on Top Layer And Track (-33.028mm,56.507mm)(-32.901mm,56.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-2(-32.52mm,54.789mm) on Top Layer And Track (-32.012mm,54.221mm)(-32.012mm,56.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R13-2(-32.52mm,54.789mm) on Top Layer And Track (-32.139mm,54.221mm)(-32.012mm,54.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R13-2(-32.52mm,54.789mm) on Top Layer And Track (-33.028mm,54.221mm)(-32.901mm,54.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-2(-32.52mm,54.789mm) on Top Layer And Track (-33.028mm,54.221mm)(-33.028mm,56.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-2(-32.52mm,54.789mm) on Top Layer And Track (-33.028mm,55.364mm)(-32.012mm,55.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R14-1(-11.378mm,55.872mm) on Top Layer And Text "C15" (-12.702mm,55.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R14-1(-11.378mm,55.872mm) on Top Layer And Track (-10.803mm,55.364mm)(-10.803mm,56.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R14-1(-11.378mm,55.872mm) on Top Layer And Track (-10.884mm,55.348mm)(-10.684mm,55.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad R14-1(-11.378mm,55.872mm) on Top Layer And Track (-11.684mm,53.348mm)(-11.684mm,55.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad R14-1(-11.378mm,55.872mm) on Top Layer And Track (-11.684mm,55.348mm)(-11.484mm,55.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R14-1(-11.378mm,55.872mm) on Top Layer And Track (-11.946mm,55.364mm)(-11.946mm,55.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R14-1(-11.378mm,55.872mm) on Top Layer And Track (-11.946mm,55.364mm)(-9.66mm,55.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R14-1(-11.378mm,55.872mm) on Top Layer And Track (-11.946mm,56.253mm)(-11.946mm,56.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R14-1(-11.378mm,55.872mm) on Top Layer And Track (-11.946mm,56.38mm)(-9.66mm,56.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R2-1(-12.573mm,42.993mm) on Top Layer And Track (-12.065mm,41.275mm)(-12.065mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R2-1(-12.573mm,42.993mm) on Top Layer And Track (-12.065mm,41.275mm)(-12.065mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R2-1(-12.573mm,42.993mm) on Top Layer And Track (-12.065mm,42.418mm)(-11.049mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad R2-1(-12.573mm,42.993mm) on Top Layer And Track (-12.065mm,43.561mm)(-11.938mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R2-1(-12.573mm,42.993mm) on Top Layer And Track (-12.192mm,43.561mm)(-12.065mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R2-1(-12.573mm,42.993mm) on Top Layer And Track (-13.081mm,41.275mm)(-13.081mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R2-1(-12.573mm,42.993mm) on Top Layer And Track (-13.081mm,42.418mm)(-12.065mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R2-1(-12.573mm,42.993mm) on Top Layer And Track (-13.081mm,43.561mm)(-12.954mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad R2-2(-12.573mm,41.843mm) on Top Layer And Track (-12.065mm,41.275mm)(-11.938mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R2-2(-12.573mm,41.843mm) on Top Layer And Track (-12.065mm,41.275mm)(-12.065mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R2-2(-12.573mm,41.843mm) on Top Layer And Track (-12.065mm,41.275mm)(-12.065mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R2-2(-12.573mm,41.843mm) on Top Layer And Track (-12.065mm,42.418mm)(-11.049mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R2-2(-12.573mm,41.843mm) on Top Layer And Track (-12.192mm,41.275mm)(-12.065mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R2-2(-12.573mm,41.843mm) on Top Layer And Track (-13.081mm,41.275mm)(-12.954mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R2-2(-12.573mm,41.843mm) on Top Layer And Track (-13.081mm,41.275mm)(-13.081mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R2-2(-12.573mm,41.843mm) on Top Layer And Track (-13.081mm,42.418mm)(-12.065mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R3-1(1.135mm,34.977mm) on Top Layer And Track (0.627mm,34.409mm)(0.627mm,36.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R3-1(1.135mm,34.977mm) on Top Layer And Track (0.627mm,34.409mm)(0.754mm,34.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R3-1(1.135mm,34.977mm) on Top Layer And Track (0.627mm,35.552mm)(1.643mm,35.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R3-1(1.135mm,34.977mm) on Top Layer And Track (1.516mm,34.409mm)(1.643mm,34.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R3-1(1.135mm,34.977mm) on Top Layer And Track (1.643mm,34.409mm)(1.643mm,36.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R3-2(1.135mm,36.127mm) on Top Layer And Track (0.627mm,34.409mm)(0.627mm,36.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R3-2(1.135mm,36.127mm) on Top Layer And Track (0.627mm,35.552mm)(1.643mm,35.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R3-2(1.135mm,36.127mm) on Top Layer And Track (0.627mm,36.695mm)(0.754mm,36.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R3-2(1.135mm,36.127mm) on Top Layer And Track (1.516mm,36.695mm)(1.643mm,36.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R3-2(1.135mm,36.127mm) on Top Layer And Track (1.643mm,34.409mm)(1.643mm,36.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R4-1(2.532mm,37.644mm) on Top Layer And Track (2.024mm,37.076mm)(2.024mm,39.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R4-1(2.532mm,37.644mm) on Top Layer And Track (2.024mm,37.076mm)(2.151mm,37.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R4-1(2.532mm,37.644mm) on Top Layer And Track (2.024mm,38.219mm)(3.04mm,38.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R4-1(2.532mm,37.644mm) on Top Layer And Track (2.913mm,37.076mm)(3.04mm,37.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R4-1(2.532mm,37.644mm) on Top Layer And Track (3.04mm,37.076mm)(3.04mm,39.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R4-2(2.532mm,38.794mm) on Top Layer And Track (2.024mm,37.076mm)(2.024mm,39.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R4-2(2.532mm,38.794mm) on Top Layer And Track (2.024mm,38.219mm)(3.04mm,38.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R4-2(2.532mm,38.794mm) on Top Layer And Track (2.024mm,39.362mm)(2.151mm,39.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R4-2(2.532mm,38.794mm) on Top Layer And Track (2.913mm,39.362mm)(3.04mm,39.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R4-2(2.532mm,38.794mm) on Top Layer And Track (3.04mm,37.076mm)(3.04mm,39.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(-28.643mm,103.878mm) on Top Layer And Text "R6" (-29.269mm,103.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R5-1(-28.643mm,103.878mm) on Top Layer And Track (-27.948mm,104.005mm)(-27.948mm,104.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R5-1(-28.643mm,103.878mm) on Top Layer And Track (-27.948mm,104.132mm)(-25.662mm,104.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R5-1(-28.643mm,103.878mm) on Top Layer And Track (-28.075mm,103.37mm)(-28.075mm,103.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R5-1(-28.643mm,103.878mm) on Top Layer And Track (-28.075mm,104.259mm)(-28.075mm,104.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R5-1(-28.643mm,103.878mm) on Top Layer And Track (-29.218mm,103.37mm)(-29.218mm,104.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R5-1(-28.643mm,103.878mm) on Top Layer And Track (-30.361mm,103.37mm)(-28.075mm,103.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R5-1(-28.643mm,103.878mm) on Top Layer And Track (-30.361mm,104.386mm)(-28.075mm,104.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R6-1(-27.5mm,102.354mm) on Top Layer And Track (-28.075mm,101.846mm)(-28.075mm,102.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R6-1(-27.5mm,102.354mm) on Top Layer And Track (-29.218mm,101.846mm)(-26.932mm,101.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R6-1(-27.5mm,102.354mm) on Top Layer And Track (-29.218mm,102.862mm)(-26.932mm,102.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R6-2(-28.65mm,102.354mm) on Top Layer And Track (-29.218mm,101.846mm)(-29.218mm,101.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R7-1(-26.23mm,103.624mm) on Top Layer And Track (-25.662mm,103.116mm)(-25.662mm,103.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R7-1(-26.23mm,103.624mm) on Top Layer And Track (-25.662mm,104.005mm)(-25.662mm,104.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-1(-26.23mm,103.624mm) on Top Layer And Track (-26.805mm,103.116mm)(-26.805mm,104.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R7-1(-26.23mm,103.624mm) on Top Layer And Track (-27.948mm,103.116mm)(-25.662mm,103.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R7-1(-26.23mm,103.624mm) on Top Layer And Track (-27.948mm,104.132mm)(-25.662mm,104.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-2(-27.38mm,103.624mm) on Top Layer And Track (-26.805mm,103.116mm)(-26.805mm,104.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R7-2(-27.38mm,103.624mm) on Top Layer And Track (-27.948mm,103.116mm)(-25.662mm,103.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R7-2(-27.38mm,103.624mm) on Top Layer And Track (-27.948mm,103.116mm)(-27.948mm,103.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R7-2(-27.38mm,103.624mm) on Top Layer And Track (-27.948mm,104.005mm)(-27.948mm,104.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R7-2(-27.38mm,103.624mm) on Top Layer And Track (-27.948mm,104.132mm)(-25.662mm,104.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R7-2(-27.38mm,103.624mm) on Top Layer And Track (-28.075mm,103.37mm)(-28.075mm,103.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R7-2(-27.38mm,103.624mm) on Top Layer And Track (-30.361mm,103.37mm)(-28.075mm,103.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R8-2(14.791mm,48.125mm) on Top Layer And Track (13.073mm,47.617mm)(15.359mm,47.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R8-2(14.791mm,48.125mm) on Top Layer And Track (13.073mm,48.633mm)(15.359mm,48.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R8-2(14.791mm,48.125mm) on Top Layer And Track (14.216mm,47.617mm)(14.216mm,48.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R8-2(14.791mm,48.125mm) on Top Layer And Track (15.359mm,47.617mm)(15.359mm,47.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R8-2(14.791mm,48.125mm) on Top Layer And Track (15.359mm,48.506mm)(15.359mm,48.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R9-1(23.801mm,39.489mm) on Top Layer And Track (23.233mm,38.981mm)(23.233mm,39.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R9-1(23.801mm,39.489mm) on Top Layer And Track (23.233mm,38.981mm)(25.519mm,38.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R9-1(23.801mm,39.489mm) on Top Layer And Track (23.233mm,39.87mm)(23.233mm,39.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R9-1(23.801mm,39.489mm) on Top Layer And Track (23.233mm,39.997mm)(25.519mm,39.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R9-1(23.801mm,39.489mm) on Top Layer And Track (24.376mm,38.981mm)(24.376mm,39.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U1-32(-14.587mm,50.16mm) on Top Layer And Track (-15.264mm,50.076mm)(-15.264mm,50.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U1-32(-14.587mm,50.16mm) on Top Layer And Track (-17.264mm,50.276mm)(-15.264mm,50.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad U3-1(26.859mm,42.029mm) on Top Layer And Text "*" (26.287mm,42.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
Rule Violations :379

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03