LRUqueens25

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014163                       # Number of seconds simulated
sim_ticks                                 14162533000                       # Number of ticks simulated
host_seconds                                     8.27                       # Real time elapsed on the host
sim_insts                                    12217933                       # Number of instructions simulated
sim_ops                                      24822555                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements              1746                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      3134280                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data         2770                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      3137050                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.000883                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements               529                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst     15719428                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst         1017                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst     15720445                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                         0                       # number of replacements
system.l2.overall_hits::total                     412                       # number of overall hits
system.l2.overall_misses::total                  3375                       # number of overall misses
system.l2.overall_accesses::total                3787                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.891207                       # miss rate for overall accesses
