
---------- Begin Simulation Statistics ----------
final_tick                               190179734597000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  36497                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827944                       # Number of bytes of host memory used
host_op_rate                                    64105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   273.99                       # Real time elapsed on the host
host_tick_rate                              106573265                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029200                       # Number of seconds simulated
sim_ticks                                 29200328250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       854408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1713063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2983700                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       164149                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4119907                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1867768                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2983700                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1115932                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4173219                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28846                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       109848                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15560122                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9155922                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       164173                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1377714                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6150510                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     57446122                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.305751                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.340152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     53236687     92.67%     92.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1125445      1.96%     94.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       400743      0.70%     95.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       941460      1.64%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       157086      0.27%     97.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       115839      0.20%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        54375      0.09%     97.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        36773      0.06%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1377714      2.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     57446122                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.840063                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.840063                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      53559307                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       25913640                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1178716                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1943621                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         164654                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1550258                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4552071                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1390122                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              374045                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9593                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4173219                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            845276                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              57295897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         32153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16247518                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          218                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          329308                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.071458                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       935771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1896614                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.278208                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     58396563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.484600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.741325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         53513389     91.64%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           291491      0.50%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           304189      0.52%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           324899      0.56%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552992      0.95%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           801304      1.37%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           223930      0.38%     95.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           212636      0.36%     96.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2171733      3.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     58396563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       209071                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3073960                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.559388                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16217407                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             374035                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19479612                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5024776                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        26406                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       547869                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23708817                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15843372                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       362759                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32668614                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         256108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6143473                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         164654                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6605460                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1205094                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        42402                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          981                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1100770                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       281398                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          981                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       169759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        39312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21814772                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21041414                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.707690                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15438087                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.360294                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21096268                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49895248                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17533839                       # number of integer regfile writes
system.switch_cpus.ipc                       0.171231                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.171231                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        96334      0.29%      0.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16620062     50.32%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          519      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15919188     48.19%     98.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       395271      1.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33031374                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2234281                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.067641                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           87516      3.92%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2129469     95.31%     99.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17296      0.77%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35169321                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    126813269                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21041414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     29853853                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23708817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33031374                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6144480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       119678                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9193825                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     58396563                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.565639                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.406267                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     47175966     80.79%     80.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3619083      6.20%     86.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1767346      3.03%     90.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1362948      2.33%     92.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2189504      3.75%     96.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1161224      1.99%     98.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       764376      1.31%     99.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       210565      0.36%     99.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       145551      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     58396563                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.565600                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              845329                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    56                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       186599                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       155216                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5024776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       547869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22813169                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 58400634                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        29981461                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614526                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        7747675                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1716575                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       20769248                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        123865                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      66331969                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25070047                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     31588624                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2749700                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          56169                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         164654                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23782672                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          8973942                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     33837758                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1494                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1986                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9095965                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1975                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             79783141                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48389272                       # The number of ROB writes
system.switch_cpus.timesIdled                      48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       430331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836372                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         430331                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             855102                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44763                       # Transaction distribution
system.membus.trans_dist::CleanEvict           809645                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3550                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3550                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        855105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2571715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2571715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2571715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     57818560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     57818560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57818560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            858655                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  858655    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              858655                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2048281500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4816690750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29200328250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410799                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       218408                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2082009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7928                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410741                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4255099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    101907840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101911808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          882776                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2864832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2301507                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.186978                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.389894                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1871176     81.30%     81.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 430331     18.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2301507                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1591829500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127994500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       560075                       # number of demand (read+write) hits
system.l2.demand_hits::total                   560075                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       560075                       # number of overall hits
system.l2.overall_hits::total                  560075                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       858592                       # number of demand (read+write) misses
system.l2.demand_misses::total                 858656                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       858592                       # number of overall misses
system.l2.overall_misses::total                858656                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5127500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  87169384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      87174511500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5127500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  87169384000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     87174511500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418667                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418731                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418667                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418731                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.605210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.605228                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.605210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.605228                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84057.377049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101525.968097                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101524.372391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84057.377049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101525.968097                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101524.372391                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               44763                       # number of writebacks
system.l2.writebacks::total                     44763                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       858592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            858653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       858592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           858653                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4517500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  78583504000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78588021500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4517500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  78583504000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78588021500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.605210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.605226                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.605210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.605226                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74057.377049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91526.014685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91524.773686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74057.377049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91526.014685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91524.773686                       # average overall mshr miss latency
system.l2.replacements                         882776                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       173645                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           173645                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       173645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       173645                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       401963                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        401963                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4378                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3550                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    301522000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     301522000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.447780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.447780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84935.774648                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84935.774648                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    266022000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    266022000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.447780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.447780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74935.774648                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74935.774648                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5127500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5127500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84057.377049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82701.612903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4517500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4517500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74057.377049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74057.377049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       555697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            555697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       855042                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          855044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  86867862000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  86867862000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.606095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.606096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101594.847972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101594.610336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       855042                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       855042                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  78317482000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78317482000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.606095                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.606094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91594.894754                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91594.894754                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4087.251328                       # Cycle average of tags in use
system.l2.tags.total_refs                     2239883                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    882776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.537318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.817837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.562601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.095805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3988.774159                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.973822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997864                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12232360                       # Number of tag accesses
system.l2.tags.data_accesses                 12232360                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     54949632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54953728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2864832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2864832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       858588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              858652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44763                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44763                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       133697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1881815558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1881955830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       133697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           135889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98109582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98109582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98109582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       133697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1881815558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1980065412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    857447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021077278250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2765                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2765                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1643722                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41981                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      858652                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44763                       # Number of write requests accepted
system.mem_ctrls.readBursts                    858652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44763                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    80                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             55980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             53970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             53086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             52268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             53122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2824                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  27003365500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4287540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43081640500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31490.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50240.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    52091                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12961                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                858652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44763                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  207387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  346444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  246410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   57263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       837103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.973495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.844380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    28.139298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       795075     94.98%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36603      4.37%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3944      0.47%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          951      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          330      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          117      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           40      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       837103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     309.039421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.115184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7110.961697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2763     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2765                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.152984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.143476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.579525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2561     92.62%     92.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      1.56%     94.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              110      3.98%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      1.63%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2765                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               54880512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2858432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                54953728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2864832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1879.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        97.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1881.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29200240000                       # Total gap between requests
system.mem_ctrls.avgGap                      32322.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     54876608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2858432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 133697.127188972605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1879314764.209885120392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 97890406.420345634222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       858591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44763                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2005500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  43079635000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 601719618750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32877.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50174.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13442343.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     7.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3004319220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1596803175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3079439160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          117251640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2304900000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13163762970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        127591680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23394067845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        801.157701                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    225324250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    975000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27999992750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2972710440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1580002710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3043153680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          115889220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2304900000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13159546680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        131176800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23307379530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        798.188956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    234495250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    975000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27990821750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29200317000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       845157                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           845168                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       845157                       # number of overall hits
system.cpu.icache.overall_hits::total          845168                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9249500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9249500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9249500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9249500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       845276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       845288                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       845276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       845288                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000141                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000141                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77726.890756                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77079.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77726.890756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77079.166667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5219500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5219500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85565.573770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85565.573770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85565.573770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85565.573770                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       845157                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          845168                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       845276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       845288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77726.890756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77079.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85565.573770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85565.573770                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1690638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1690638                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1705298                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1705298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1705298                       # number of overall hits
system.cpu.dcache.overall_hits::total         1705298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2973007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2973009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2973007                       # number of overall misses
system.cpu.dcache.overall_misses::total       2973009                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 202009506652                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 202009506652                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 202009506652                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 202009506652                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4678305                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4678307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4678305                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4678307                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.635488                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.635488                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.635488                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.635488                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67947.874543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67947.828833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67947.874543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67947.828833                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     39750105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1222958                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.503246                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       173645                       # number of writebacks
system.cpu.dcache.writebacks::total            173645                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1554340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1554340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1554340                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1554340                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418667                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418667                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  95291004185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  95291004185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  95291004185                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  95291004185                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.303244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.303244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.303244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.303244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67169.395062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67169.395062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67169.395062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67169.395062                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417641                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1446813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1446813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2965021                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2965023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 201639922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 201639922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4411834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4411836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.672061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.672061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68006.237393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68006.191520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1554171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1554171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  94931551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94931551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.319788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.319787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67286.778538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67286.778538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    369584652                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    369584652                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46279.069872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46279.069872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7817                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7817                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    359452685                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    359452685                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45983.457209                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45983.457209                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190179734597000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.157130                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3122464                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417641                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.202577                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.157130                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10775279                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10775279                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190269016261000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49538                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828212                       # Number of bytes of host memory used
host_op_rate                                    87942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   807.46                       # Real time elapsed on the host
host_tick_rate                              110570494                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089282                       # Number of seconds simulated
sim_ticks                                 89281664000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3035497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6070991                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5265254                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       107989                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9574915                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4630850                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5265254                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       634404                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9597353                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13254                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        59385                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45749191                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26335251                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       107989                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4607380                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4404264                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    177878606                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.300460                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.355180                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    165926480     93.28%     93.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2608085      1.47%     94.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1332678      0.75%     95.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2856852      1.61%     97.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       181987      0.10%     97.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       224335      0.13%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        92919      0.05%     97.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        47890      0.03%     97.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4607380      2.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    177878606                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.952111                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.952111                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     168703393                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59194608                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2207989                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2594341                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         108039                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4949566                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13167524                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5119815                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              206170                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6553                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9597353                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            475610                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             177925374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34555481                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          216078                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.053748                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       529915                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4644104                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.193519                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    178563328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.343232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.465610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        167735383     93.94%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           677625      0.38%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           685606      0.38%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           671736      0.38%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1206349      0.68%     95.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2290967      1.28%     97.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           471127      0.26%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           478645      0.27%     97.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4345890      2.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    178563328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       131715                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8751826                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.576703                       # Inst execution rate
system.switch_cpus.iew.exec_refs             60116008                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             206167                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        44461080                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13485695                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       308611                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57841418                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      59909841                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       211302                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     102978032                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         804462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      23905167                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         108039                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      25385153                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4894212                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23046                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       857008                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       168101                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       106217                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        25498                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          56037918                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55892141                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.736653                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41280498                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.313010                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55921410                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        165247944                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46891293                       # number of integer regfile writes
system.switch_cpus.ipc                       0.168008                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.168008                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64418      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42946216     41.62%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          292      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     41.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     59960067     58.11%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       218343      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      103189336                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8847837                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.085744                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           56120      0.63%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8780001     99.23%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11716      0.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      111972755                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    393946222                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55892141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62237515                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57841418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         103189336                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4396002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       156387                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6916111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    178563328                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.577886                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.394632                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    142999080     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11596759      6.49%     86.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5431160      3.04%     89.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3932737      2.20%     91.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7881264      4.41%     96.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3823184      2.14%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2263640      1.27%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       374802      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       260702      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    178563328                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.577886                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              475610                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        63355                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        88216                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13485695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       308611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        77968058                       # number of misc regfile reads
system.switch_cpus.numCycles                178563328                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        77491866                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303536                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       28636179                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3729257                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       82517620                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        189371                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156783018                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58619529                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76645370                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5469419                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          42170                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         108039                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      91764230                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6341815                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76047859                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          517                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1095                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30078580                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1090                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            231120894                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116388648                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5155465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1443835                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10310930                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1443835                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  89281664000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3034617                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21060                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3014437                       # Transaction distribution
system.membus.trans_dist::ReadExReq               879                       # Transaction distribution
system.membus.trans_dist::ReadExResp              879                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3034615                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9106487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9106487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9106487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    195619584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    195619584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195619584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3035494                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3035494    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3035494                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6626592500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17108160750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  89281664000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89281664000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  89281664000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89281664000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5152540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       308156                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7895206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5152540                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15466395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15466395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    348323904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348323904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3047897                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1347840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8203362                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.176005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.380825                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6759527     82.40%     82.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1443835     17.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8203362                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5442561000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7733197500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  89281664000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2119970                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2119970                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2119970                       # number of overall hits
system.l2.overall_hits::total                 2119970                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3035495                       # number of demand (read+write) misses
system.l2.demand_misses::total                3035495                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3035495                       # number of overall misses
system.l2.overall_misses::total               3035495                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 309549007500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     309549007500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 309549007500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    309549007500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5155465                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5155465                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5155465                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5155465                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.588792                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.588792                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.588792                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.588792                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101976.451122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101976.451122                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101976.451122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101976.451122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21060                       # number of writebacks
system.l2.writebacks::total                     21060                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3035495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3035495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3035495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3035495                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 279194047500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 279194047500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 279194047500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 279194047500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.588792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.588792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.588792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.588792                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91976.447828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91976.447828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91976.447828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91976.447828                       # average overall mshr miss latency
system.l2.replacements                        3047897                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       287096                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           287096                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       287096                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       287096                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1431436                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1431436                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2046                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 879                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     81204500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      81204500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.300513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.300513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92382.821388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92382.821388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     72414500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72414500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.300513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.300513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82382.821388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82382.821388                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2117924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2117924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3034616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3034616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 309467803000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 309467803000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5152540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5152540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.588955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.588955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101979.229992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101979.229992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3034616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3034616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 279121633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 279121633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.588955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.588955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91979.226696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91979.226696                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89281664000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     9074017                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3051993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.973145                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.755383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4068.244617                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          632                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44291617                       # Number of tag accesses
system.l2.tags.data_accesses                 44291617                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89281664000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    194271808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          194271808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1347840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1347840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3035497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3035497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21060                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21060                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2175942957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2175942957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15096493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15096493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15096493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2175942957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2191039450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     20990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3033288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.058107362250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5724178                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19724                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3035494                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21060                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3035494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21060                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    70                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            197051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            190058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            186862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            186426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            185110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            185726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            185226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            189005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            189428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           187696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           191489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           189932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           189986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           193954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           197938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1315                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  96890959000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15166440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            153765109000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31942.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50692.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    60025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6282                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  1.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3035494                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21060                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  603511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1276201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  942082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  211494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2987973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.420243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.897737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    12.669355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2933299     98.17%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        52446      1.76%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1544      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          404      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          149      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2987973                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2326.344111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     93.984789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19204.452167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         1271     97.84%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            9      0.69%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            3      0.23%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            3      0.23%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-81919            2      0.15%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            2      0.15%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-114687            2      0.15%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-131071            1      0.08%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-147455            1      0.08%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839            1      0.08%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-262143            1      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1299                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.160123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.149773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.607284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1201     92.46%     92.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      1.46%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               56      4.31%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      1.39%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.15%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1299                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              194130432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  141184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1343488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               194271616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1347840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2174.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2175.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89281620500                       # Total gap between requests
system.mem_ctrls.avgGap                      29209.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    194130432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1343488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2174359474.303704738617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15047748.214011782780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3035494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21060                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 153765109000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2254127250750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50655.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 107033582.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10756038720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5716970160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10920130200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           55572120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7047462240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40399410630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        263602560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        75159186630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        841.821078                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    361509000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2981160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85938995000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10578088500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5622387375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10737560400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           54006120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7047462240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40394772540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        267508320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        74701785495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        836.697953                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    370950750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2981160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  85929553250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   118481981000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1320767                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1320778                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1320767                       # number of overall hits
system.cpu.icache.overall_hits::total         1320778                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9249500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9249500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9249500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9249500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1320886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1320898                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1320886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1320898                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77726.890756                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77079.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77726.890756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77079.166667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5219500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5219500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85565.573770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85565.573770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85565.573770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85565.573770                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1320767                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1320778                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1320886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1320898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77726.890756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77079.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85565.573770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85565.573770                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.035479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1320840                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21303.870968                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.034856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2641858                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2641858                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4270477                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4270477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4270477                       # number of overall hits
system.cpu.dcache.overall_hits::total         4270477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13550631                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13550633                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13550631                       # number of overall misses
system.cpu.dcache.overall_misses::total      13550633                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 918125190647                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 918125190647                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 918125190647                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 918125190647                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17821108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17821110                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17821108                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17821110                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.760370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.760370                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.760370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.760370                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67755.161413                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67755.151412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67755.161413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67755.151412                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    196838279                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          278                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6181859                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.841276                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       460741                       # number of writebacks
system.cpu.dcache.writebacks::total            460741                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6976499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6976499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6976499                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6976499                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6574132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6574132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6574132                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6574132                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 435109469230                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 435109469230                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 435109469230                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 435109469230                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368896                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368896                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368896                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66185.082568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66185.082568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66185.082568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66185.082568                       # average overall mshr miss latency
system.cpu.dcache.replacements                6573106                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3874464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3874464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13539663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13539665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 917644115000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 917644115000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17414127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17414129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.777510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.777510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67774.516618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67774.506607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6976234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6976234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6563429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6563429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 434642962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 434642962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66221.934068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66221.934068                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       396013                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         396013                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    481075647                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    481075647                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43861.747538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43861.747538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          265                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          265                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10703                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10703                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    466506730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    466506730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43586.539288                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43586.539288                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190269016261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.637557                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10844607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6574130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.649588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.637557                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          517                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42216350                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42216350                       # Number of data accesses

---------- End Simulation Statistics   ----------
