acom -O3 -e 100 -work Simple_Processor -2002  "$dsn/src/Instruction Decode Execute.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (254, 1): Multiple entity "Processor" found in "C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0018: Instruction Decode Execute.vhd : (267, 17): Identifier expected.
# Error: COMP96_0018: Instruction Decode Execute.vhd : (268, 26): Identifier expected.
# Compile failure 8 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Simple_Processor -2002  "$dsn/src/Control Unit.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Simple_Processor -2002  "$dsn/src/Instruction Decode Execute.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (254, 1): Multiple entity "Processor" found in "C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/Users/emily/Git/Ece443_Ly_Zimmerman_FinalProject/ece443_finalproje