{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735933565715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735933565715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  3 16:46:05 2025 " "Processing started: Fri Jan  3 16:46:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735933565715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735933565715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CHRIST -c CHRIST " "Command: quartus_map --read_settings_files=on --write_settings_files=off CHRIST -c CHRIST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735933565716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735933565982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735933565982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CHRIST.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CHRIST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHRIST-behav " "Found design unit 1: CHRIST-behav" {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579505 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHRIST " "Found entity 1: CHRIST" {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735933579505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CHRIST " "Elaborating entity \"CHRIST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735933579580 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_A CHRIST.vhd(11) " "VHDL Signal Declaration warning at CHRIST.vhd(11): used implicit default value for signal \"PC_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579582 "|CHRIST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_B CHRIST.vhd(11) " "VHDL Signal Declaration warning at CHRIST.vhd(11): used implicit default value for signal \"PC_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579582 "|CHRIST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NEXT_S CHRIST.vhd(12) " "Verilog HDL or VHDL warning at CHRIST.vhd(12): object \"NEXT_S\" assigned a value but never read" {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735933579582 "|CHRIST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NEXT_E CHRIST.vhd(12) " "Verilog HDL or VHDL warning at CHRIST.vhd(12): object \"NEXT_E\" assigned a value but never read" {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735933579582 "|CHRIST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S CHRIST.vhd(12) " "VHDL Signal Declaration warning at CHRIST.vhd(12): used implicit default value for signal \"S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579582 "|CHRIST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E CHRIST.vhd(12) " "VHDL Signal Declaration warning at CHRIST.vhd(12): used implicit default value for signal \"E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579583 "|CHRIST"}
{ "Warning" "WSGN_SEARCH_FILE" "ControlUnit.vhd 2 1 " "Using design file ControlUnit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behav " "Found design unit 1: ControlUnit-behav" {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579588 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735933579588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit1\"" {  } { { "CHRIST.vhd" "ControlUnit1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735933579589 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_ops ControlUnit.vhd(3) " "VHDL Signal Declaration warning at ControlUnit.vhd(3): used implicit default value for signal \"alu_ops\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 3 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579590 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_read_a ControlUnit.vhd(5) " "VHDL Signal Declaration warning at ControlUnit.vhd(5): used implicit default value for signal \"rf_read_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579590 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_read_b ControlUnit.vhd(5) " "VHDL Signal Declaration warning at ControlUnit.vhd(5): used implicit default value for signal \"rf_read_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579590 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_write ControlUnit.vhd(5) " "VHDL Signal Declaration warning at ControlUnit.vhd(5): used implicit default value for signal \"rf_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579590 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cache_r ControlUnit.vhd(6) " "VHDL Signal Declaration warning at ControlUnit.vhd(6): used implicit default value for signal \"cache_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579591 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_r ControlUnit.vhd(6) " "VHDL Signal Declaration warning at ControlUnit.vhd(6): used implicit default value for signal \"mem_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579591 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pers_r ControlUnit.vhd(6) " "VHDL Signal Declaration warning at ControlUnit.vhd(6): used implicit default value for signal \"pers_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579591 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cache_w ControlUnit.vhd(7) " "VHDL Signal Declaration warning at ControlUnit.vhd(7): used implicit default value for signal \"cache_w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579591 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_w ControlUnit.vhd(7) " "VHDL Signal Declaration warning at ControlUnit.vhd(7): used implicit default value for signal \"mem_w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579591 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pers_w ControlUnit.vhd(7) " "VHDL Signal Declaration warning at ControlUnit.vhd(7): used implicit default value for signal \"pers_w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579591 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cache_addr ControlUnit.vhd(8) " "VHDL Signal Declaration warning at ControlUnit.vhd(8): used implicit default value for signal \"cache_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579591 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_addr ControlUnit.vhd(9) " "VHDL Signal Declaration warning at ControlUnit.vhd(9): used implicit default value for signal \"mem_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579591 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pers_addr ControlUnit.vhd(10) " "VHDL Signal Declaration warning at ControlUnit.vhd(10): used implicit default value for signal \"pers_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579591 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "exec_en ControlUnit.vhd(12) " "VHDL Signal Declaration warning at ControlUnit.vhd(12): used implicit default value for signal \"exec_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579592 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fetch_en ControlUnit.vhd(12) " "VHDL Signal Declaration warning at ControlUnit.vhd(12): used implicit default value for signal \"fetch_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579592 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "next_s ControlUnit.vhd(12) " "VHDL Signal Declaration warning at ControlUnit.vhd(12): used implicit default value for signal \"next_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579592 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "next_e ControlUnit.vhd(12) " "VHDL Signal Declaration warning at ControlUnit.vhd(12): used implicit default value for signal \"next_e\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579592 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WSGN_SEARCH_FILE" "Reg_16b.vhd 2 1 " "Using design file Reg_16b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16b-behav " "Found design unit 1: Reg_16b-behav" {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16b " "Found entity 1: Reg_16b" {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579604 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735933579604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16b Reg_16b:IR " "Elaborating entity \"Reg_16b\" for hierarchy \"Reg_16b:IR\"" {  } { { "CHRIST.vhd" "IR" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735933579605 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output Reg_16b.vhd(4) " "VHDL Signal Declaration warning at Reg_16b.vhd(4): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 4 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579605 "|CHRIST|Reg_16b:IR"}
{ "Warning" "WSGN_SEARCH_FILE" "adder_16b.vhd 2 1 " "Using design file adder_16b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_16b-behav " "Found design unit 1: Adder_16b-behav" {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_16b " "Found entity 1: Adder_16b" {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735933579609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_16b Adder_16b:PC_add " "Elaborating entity \"Adder_16b\" for hierarchy \"Adder_16b:PC_add\"" {  } { { "CHRIST.vhd" "PC_add" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735933579610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s adder_16b.vhd(5) " "VHDL Signal Declaration warning at adder_16b.vhd(5): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579611 "|CHRIST|Adder_16b:Incrementer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout adder_16b.vhd(6) " "VHDL Signal Declaration warning at adder_16b.vhd(6): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579611 "|CHRIST|Adder_16b:Incrementer"}
{ "Warning" "WSGN_SEARCH_FILE" "cache.vhd 2 1 " "Using design file cache.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-behav " "Found design unit 1: Cache-behav" {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735933579616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache:Cache1 " "Elaborating entity \"Cache\" for hierarchy \"Cache:Cache1\"" {  } { { "CHRIST.vhd" "Cache1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735933579616 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output cache.vhd(6) " "VHDL Signal Declaration warning at cache.vhd(6): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579617 "|CHRIST|Cache:Cache1"}
{ "Warning" "WSGN_SEARCH_FILE" "mem.vhd 2 1 " "Using design file mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem-behav " "Found design unit 1: Mem-behav" {  } { { "mem.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/mem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "mem.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/mem.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735933579621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:Mem1 " "Elaborating entity \"Mem\" for hierarchy \"Mem:Mem1\"" {  } { { "CHRIST.vhd" "Mem1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735933579622 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output mem.vhd(6) " "VHDL Signal Declaration warning at mem.vhd(6): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mem.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/mem.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579622 "|CHRIST|Mem:Mem1"}
{ "Warning" "WSGN_SEARCH_FILE" "pers.vhd 2 1 " "Using design file pers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PERS-behav " "Found design unit 1: PERS-behav" {  } { { "pers.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/pers.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579627 ""} { "Info" "ISGN_ENTITY_NAME" "1 PERS " "Found entity 1: PERS" {  } { { "pers.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/pers.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579627 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735933579627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PERS PERS:PERS1 " "Elaborating entity \"PERS\" for hierarchy \"PERS:PERS1\"" {  } { { "CHRIST.vhd" "PERS1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735933579627 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output pers.vhd(6) " "VHDL Signal Declaration warning at pers.vhd(6): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pers.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/pers.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579628 "|CHRIST|PERS:PERS1"}
{ "Warning" "WSGN_SEARCH_FILE" "RF.vhd 2 1 " "Using design file RF.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behav " "Found design unit 1: RF-behav" {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579632 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579632 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735933579632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"RF:RF1\"" {  } { { "CHRIST.vhd" "RF1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735933579633 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_out RF.vhd(5) " "VHDL Signal Declaration warning at RF.vhd(5): used implicit default value for signal \"a_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579634 "|CHRIST|RF:RF1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_out RF.vhd(5) " "VHDL Signal Declaration warning at RF.vhd(5): used implicit default value for signal \"b_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579634 "|CHRIST|RF:RF1"}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behav " "Found design unit 1: ALU-behav" {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579638 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735933579638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735933579638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "CHRIST.vhd" "ALU1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735933579638 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flags ALU.vhd(5) " "VHDL Signal Declaration warning at ALU.vhd(5): used implicit default value for signal \"flags\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579639 "|CHRIST|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r ALU.vhd(6) " "VHDL Signal Declaration warning at ALU.vhd(6): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735933579639 "|CHRIST|ALU:ALU1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735933580276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735933580276 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735933580318 "|CHRIST|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735933580318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735933580318 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735933580318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735933580318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735933580330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  3 16:46:20 2025 " "Processing ended: Fri Jan  3 16:46:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735933580330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735933580330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735933580330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735933580330 ""}
