#pragma once
/**
 * @file Simd256AVX.inl
 * @author Alan Abraham P Kochumon
 * @date Created on: September 26, 2026
 *
 * @brief Implementation of templated functions declared in Simd256AVX.h
 *
 * @copyright Copyright (c) 2026 Alan Abraham P Kochumon
 */


#include "Simd256SSE.h"
#include "falcon/simd/utils/SIMDUtils.h"

namespace flcn
{
/// Macro for differentiating SIMD256 pathways based on architectural support.
#define _FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType)                                                             \
    (std::floating_point<DataType> && CURRENT_SIMD_BACKEND >= SimdBackend::ARCH_AVX) ||                                \
        CURRENT_SIMD_BACKEND >= SimdBackend::ARCH_AVX2

    template <typename DataType, size_t Lane>
    template <typename... Args>
        requires(SimdSafeConvertible<Args, DataType> && ...)
    FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::Simd256(Args&&... data) noexcept
    {
        /// If only single argument is provided then it will be broadcast otherwise the data will be filled
        /// from bottom to top, with zeroes in unoccupied spaces.
        if constexpr (sizeof...(data) == 1)
        {
            broadcast(std::forward<Args>(data)...);
        }
        else
        {
            set(std::forward<Args>(data)...);
        }
    }


    // template <typename DataType, size_t Lane>
    // template <typename T>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, T, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                          Lane>::cast() const noexcept
    // { return Simd256(_lower.template cast<T>(), _upper.template cast<T>()); }
    //
    //
    // template <typename DataType, size_t Lane>
    // template <typename T>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, T, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                          Lane>::cast() noexcept
    // { return Simd256(_lower.template cast<T>(), _upper.template cast<T>()); }


    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::Simd256(
        std::span<const DataType> values) noexcept
    { loadAligned(values.data()); }


    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::Simd256(const DataType* pBuffer) noexcept
    { loadAligned(pBuffer); }


    template <typename DataType, size_t Lane>
    template <typename... Args>
        requires(sizeof...(Args) <= Lane) && (std::same_as<Args, DataType> && ...) &&
        (SimdSafeConvertible<Args, DataType> && ...)
    FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>& Simd256<SimdBackend::ARCH_AVX, DataType,
                                                                                    Lane>::set(Args... args)
    {
        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            alignas(32) std::array<DataType, MaxLaneCount> _data{ std::forward<Args>(args)... };
            if constexpr (types::IsFP64<DataType>)
            {
                _reg = _mm256_load_pd(_data.data());
            }
            else if constexpr (types::IsFP32<DataType>)
            {
                _reg = _mm256_load_ps(_data.data());
            }
            else
            {
                _reg = _mm256_load_si256(reinterpret_cast<__m256i*>(_data.data()));
            }
        }
        else
        {
            // Emulated Register will `set` the correct values so we don't need to assign.
            _reg.template set<Args...>(std::forward<Args>(args)...);
        }

        return *this;
    }


    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr void Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::loadAligned(
        const DataType* data) noexcept
    {
        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            if constexpr (types::IsFP64<DataType>)
            {
                _reg = _mm256_load_pd(data);
            }
            else if constexpr (types::IsFP32<DataType>)
            {
                _reg = _mm256_load_ps(data);
            }
            else
            {
                _reg = _mm256_load_si256(reinterpret_cast<const __m256i*>(data));
            }
        }
        else
        {
            _reg.loadAligned(data);
        }
    }


    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr void Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::load(const DataType* data) noexcept
    {
        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            if constexpr (types::IsFP64<DataType>)
            {
                _reg = _mm256_loadu_pd(data);
            }
            else if constexpr (types::IsFP32<DataType>)
            {
                _reg = _mm256_loadu_ps(data);
            }
            else
            {
                _reg = _mm256_loadu_si256(reinterpret_cast<const __m256i*>(data));
            }
        }
        else
        {
            _reg.load(data);
        }
    }

    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr void Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::broadcast(DataType value) noexcept
    {
        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            if constexpr (types::IsFP64<DataType>)
            {
                _reg = _mm256_set1_pd(value);
            }
            else if constexpr (types::IsFP32<DataType>)
            {
                _reg = _mm256_set1_ps(value);
            }
            else if constexpr (sizeof(DataType) == 8)
            {
                _reg = _mm256_set1_epi64x(value);
            }
            else if constexpr (sizeof(DataType) == 4)
            {
                _reg = _mm256_set1_epi32(value);
            }
            else if constexpr (sizeof(DataType) == 2)
            {
                _reg = _mm256_set1_epi16(value);
            }
            else // if constexpr(sizeof(DataType) == 2)
            {
                _reg = _mm256_set1_epi8(value);
            }
        }
        else
        {
            _reg.broadcast(value);
        }
    }


    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr void Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::setZero() noexcept
    {
        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            if constexpr (types::IsFP64<DataType>)
            {
                _reg = _mm256_setzero_pd();
            }
            else if constexpr (types::IsFP32<DataType>)
            {
                _reg = _mm256_setzero_ps();
            }
            else
            {
                _reg = _mm256_setzero_si256();
            }
        }
        else
        {
            _reg.setZero();
        }
    }


    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr void Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::setOne() noexcept
    { broadcast(DataType(simd::getAllOnes<DataType>())); }


    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr void Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::store(DataType* pBuffer) const noexcept
    {
        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            if constexpr (types::IsFP64<DataType>)
            {
                _mm256_storeu_pd(pBuffer, _reg);
            }
            else if constexpr (types::IsFP32<DataType>)
            {
                _mm256_storeu_ps(pBuffer, _reg);
            }
            else
            {
                _mm256_storeu_si256(reinterpret_cast<__m256i*>(pBuffer), _reg);
            }
        }
        else
        {
            _reg.store(pBuffer);
        }
    }


    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr void Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::storeAligned(
        DataType* pBuffer) const noexcept
    {
        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            if constexpr (types::IsFP64<DataType>)
            {
                _mm256_store_pd(pBuffer, _reg);
            }
            else if constexpr (types::IsFP32<DataType>)
            {
                _mm256_store_ps(pBuffer, _reg);
            }
            else
            {
                _mm256_store_si256(reinterpret_cast<__m256i*>(pBuffer), _reg);
            }
        }
        else
        {
            _reg.storeAligned(pBuffer);
        }
    }



    /**************************************
     *          GETTERS/SETTERS           *
     **************************************/

    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr DataType Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::getAt(size_t index) const noexcept
    {
        // TODO: Extract out message
        // TODO: Add death test
        FALCON_ASSERT_MSG(
            index < Lane,
            std::format("Out of bounds access. Idx must be less than {}. But it is currently {}.", Lane, index)
                .c_str());

        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            // We can use the compress and extract trick from CVL2(Agner Fog)
            // But that instruction is available only in AVX512F + AVX512VL
            if constexpr (CURRENT_SIMD_BACKEND >= SimdBackend::ARCH_AVX512EX)
            {
                // 1u << index creates a mask that selects the lane we want to index into
                // Eg: For index 4 the mask is 1 << 4 => 0001 0000 instead of 0000 1000
                auto mask = static_cast<__mmask8>(1u << index);
                if constexpr (types::IsFP64<DataType>)
                {
                    auto reg = _mm256_mask_compress_pd(mask, _reg);
                    return _mm256_cvtsd_f64(reg);
                }
                else if constexpr (types::IsFP32<DataType>)
                {
                    auto reg = _mm256_maskz_compress_ps(mask, _reg);
                    return _mm256_cvtss_f32(reg);
                }
                else if constexpr (sizeof(DataType) == 8)
                {
                    auto reg = _mm256_maskz_compress_epi64(mask, _reg);
                    return std::bit_cast<DataType>(_mm256_extract_epi64(reg, 0));
                }
                else if constexpr (sizeof(DataType) == 4)
                {
                    auto reg = _mm256_maskz_compress_epi32(mask, _reg);
                    return std::bit_cast<DataType>(_mm256_cvtsi256_si32(reg));
                }
                else if constexpr (sizeof(DataType) == 2)
                {
                    // Compress will zero out the upper lanes we can extract the lowest 32-bit and static cast
                    // it to a 16-bit integer.
                    // Note: epi8 version require __mask16
                    auto reg = _mm256_maskz_compress_epi16(static_cast<__mmask16>(1u << index), _reg);
                    return static_cast<DataType>(_mm256_cvtsi256_si32(reg));
                }
                else // if constexpr (sizeof(DataType) == 1)
                {
                    // Note: epi8 version of maskz_compress require __mmask32 and there is no standalone
                    //       variant of cvtsi128 for converting to 8-bit integral
                    auto reg = _mm256_maskz_compress_epi8(static_cast<__mmask32>(1u << index), _reg);
                    return static_cast<DataType>(_mm_cvtsi256_si32(reg));
                }
            }
            else
            {
                alignas(32) std::array<DataType, Lane> buffer{};
                store(buffer.data());
                return buffer[index];
            }
        }
        else
        {
            return _reg.getAt(index);
        }
    }


    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr void Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::setAt(size_t index,
    //                                                                                     DataType value) noexcept
    // {
    //     // TODO: Optimize with masks
    //     index >= LOWER_LANE_COUNT ? _upper.setAt(index - LOWER_LANE_COUNT, value) : _lower.setAt(index, value);
    // }


    template <typename DataType, size_t Lane>
    template <size_t Index>
        requires(Index < Lane)
    FALCON_INLINE constexpr DataType Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::getAt() const noexcept
    {
        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            if constexpr (types::IsFP64<DataType>)
            {
                // For floating point types if the indices are lower than half of max index
                // 2 for double, then we can cast it to an XMM register and extract values.
                // If the index is in the upper lane however, we need to extract the upper 128-bits
                // and then extract the values(with applied index offset, 2 in case of doubles).
                if constexpr (Index < 2)
                {
                    const auto reg128 = _mm_castpd_si128(_mm256_castpd256_pd128(_reg));
                    return std::bit_cast<double>(_mm_extract_epi64(reg128, Index));
                }
                else
                {
                    const auto upperReg = _mm_castpd_si128(_mm256_extractf128_pd(_reg, 1));
                    return std::bit_cast<double>(_mm_extract_epi64(upperReg, Index - 2)); // 2 is the offset.
                }
            }
            else if constexpr (types::IsFP32<DataType>)
            {
                if constexpr (Index < 4)
                {
                    const auto reg128 = _mm256_castps256_ps128(_reg);
                    return _mm_extract_ps(reg128, Index);
                }
                else
                {
                    const auto upperReg = _mm256_extractf128_ps(_reg, 1);
                    return _mm_extract_ps(upperReg, Index - 4); // 4 is the offset.
                }
            }
            else if constexpr (sizeof(DataType) == 8)
            {
                return std::bit_cast<DataType>(_mm256_extract_epi64(_reg, Index));
            }
            else if constexpr (sizeof(DataType) == 4)
            {
                return std::bit_cast<DataType>(_mm256_extract_epi32(_reg, Index));
            }
            else if constexpr (sizeof(DataType) == 2)
            {
                return static_cast<DataType>(_mm256_extract_epi16(_reg, Index));
            }
            else // if constexpr (sizeof(DataType) == 1)
            {
                return static_cast<DataType>(_mm256_extract_epi8(_reg, Index));
            }
        }
        else
        {
            return _reg.template getAt<Index>();
        }
    }


    // template <typename DataType, size_t Lane>
    // template <size_t Index>
    //     requires(Index < Lane)
    // FALCON_INLINE constexpr void Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::setAt(DataType value) noexcept
    // {
    //     if constexpr (Index >= LOWER_LANE_COUNT)
    //     {
    //         _upper.template setAt<Index - LOWER_LANE_COUNT>(value);
    //     }
    //     else
    //     {
    //         _lower.template setAt<Index>(value);
    //     }
    // }


    template <typename DataType, size_t Lane>
    FALCON_INLINE constexpr DataType Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::extractFirst() noexcept
    {
        if constexpr (_FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC(DataType))
        {
            if constexpr (types::IsFP64<DataType>)
            {
                return _mm256_cvtsd_f64(_reg);
            }
            else if constexpr (types::IsFP32<DataType>)
            {
                return _mm256_cvtss_f32(_reg);
            }
            else if constexpr (sizeof(DataType) == 8)
            {
                return std::bit_cast<DataType>(_mm256_extract_epi64(_reg, 0));
            }
            else if constexpr (sizeof(DataType) == 4)
            {
                return std::bit_cast<DataType>(_mm256_cvtsi256_si32(_reg));
            }
            else // if constexpr (sizeof(DataType) == 2)
            {
                // Note: No separate instruction for si16/si8(epi/epu)
                return static_cast<DataType>(_mm256_cvtsi256_si32(_reg));
            }
        }
        else
        {
            return _reg.extractFirst();
        }
    }



    // /**************************************
    //  *          BITWISE OPERATORS         *
    //  **************************************/
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                                 Lane>::operator~() const noexcept
    // { return Simd256(~_lower, ~_upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator&(Simd256 other) const noexcept
    // { return Simd256(_lower & other._lower, _upper & other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator|(Simd256 other) const noexcept
    // { return Simd256(_lower | other._lower, _upper | other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator^(Simd256 other) const noexcept
    // { return Simd256(_lower ^ other._lower, _upper ^ other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::andNot(Simd256 other) const noexcept
    // { return Simd256(_lower.andNot(other._lower), _upper.andNot(other._upper)); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr DataType Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::horizontalOr() const noexcept
    // {
    //     const auto lower = _lower.horizontalOr();
    //     const auto upper = _upper.horizontalOr();
    //     if constexpr (std::is_same_v<DataType, double>)
    //     {
    //         return std::bit_cast<double>(std::bit_cast<uint64_t>(lower) | std::bit_cast<uint64_t>(upper));
    //     }
    //     else if constexpr (std::is_same_v<DataType, float>)
    //     {
    //         return std::bit_cast<float>(std::bit_cast<uint32_t>(lower) | std::bit_cast<uint32_t>(upper));
    //     }
    //     else
    //     {
    //         return lower | upper;
    //     }
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr DataType Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::horizontalAnd() const noexcept
    // {
    //     const auto lower = _lower.horizontalAnd();
    //     const auto upper = _upper.horizontalAnd();
    //     if constexpr (std::is_same_v<DataType, double>)
    //     {
    //         return std::bit_cast<double>(std::bit_cast<uint64_t>(lower) & std::bit_cast<uint64_t>(upper));
    //     }
    //     else if constexpr (std::is_same_v<DataType, float>)
    //     {
    //         return std::bit_cast<float>(std::bit_cast<uint32_t>(lower) & std::bit_cast<uint32_t>(upper));
    //     }
    //     else
    //     {
    //         return lower & upper;
    //     }
    // }
    //
    //
    //
    // /**************************************
    //  *       ARITHMETIC OPERATORS         *
    //  **************************************/
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator+(Simd256 other) const noexcept
    // { return Simd256(_lower + other._lower, _upper + other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>& Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator+=(Simd256 other) noexcept
    // {
    //     *this = *this + other;
    //     return *this;
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator-(Simd256 other) const noexcept
    // { return Simd256(_lower - other._lower, _upper - other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>& Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator-=(Simd256 other) noexcept
    // {
    //     *this = *this - other;
    //     return *this;
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                                 Lane>::operator-() const noexcept
    // { return Simd256(-_lower, -_upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator*(Simd256 other) const noexcept
    // { return Simd256(_lower * other._lower, _upper * other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>& Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator*=(Simd256 other) noexcept
    // {
    //     *this = *this * other;
    //     return *this;
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::divReg(Simd256 other) const noexcept
    // { return Simd256(_lower.divReg(other._lower), _upper.divReg(other._upper)); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator/(DataType scalar) const noexcept
    // { return Simd256(_lower / scalar, _upper / scalar); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>& Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator/=(DataType scalar) noexcept
    // {
    //     *this = *this / scalar;
    //     return *this;
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                                 Lane>::fma(Simd256 b,
    //                                                                                            Simd256 c) const
    //                                                                                            noexcept
    // { return Simd256(_lower.fma(b._lower, c._lower), _upper.fma(b._upper, c._upper)); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr DataType Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::horizontalAdd() const noexcept
    // { return _lower.horizontalAdd() + _upper.horizontalAdd(); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr DataType Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::horizontalSub() const noexcept
    // {
    //     // NOTE: For horizontal sub to work like A - B - C - D
    //     //       We need to use a horizontal sub and horizontal add
    //     //       and take the difference of the results.
    //     //       A - B - (C + D)
    //     return _lower.horizontalSub() - _upper.horizontalAdd();
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator==(Simd256 other) const noexcept
    // { return Simd256(_lower == other._lower, _upper == other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator!=(Simd256 other) const noexcept
    // { return Simd256(_lower != other._lower, _upper != other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator>(Simd256 other) const noexcept
    // { return Simd256(_lower > other._lower, _upper > other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator>=(Simd256 other) const noexcept
    // { return Simd256(_lower >= other._lower, _upper >= other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator<(Simd256 other) const noexcept
    // { return Simd256(_lower < other._lower, _upper < other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator<=(Simd256 other) const noexcept
    // { return Simd256(_lower <= other._lower, _upper <= other._upper); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator<<(uint32_t count) const noexcept
    // { return Simd256(_lower << count, _upper << count); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>& Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator<<=(uint32_t count) noexcept
    // {
    //     *this = *this << count;
    //     return *this;
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator>>(uint32_t count) const noexcept
    // { return Simd256(_lower >> count, _upper >> count); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane>& Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::operator>>=(uint32_t count) noexcept
    // {
    //     *this = *this >> count;
    //     return *this;
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::shiftRightLogical(uint32_t count) const noexcept
    // { return Simd256(_lower.shiftRightLogical(count), _upper.shiftRightLogical(count)); }
    //
    //
    // template <typename DataType, size_t Lane>
    // template <uint32_t Count>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                                 Lane>::shiftLeft() const noexcept
    // { return Simd256(_lower.template shiftLeft<Count>(), _upper.template shiftLeft<Count>()); }
    //
    //
    // template <typename DataType, size_t Lane>
    // template <uint32_t Count>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::shiftRightArithmetic() const noexcept
    // { return Simd256(_lower.template shiftRightArithmetic<Count>(), _upper.template shiftRightArithmetic<Count>()); }
    //
    //
    // template <typename DataType, size_t Lane>
    // template <uint32_t Count>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::shiftRightLogical() const noexcept
    // { return Simd256(_lower.template shiftRightLogical<Count>(), _upper.template shiftRightLogical<Count>()); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::blend(Simd256 other, Simd256 mask) const noexcept
    // { return Simd256{ _lower.blend(other._lower, mask._lower), _upper.blend(other._upper, mask._upper) }; }
    //
    //
    // template <typename DataType, size_t Lane>
    // template <BlendMask32_t Mask>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<
    //     SimdBackend::ARCH_AVX, DataType, Lane>::blend(Simd256 other) const noexcept
    // {
    //     // Lower Mask only takes into account the lower 16-bits(expanded to 32-bits).
    //     // Upper mask the upper 16-bits but shifted to to the lower lane(expanded to 32-bits).
    //     constexpr auto lowerMask = static_cast<BlendMask32_t>(simd::expandTwoFold(Mask & 0x0000FFFF));
    //     constexpr auto upperMask = static_cast<BlendMask32_t>(simd::expandTwoFold(Mask >> 16));
    //     return Simd256(_lower.template blend<lowerMask>(other._lower), _upper.template
    //     blend<upperMask>(other._upper));
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // template <uint8_t... ShuffleIndex>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                                 Lane>::shuffle() const noexcept
    // {
    //     static_assert(sizeof...(ShuffleIndex) == Lane && "There must be <Lane> shuffle indices.");
    //     static_assert(((ShuffleIndex < Lane) && ...) && "Indices must be between 0(inclusive) and
    //     <Lane>(exclusive).");
    //
    //     // For shuffling we need to perform a normalized shuffle(range between 0 - Max_128_Lane_Count)
    //     // and then use a mask to select values from appropriate register lanes.
    //
    //     // Packed indexing is not support until C++26, we need to use this workaround
    //     // For shuffling with two indices we need to transform the array values(indices)
    //     // to be between 0 - MAX_LANE_COUNT(exclusive)
    //     constexpr std::array<uint8_t, MaxLaneCount> normalizedIndices{ { (
    //         static_cast<uint8_t>(ShuffleIndex % Max128BitLaneCount))... } };
    //
    //     // Masks for selecting values for the upper and lower 128-bit lanes.
    //     const auto makeMask = [&]<size_t Offset, size_t... Index>(std::index_sequence<Index...>) {
    //         constexpr std::array<uint8_t, MaxLaneCount> ShuffleIndices{ { ShuffleIndex... } };
    //         return simd::makeBlendMask32<Max128BitLaneCount,
    //                                      (ShuffleIndices[Offset + Index] >= Max128BitLaneCount)...>();
    //     };
    //     // [up_mask1, up_mask0, lo_mask1, lo_mask0]
    //     constexpr BlendMask32_t upperMask =
    //         makeMask.template operator()<Max128BitLaneCount>(std::make_index_sequence<Max128BitLaneCount>{});
    //     constexpr BlendMask32_t lowerMask =
    //         makeMask.template operator()<0>(std::make_index_sequence<Max128BitLaneCount>{});
    //
    //     // low          hi
    //     // | a1 | b1 | | c1 | d1 |
    //     // -----------------------
    //     // lolo | a1 | b1 | <--
    //     // lohi | a1 | b1 |    | <===
    //     // hilo | c1 | d1 | <--     |
    //     // hihi | c1 | d1 |      <===
    //     // Select hilo if Mask[i] is true and lolo otherwise
    //     // Select hihi if Mask[i] is true and lohi otherwise
    //
    //     // NOTE: Lambda needs to invoked using .template operator() since the compiler can get confused
    //     //       by the <0> as less operator.
    //
    //     // Upper part of the register with lower and upper indices(hilo, lohi)
    //     auto shuffleUpper = [&]<size_t Offset, size_t... Index>(std::index_sequence<Index...>) {
    //         return _upper.template shuffle<normalizedIndices[Offset + Index]...>();
    //     };
    //     auto upperShuffledWithUpperIndices =
    //         shuffleUpper.template operator()<Max128BitLaneCount>(std::make_index_sequence<UPPER_LANE_COUNT>{});
    //     auto upperShuffledWithLowerIndices =
    //         shuffleUpper.template operator()<0>(std::make_index_sequence<UPPER_LANE_COUNT>{});
    //
    //     // Lower part of register with lower and upper indices (lolo, lohi)
    //     auto shuffleLower = [&]<size_t Offset, size_t... Index>(std::index_sequence<Index...>) {
    //         return _lower.template shuffle<normalizedIndices[Offset + Index]...>();
    //     };
    //     auto lowerShuffledWithUpperIndices =
    //         shuffleLower.template operator()<Max128BitLaneCount>(std::make_index_sequence<LOWER_LANE_COUNT>{});
    //     auto lowerShuffledWithLowerIndices =
    //         shuffleLower.template operator()<0>(std::make_index_sequence<LOWER_LANE_COUNT>{});
    //
    //     // select(lolo, hilo, mask), select(lohi, hihi, mask)
    //     return Simd256{ lowerShuffledWithLowerIndices.template blend<lowerMask>(upperShuffledWithLowerIndices),
    //                     lowerShuffledWithUpperIndices.template blend<upperMask>(upperShuffledWithUpperIndices) };
    // }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr DataType Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::horizontalMin() const noexcept
    // { return std::min(_lower.horizontalMin(), _upper.horizontalMin()); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr DataType Simd256<SimdBackend::ARCH_AVX, DataType, Lane>::horizontalMax() const noexcept
    // { return std::max(_lower.horizontalMax(), _upper.horizontalMax()); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                                 Lane>::abs() const noexcept
    // { return Simd256(_lower.abs(), _upper.abs()); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                                 Lane>::sqrt() const noexcept
    // { return Simd256(_lower.sqrt(), _upper.sqrt()); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                                 Lane>::hasNan() const noexcept
    // { return Simd256(_lower.hasNan(), _upper.hasNan()); }
    //
    //
    // template <typename DataType, size_t Lane>
    // FALCON_INLINE constexpr Simd256<SimdBackend::ARCH_AVX, DataType, Lane> Simd256<SimdBackend::ARCH_AVX, DataType,
    //                                                                                 Lane>::hasInf() const noexcept
    // { return Simd256(_lower.hasInf(), _upper.hasInf()); }


#undef _FALCON_SIMD256_SUPPORT_NATIVE_INTRINSIC

} // namespace flcn
