Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Apr  2 13:16:06 2023
| Host         : LAPTOP-NF4J7LE5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAV_timing_summary_routed.rpt -pb MAV_timing_summary_routed.pb -rpx MAV_timing_summary_routed.rpx -warn_on_violation
| Design       : MAV
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   34          
TIMING-20  Warning   Non-clocked latch               12          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (60)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_cstate_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_cstate_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_cstate_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_cstate_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_cstate_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.978        0.000                      0                   90        0.122        0.000                      0                   90        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.978        0.000                      0                   90        0.122        0.000                      0                   90        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 3.761ns (53.545%)  route 3.263ns (46.455%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.723 r  alu3/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    alu3/p_2_out_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.036 r  alu3/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.964    12.000    alu3/data0[9]
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.334    12.334 r  alu3/q[9]_i_1/O
                         net (fo=1, routed)           0.000    12.334    REG_m/D[9]
    SLICE_X3Y76          FDCE                                         r  REG_m/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.013    REG_m/CLK
    SLICE_X3Y76          FDCE                                         r  REG_m/q_reg[9]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y76          FDCE (Setup_fdce_C_D)        0.075    15.311    REG_m/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 3.777ns (53.473%)  route 3.286ns (46.527%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.723 r  alu3/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    alu3/p_2_out_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.057 r  alu3/p_2_out_carry__1/O[1]
                         net (fo=2, routed)           0.987    12.044    alu3/data0[7]
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.329    12.373 r  alu3/q[7]_i_1/O
                         net (fo=1, routed)           0.000    12.373    REG_m/D[7]
    SLICE_X2Y76          FDCE                                         r  REG_m/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.013    REG_m/CLK
    SLICE_X2Y76          FDCE                                         r  REG_m/q_reg[7]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.118    15.354    REG_m/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 3.635ns (52.325%)  route 3.312ns (47.675%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.723 r  alu3/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    alu3/p_2_out_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.945 r  alu3/p_2_out_carry__1/O[0]
                         net (fo=2, routed)           1.013    11.958    alu3/data0[6]
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.299    12.257 r  alu3/q[6]_i_1/O
                         net (fo=1, routed)           0.000    12.257    REG_m/D[6]
    SLICE_X2Y76          FDCE                                         r  REG_m/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.013    REG_m/CLK
    SLICE_X2Y76          FDCE                                         r  REG_m/q_reg[6]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.077    15.313    REG_m/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 4.007ns (58.683%)  route 2.821ns (41.317%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  alu1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.379    alu1/p_2_out_carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.601 r  alu1/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.647     8.247    REG3/data0[3]
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.299     8.546 r  REG3/p_2_out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.546    alu2/p_2_out_carry__0_i_4__1[0]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.078 r  alu2/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.078    alu2/p_2_out_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.412 r  alu2/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.577     9.989    REG4/data0_0[8]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.303    10.292 r  REG4/p_2_out_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.292    alu3/q_reg[9][1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.842 r  alu3/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.842    alu3/p_2_out_carry__1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.176 r  alu3/p_2_out_carry__2/O[1]
                         net (fo=2, routed)           0.659    11.835    REG4/data0[1]
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.303    12.138 r  REG4/q[11]_i_1/O
                         net (fo=1, routed)           0.000    12.138    REG_m/D[11]
    SLICE_X1Y79          FDCE                                         r  REG_m/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.594    15.017    REG_m/CLK
    SLICE_X1Y79          FDCE                                         r  REG_m/q_reg[11]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y79          FDCE (Setup_fdce_C_D)        0.029    15.269    REG_m/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 REG2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 3.774ns (55.288%)  route 3.052ns (44.712%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.710     5.313    REG2/CLK
    SLICE_X5Y78          FDCE                                         r  REG2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 r  REG2/q_reg[4]/Q
                         net (fo=3, routed)           1.097     6.866    REG2/Q[4]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.990 r  REG2/p_2_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.990    alu1/p_2_out_carry__0_i_4__0[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  alu1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.522    alu1/p_2_out_carry__0_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.744 r  alu1/p_2_out_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.390    REG3/data0[7]
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.299     8.689 r  REG3/p_2_out_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     8.689    alu2/p_2_out_carry__1_i_4__1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  alu2/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.221    alu2/p_2_out_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.555 r  alu2/p_2_out_carry__2/O[1]
                         net (fo=1, routed)           0.719    10.275    REG4/data0_0[12]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.303    10.578 r  REG4/p_2_out_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    10.578    alu3/S[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.218 r  alu3/p_2_out_carry__2/O[3]
                         net (fo=2, routed)           0.589    11.807    REG4/data0[3]
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.332    12.139 r  REG4/q[13]_i_1/O
                         net (fo=1, routed)           0.000    12.139    REG_m/D[13]
    SLICE_X1Y79          FDCE                                         r  REG_m/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.594    15.017    REG_m/CLK
    SLICE_X1Y79          FDCE                                         r  REG_m/q_reg[13]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y79          FDCE (Setup_fdce_C_D)        0.075    15.315    REG_m/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 3.891ns (57.649%)  route 2.858ns (42.351%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  alu1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.379    alu1/p_2_out_carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.601 r  alu1/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.647     8.247    REG3/data0[3]
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.299     8.546 r  REG3/p_2_out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.546    alu2/p_2_out_carry__0_i_4__1[0]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.078 r  alu2/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.078    alu2/p_2_out_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.412 r  alu2/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.577     9.989    REG4/data0_0[8]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.303    10.292 r  REG4/p_2_out_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.292    alu3/q_reg[9][1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.842 r  alu3/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.842    alu3/p_2_out_carry__1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.064 r  alu3/p_2_out_carry__2/O[0]
                         net (fo=2, routed)           0.696    11.760    REG4/data0[0]
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.299    12.059 r  REG4/q[10]_i_1/O
                         net (fo=1, routed)           0.000    12.059    REG_m/D[10]
    SLICE_X1Y80          FDCE                                         r  REG_m/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.594    15.017    REG_m/CLK
    SLICE_X1Y80          FDCE                                         r  REG_m/q_reg[10]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)        0.029    15.269    REG_m/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 REG2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 3.710ns (55.514%)  route 2.973ns (44.486%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.710     5.313    REG2/CLK
    SLICE_X5Y78          FDCE                                         r  REG2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 r  REG2/q_reg[4]/Q
                         net (fo=3, routed)           1.097     6.866    REG2/Q[4]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.990 r  REG2/p_2_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.990    alu1/p_2_out_carry__0_i_4__0[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  alu1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.522    alu1/p_2_out_carry__0_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.744 r  alu1/p_2_out_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.390    REG3/data0[7]
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.299     8.689 r  REG3/p_2_out_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     8.689    alu2/p_2_out_carry__1_i_4__1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  alu2/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.221    alu2/p_2_out_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.555 r  alu2/p_2_out_carry__2/O[1]
                         net (fo=1, routed)           0.719    10.275    REG4/data0_0[12]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.303    10.578 r  REG4/p_2_out_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    10.578    alu3/S[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.158 r  alu3/p_2_out_carry__2/O[2]
                         net (fo=2, routed)           0.510    11.668    REG4/data0[2]
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.328    11.996 r  REG4/q[12]_i_1/O
                         net (fo=1, routed)           0.000    11.996    REG_m/D[12]
    SLICE_X1Y80          FDCE                                         r  REG_m/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.594    15.017    REG_m/CLK
    SLICE_X1Y80          FDCE                                         r  REG_m/q_reg[12]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)        0.075    15.315    REG_m/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 3.655ns (56.055%)  route 2.865ns (43.945%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.723 r  alu3/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    alu3/p_2_out_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.962 r  alu3/p_2_out_carry__1/O[2]
                         net (fo=2, routed)           0.566    11.528    alu3/data0[8]
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.302    11.830 r  alu3/q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.830    REG_m/D[8]
    SLICE_X3Y76          FDCE                                         r  REG_m/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.013    REG_m/CLK
    SLICE_X3Y76          FDCE                                         r  REG_m/q_reg[8]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y76          FDCE (Setup_fdce_C_D)        0.029    15.265    REG_m/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 3.538ns (54.322%)  route 2.975ns (45.678%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.813 r  alu3/p_2_out_carry__0/O[3]
                         net (fo=2, routed)           0.676    11.489    alu3/data0[5]
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.334    11.823 r  alu3/q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.823    REG_m/D[5]
    SLICE_X1Y78          FDCE                                         r  REG_m/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.593    15.016    REG_m/CLK
    SLICE_X1Y78          FDCE                                         r  REG_m/q_reg[5]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y78          FDCE (Setup_fdce_C_D)        0.075    15.314    REG_m/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 3.122ns (48.587%)  route 3.304ns (51.413%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.400 r  alu3/p_2_out_carry__0/O[1]
                         net (fo=2, routed)           1.004    11.404    alu3/data0[3]
    SLICE_X1Y76          LUT3 (Prop_lut3_I1_O)        0.331    11.735 r  alu3/q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.735    REG_m/D[3]
    SLICE_X1Y76          FDCE                                         r  REG_m/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.013    REG_m/CLK
    SLICE_X1Y76          FDCE                                         r  REG_m/q_reg[3]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDCE (Setup_fdce_C_D)        0.075    15.311    REG_m/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  3.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DB_en/y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS_en/delay1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    DB_en/CLK
    SLICE_X3Y80          FDCE                                         r  DB_en/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  DB_en/y_reg/Q
                         net (fo=1, routed)           0.056     1.712    PS_en/y
    SLICE_X3Y80          FDCE                                         r  PS_en/delay1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     2.032    PS_en/CLK
    SLICE_X3Y80          FDCE                                         r  PS_en/delay1_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.075     1.590    PS_en/delay1_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 REG1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.595     1.514    REG1/CLK
    SLICE_X7Y80          FDCE                                         r  REG1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  REG1/q_reg[14]/Q
                         net (fo=3, routed)           0.114     1.770    REG1/Q[14]
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  REG1/q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.815    REG_m/D[14]
    SLICE_X6Y80          FDCE                                         r  REG_m/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     2.029    REG_m/CLK
    SLICE_X6Y80          FDCE                                         r  REG_m/q_reg[14]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X6Y80          FDCE (Hold_fdce_C_D)         0.121     1.648    REG_m/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 REG2/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.524%)  route 0.121ns (39.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.595     1.514    REG2/CLK
    SLICE_X5Y80          FDCE                                         r  REG2/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  REG2/q_reg[15]/Q
                         net (fo=3, routed)           0.121     1.777    REG1/q_reg[15]_2[1]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  REG1/q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.822    REG_m/D[15]
    SLICE_X6Y80          FDCE                                         r  REG_m/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     2.029    REG_m/CLK
    SLICE_X6Y80          FDCE                                         r  REG_m/q_reg[15]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y80          FDCE (Hold_fdce_C_D)         0.120     1.648    REG_m/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 DB_en/count_n_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB_en/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.516%)  route 0.125ns (37.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.597     1.516    DB_en/CLK
    SLICE_X2Y81          FDPE                                         r  DB_en/count_n_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDPE (Prop_fdpe_C_Q)         0.164     1.680 f  DB_en/count_n_reg[14]/Q
                         net (fo=3, routed)           0.125     1.806    DB_en/count_n_reg[14]
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  DB_en/y_i_1/O
                         net (fo=1, routed)           0.000     1.851    DB_en/y_i_1_n_0
    SLICE_X3Y80          FDCE                                         r  DB_en/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     2.032    DB_en/CLK
    SLICE_X3Y80          FDCE                                         r  DB_en/y_reg/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.091     1.620    DB_en/y_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 PS_en/delay1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS_en/delay2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    PS_en/CLK
    SLICE_X3Y80          FDCE                                         r  PS_en/delay1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.128     1.643 r  PS_en/delay1_reg/Q
                         net (fo=1, routed)           0.119     1.763    PS_en/delay1
    SLICE_X3Y80          FDCE                                         r  PS_en/delay2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     2.032    PS_en/CLK
    SLICE_X3Y80          FDCE                                         r  PS_en/delay2_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.012     1.527    PS_en/delay2_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 en_m_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  en_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  en_m_reg/Q
                         net (fo=16, routed)          0.113     1.768    REG_m/E[0]
    SLICE_X1Y79          FDCE                                         r  REG_m/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.866     2.031    REG_m/CLK
    SLICE_X1Y79          FDCE                                         r  REG_m/q_reg[11]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDCE (Hold_fdce_C_CE)       -0.039     1.489    REG_m/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 en_m_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_m/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  en_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  en_m_reg/Q
                         net (fo=16, routed)          0.113     1.768    REG_m/E[0]
    SLICE_X1Y79          FDCE                                         r  REG_m/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.866     2.031    REG_m/CLK
    SLICE_X1Y79          FDCE                                         r  REG_m/q_reg[13]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDCE (Hold_fdce_C_CE)       -0.039     1.489    REG_m/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DB_en/count_n_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB_en/count_n_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    DB_en/CLK
    SLICE_X2Y82          FDPE                                         r  DB_en/count_n_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  DB_en/count_n_reg[19]/Q
                         net (fo=2, routed)           0.148     1.830    DB_en/count_n_reg[19]
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  DB_en/count_n[16]_i_2/O
                         net (fo=1, routed)           0.000     1.875    DB_en/count_n[16]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  DB_en/count_n_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    DB_en/count_n_reg[16]_i_1_n_4
    SLICE_X2Y82          FDPE                                         r  DB_en/count_n_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.869     2.034    DB_en/CLK
    SLICE_X2Y82          FDPE                                         r  DB_en/count_n_reg[19]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDPE (Hold_fdpe_C_D)         0.134     1.651    DB_en/count_n_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 DB_en/count_n_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB_en/count_n_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.513    DB_en/CLK
    SLICE_X2Y78          FDCE                                         r  DB_en/count_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  DB_en/count_n_reg[3]/Q
                         net (fo=2, routed)           0.149     1.827    DB_en/count_n_reg[3]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  DB_en/count_n[0]_i_5/O
                         net (fo=1, routed)           0.000     1.872    DB_en/count_n[0]_i_5_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.936 r  DB_en/count_n_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.936    DB_en/count_n_reg[0]_i_2_n_4
    SLICE_X2Y78          FDCE                                         r  DB_en/count_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     2.030    DB_en/CLK
    SLICE_X2Y78          FDCE                                         r  DB_en/count_n_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.134     1.647    DB_en/count_n_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 DB_en/count_n_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB_en/count_n_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    DB_en/CLK
    SLICE_X2Y80          FDCE                                         r  DB_en/count_n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  DB_en/count_n_reg[11]/Q
                         net (fo=2, routed)           0.149     1.829    DB_en/count_n_reg[11]
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  DB_en/count_n[8]_i_2/O
                         net (fo=1, routed)           0.000     1.874    DB_en/count_n[8]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  DB_en/count_n_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    DB_en/count_n_reg[8]_i_1_n_4
    SLICE_X2Y80          FDCE                                         r  DB_en/count_n_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     2.032    DB_en/CLK
    SLICE_X2Y80          FDCE                                         r  DB_en/count_n_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.134     1.649    DB_en/count_n_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     FSM_onehot_cstate_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     FSM_onehot_cstate_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     FSM_onehot_cstate_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     FSM_onehot_cstate_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     FSM_onehot_cstate_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     en_m_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     DB_en/count_n_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     DB_en/count_n_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     DB_en/count_n_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     FSM_onehot_cstate_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.664ns  (logic 4.562ns (42.775%)  route 6.103ns (57.225%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          2.381     3.142    REG2/q_reg[0]_1[0]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124     3.266 f  REG2/m_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.824     4.090    PS_en/m[2]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.124     4.214 r  PS_en/m_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.898     7.112    m_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    10.664 r  m_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.664    m[2]
    J13                                                               r  m[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.609ns  (logic 4.529ns (42.694%)  route 6.079ns (57.306%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          2.191     2.952    REG2/q_reg[0]_1[0]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124     3.076 f  REG2/m_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.034     4.111    PS_en/m[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.235 r  PS_en/m_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.854     7.088    m_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.609 r  m_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.609    m[0]
    H17                                                               r  m[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.585ns  (logic 4.544ns (47.409%)  route 5.041ns (52.591%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          1.686     2.447    REG2/q_reg[0]_1[0]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.571 f  REG2/m_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.739     3.311    PS_en/m[1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  PS_en/m_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.615     6.050    m_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.585 r  m_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.585    m[1]
    K15                                                               r  m[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.500ns  (logic 4.563ns (48.032%)  route 4.937ns (51.968%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          1.471     2.232    REG2/q_reg[0]_1[0]
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.124     2.356 f  REG2/m_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.950     3.306    PS_en/m[13]
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.124     3.430 r  PS_en/m_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.516     5.946    m_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     9.500 r  m_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.500    m[13]
    V14                                                               r  m[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.445ns  (logic 4.561ns (48.285%)  route 4.885ns (51.715%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          1.875     2.636    REG2/q_reg[0]_1[0]
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.124     2.760 f  REG2/m_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           1.142     3.902    PS_en/m[4]
    SLICE_X1Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.026 r  PS_en/m_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.894    m_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     9.445 r  m_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.445    m[4]
    R18                                                               r  m[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 4.560ns (48.579%)  route 4.826ns (51.421%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          1.839     2.600    REG2/q_reg[0]_1[0]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     2.724 f  REG2/m_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.976     3.700    PS_en/m[3]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.124     3.824 r  PS_en/m_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.011     5.835    m_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     9.386 r  m_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.386    m[3]
    N14                                                               r  m[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 4.564ns (49.156%)  route 4.721ns (50.844%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          1.663     2.424    REG2/q_reg[0]_1[0]
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.124     2.548 f  REG2/m_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.958     3.506    PS_en/m[7]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     3.630 r  PS_en/m_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.100     5.730    m_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.285 r  m_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.285    m[7]
    U16                                                               r  m[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.229ns  (logic 4.557ns (49.373%)  route 4.672ns (50.627%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          1.848     2.609    REG2/q_reg[0]_1[0]
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.124     2.733 f  REG2/m_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           0.875     3.609    PS_en/m[8]
    SLICE_X3Y76          LUT6 (Prop_lut6_I2_O)        0.124     3.733 r  PS_en/m_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.948     5.681    m_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     9.229 r  m_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.229    m[8]
    V16                                                               r  m[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 4.564ns (49.872%)  route 4.587ns (50.128%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          1.867     2.628    REG2/q_reg[0]_1[0]
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.124     2.752 f  REG2/m_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.756     3.507    PS_en/m[6]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124     3.631 r  PS_en/m_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.965     5.596    m_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.151 r  m_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.151    m[6]
    U17                                                               r  m[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            m[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 4.561ns (49.898%)  route 4.579ns (50.102%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  sel_1_reg[0]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  sel_1_reg[0]/Q
                         net (fo=18, routed)          1.317     2.078    REG2/q_reg[0]_1[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     2.202 f  REG2/m_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.963     3.165    PS_en/m[5]
    SLICE_X1Y78          LUT6 (Prop_lut6_I2_O)        0.124     3.289 r  PS_en/m_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.299     5.588    m_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     9.140 r  m_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.140    m[5]
    V17                                                               r  m[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            sel_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.203ns (49.942%)  route 0.203ns (50.058%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sel_2_reg/Q
                         net (fo=48, routed)          0.203     0.361    flag
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.045     0.406 r  sel_2_reg_i_1/O
                         net (fo=1, routed)           0.000     0.406    sel_2
    SLICE_X5Y81          LDCE                                         r  sel_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            m[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.455ns (62.971%)  route 0.856ns (37.029%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sel_2_reg/Q
                         net (fo=48, routed)          0.321     0.479    PS_en/flag
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.045     0.524 r  PS_en/m_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.535     1.059    m_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.311 r  m_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.311    m[12]
    V15                                                               r  m[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            m[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.435ns (61.650%)  route 0.893ns (38.350%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sel_2_reg/Q
                         net (fo=48, routed)          0.370     0.528    PS_en/flag
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.045     0.573 r  PS_en/m_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.523     1.096    m_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.328 r  m_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.328    m[11]
    T16                                                               r  m[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            m[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.455ns (61.890%)  route 0.896ns (38.110%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sel_2_reg/Q
                         net (fo=48, routed)          0.471     0.629    PS_en/flag
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.045     0.674 r  PS_en/m_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.099    m_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.352 r  m_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.352    m[4]
    R18                                                               r  m[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            m[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.451ns (59.586%)  route 0.984ns (40.414%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sel_2_reg/Q
                         net (fo=48, routed)          0.505     0.663    PS_en/flag
    SLICE_X3Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.708 r  PS_en/m_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.479     1.187    m_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.436 r  m_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.436    m[8]
    V16                                                               r  m[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            m[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.456ns (58.134%)  route 1.049ns (41.866%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sel_2_reg/Q
                         net (fo=48, routed)          0.398     0.556    PS_en/flag
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.045     0.601 r  PS_en/m_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.650     1.252    m_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.505 r  m_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.505    m[10]
    U14                                                               r  m[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            m[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.458ns (58.185%)  route 1.048ns (41.815%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sel_2_reg/Q
                         net (fo=48, routed)          0.339     0.497    PS_en/flag
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.045     0.542 r  PS_en/m_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.709     1.251    m_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.505 r  m_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.505    m[13]
    V14                                                               r  m[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            m[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.455ns (56.219%)  route 1.133ns (43.781%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sel_2_reg/Q
                         net (fo=48, routed)          0.531     0.689    PS_en/flag
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.045     0.734 r  PS_en/m_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.602     1.336    m_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.589 r  m_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.589    m[5]
    V17                                                               r  m[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            m[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.459ns (55.717%)  route 1.159ns (44.283%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sel_2_reg/Q
                         net (fo=48, routed)          0.673     0.831    PS_en/flag
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.876 r  PS_en/m_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.486     1.362    m_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.618 r  m_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.618    m[6]
    U17                                                               r  m[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_2_reg/G
                            (positive level-sensitive latch)
  Destination:            m[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.503ns (57.262%)  route 1.122ns (42.738%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  sel_2_reg/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  sel_2_reg/Q
                         net (fo=48, routed)          0.545     0.703    REG2/flag
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.045     0.748 f  REG2/m_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.145     0.893    PS_en/m[9]
    SLICE_X3Y76          LUT6 (Prop_lut6_I2_O)        0.045     0.938 r  PS_en/m_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.370    m_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.625 r  m_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.625    m[9]
    T15                                                               r  m[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.832ns  (logic 7.443ns (58.006%)  route 5.389ns (41.994%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  alu1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.379    alu1/p_2_out_carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.601 r  alu1/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.647     8.247    REG3/data0[3]
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.299     8.546 r  REG3/p_2_out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.546    alu2/p_2_out_carry__0_i_4__1[0]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.078 r  alu2/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.078    alu2/p_2_out_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.412 r  alu2/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.577     9.989    REG4/data0_0[8]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.303    10.292 r  REG4/p_2_out_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.292    alu3/q_reg[9][1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.842 r  alu3/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.842    alu3/p_2_out_carry__1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.064 r  alu3/p_2_out_carry__2/O[0]
                         net (fo=2, routed)           0.866    11.930    PS_en/data0[10]
    SLICE_X1Y80          LUT6 (Prop_lut6_I1_O)        0.299    12.229 r  PS_en/m_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.360    14.589    m_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    18.142 r  m_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.142    m[10]
    U14                                                               r  m[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.629ns  (logic 7.538ns (59.689%)  route 5.091ns (40.311%))
  Logic Levels:           11  (CARRY4=6 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  alu1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.379    alu1/p_2_out_carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.601 r  alu1/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.647     8.247    REG3/data0[3]
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.299     8.546 r  REG3/p_2_out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.546    alu2/p_2_out_carry__0_i_4__1[0]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.078 r  alu2/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.078    alu2/p_2_out_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.412 r  alu2/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.577     9.989    REG4/data0_0[8]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.303    10.292 r  REG4/p_2_out_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    10.292    alu3/q_reg[9][1]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.842 r  alu3/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.842    alu3/p_2_out_carry__1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.176 r  alu3/p_2_out_carry__2/O[1]
                         net (fo=2, routed)           0.832    12.009    PS_en/data0[11]
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.303    12.312 r  PS_en/m_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.096    14.408    m_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    17.939 r  m_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.939    m[11]
    T16                                                               r  m[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.586ns  (logic 7.302ns (58.018%)  route 5.284ns (41.982%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.710     5.313    REG2/CLK
    SLICE_X5Y78          FDCE                                         r  REG2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 r  REG2/q_reg[4]/Q
                         net (fo=3, routed)           1.097     6.866    REG2/Q[4]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.990 r  REG2/p_2_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.990    alu1/p_2_out_carry__0_i_4__0[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  alu1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.522    alu1/p_2_out_carry__0_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.744 r  alu1/p_2_out_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.390    REG3/data0[7]
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.299     8.689 r  REG3/p_2_out_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     8.689    alu2/p_2_out_carry__1_i_4__1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  alu2/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.221    alu2/p_2_out_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.555 r  alu2/p_2_out_carry__2/O[1]
                         net (fo=1, routed)           0.719    10.275    REG4/data0_0[12]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.303    10.578 r  REG4/p_2_out_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    10.578    alu3/S[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.218 r  alu3/p_2_out_carry__2/O[3]
                         net (fo=2, routed)           0.305    11.523    PS_en/data0[13]
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.306    11.829 r  PS_en/m_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.516    14.345    m_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    17.899 r  m_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.899    m[13]
    V14                                                               r  m[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.370ns  (logic 7.062ns (57.090%)  route 5.308ns (42.910%))
  Logic Levels:           9  (CARRY4=4 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.813 r  alu3/p_2_out_carry__0/O[3]
                         net (fo=2, routed)           0.709    11.522    PS_en/data0[5]
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.306    11.828 r  PS_en/m_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.299    14.127    m_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    17.679 r  m_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.679    m[5]
    V17                                                               r  m[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.294ns  (logic 7.306ns (59.427%)  route 4.988ns (40.573%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.723 r  alu3/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    alu3/p_2_out_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.057 r  alu3/p_2_out_carry__1/O[1]
                         net (fo=2, routed)           0.589    11.646    PS_en/data0[7]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.303    11.949 r  PS_en/m_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.100    14.049    m_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    17.604 r  m_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.604    m[7]
    U16                                                               r  m[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.160ns  (logic 7.236ns (59.503%)  route 4.924ns (40.497%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.710     5.313    REG2/CLK
    SLICE_X5Y78          FDCE                                         r  REG2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 r  REG2/q_reg[4]/Q
                         net (fo=3, routed)           1.097     6.866    REG2/Q[4]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.990 r  REG2/p_2_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.990    alu1/p_2_out_carry__0_i_4__0[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  alu1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.522    alu1/p_2_out_carry__0_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.744 r  alu1/p_2_out_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.390    REG3/data0[7]
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.299     8.689 r  REG3/p_2_out_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     8.689    alu2/p_2_out_carry__1_i_4__1[0]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  alu2/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.221    alu2/p_2_out_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.555 r  alu2/p_2_out_carry__2/O[1]
                         net (fo=1, routed)           0.719    10.275    REG4/data0_0[12]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.303    10.578 r  REG4/p_2_out_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    10.578    alu3/S[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.158 r  alu3/p_2_out_carry__2/O[2]
                         net (fo=2, routed)           0.356    11.513    PS_en/data0[12]
    SLICE_X1Y80          LUT6 (Prop_lut6_I1_O)        0.302    11.815 r  PS_en/m_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.106    13.921    m_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    17.473 r  m_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.473    m[12]
    V15                                                               r  m[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.020ns  (logic 7.203ns (59.919%)  route 4.818ns (40.081%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.723 r  alu3/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    alu3/p_2_out_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.962 r  alu3/p_2_out_carry__1/O[2]
                         net (fo=2, routed)           0.570    11.532    PS_en/data0[8]
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.302    11.834 r  PS_en/m_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.948    13.783    m_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    17.330 r  m_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.330    m[8]
    V16                                                               r  m[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.939ns  (logic 7.287ns (61.039%)  route 4.651ns (38.961%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.723 r  alu3/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    alu3/p_2_out_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.036 r  alu3/p_2_out_carry__1/O[3]
                         net (fo=2, routed)           0.457    11.493    PS_en/data0[9]
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.306    11.799 r  PS_en/m_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.895    13.694    m_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    17.248 r  m_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.248    m[9]
    T15                                                               r  m[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.919ns  (logic 7.190ns (60.326%)  route 4.729ns (39.674%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.151 r  alu2/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.719     9.870    REG4/data0_0[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.303    10.173 r  REG4/p_2_out_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    10.173    alu3/q_reg[5][1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.723 r  alu3/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    alu3/p_2_out_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.945 r  alu3/p_2_out_carry__1/O[0]
                         net (fo=2, routed)           0.464    11.409    PS_en/data0[6]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.299    11.708 r  PS_en/m_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.965    13.673    m_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    17.228 r  m_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.228    m[6]
    U17                                                               r  m[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.913ns  (logic 6.547ns (54.956%)  route 5.366ns (45.044%))
  Logic Levels:           9  (CARRY4=4 LUT2=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.310    REG2/CLK
    SLICE_X5Y77          FDCE                                         r  REG2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  REG2/q_reg[1]/Q
                         net (fo=3, routed)           0.939     6.705    REG2/Q[1]
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.829 r  REG2/p_2_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.829    alu1/p_2_out_carry_0[0]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.469 r  alu1/p_2_out_carry/O[3]
                         net (fo=1, routed)           0.641     8.110    REG3/data0[2]
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  REG3/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.416    alu2/p_2_out_carry_0[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.817 r  alu2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.817    alu2/p_2_out_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.039 r  alu2/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.582     9.621    REG4/data0_0[3]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.299     9.920 r  REG4/p_2_out_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.920    alu3/q_reg[5][0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.167 r  alu3/p_2_out_carry__0/O[0]
                         net (fo=2, routed)           0.306    10.473    PS_en/data0[2]
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.299    10.772 r  PS_en/m_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.898    13.670    m_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    17.222 r  m_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.222    m[2]
    J13                                                               r  m[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_nstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.234%)  route 0.129ns (47.766%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[1]/Q
                         net (fo=6, routed)           0.129     1.787    FSM_onehot_cstate_reg_n_0_[1]
    SLICE_X4Y82          LDCE                                         r  FSM_onehot_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.076%)  route 0.130ns (47.924%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[2]/Q
                         net (fo=6, routed)           0.130     1.788    FSM_onehot_cstate_reg_n_0_[2]
    SLICE_X3Y81          LDCE                                         r  en_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_nstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.901%)  route 0.196ns (58.099%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[2]/Q
                         net (fo=6, routed)           0.196     1.854    FSM_onehot_cstate_reg_n_0_[2]
    SLICE_X3Y81          LDCE                                         r  FSM_onehot_nstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.127%)  route 0.210ns (59.873%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[1]/Q
                         net (fo=6, routed)           0.210     1.869    FSM_onehot_cstate_reg_n_0_[1]
    SLICE_X5Y82          LDCE                                         r  en_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.141ns (35.100%)  route 0.261ns (64.900%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[3]/Q
                         net (fo=7, routed)           0.261     1.919    FSM_onehot_cstate_reg_n_0_[3]
    SLICE_X3Y81          LDCE                                         r  en_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_nstate_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.141ns (30.521%)  route 0.321ns (69.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[3]/Q
                         net (fo=7, routed)           0.321     1.979    FSM_onehot_cstate_reg_n_0_[3]
    SLICE_X3Y81          LDCE                                         r  FSM_onehot_nstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.803%)  route 0.281ns (60.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[2]/Q
                         net (fo=6, routed)           0.281     1.940    FSM_onehot_cstate_reg_n_0_[2]
    SLICE_X5Y81          LUT5 (Prop_lut5_I1_O)        0.045     1.985 r  sel_2_reg_i_1/O
                         net (fo=1, routed)           0.000     1.985    sel_2
    SLICE_X5Y81          LDCE                                         r  sel_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_nstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.271%)  route 0.357ns (65.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDPE                                         r  FSM_onehot_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[0]/Q
                         net (fo=3, routed)           0.290     1.949    FSM_onehot_cstate_reg_n_0_[0]
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.994 r  FSM_onehot_nstate_reg[1]_i_1/O
                         net (fo=2, routed)           0.066     2.060    FSM_onehot_nstate_reg[1]_i_1_n_0
    SLICE_X4Y82          LDCE                                         r  FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.186ns (30.846%)  route 0.417ns (69.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDPE                                         r  FSM_onehot_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[0]/Q
                         net (fo=3, routed)           0.290     1.949    FSM_onehot_cstate_reg_n_0_[0]
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.994 r  FSM_onehot_nstate_reg[1]_i_1/O
                         net (fo=2, routed)           0.127     2.120    FSM_onehot_nstate_reg[1]_i_1_n_0
    SLICE_X5Y82          LDCE                                         r  en_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.189ns (29.634%)  route 0.449ns (70.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  FSM_onehot_cstate_reg[2]/Q
                         net (fo=6, routed)           0.281     1.940    FSM_onehot_cstate_reg_n_0_[2]
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.048     1.988 r  sel_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.167     2.155    sel_1__0[1]
    SLICE_X5Y82          LDCE                                         r  sel_1_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            DB_en/count_n_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.309ns  (logic 1.631ns (22.316%)  route 5.678ns (77.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.387     7.309    DB_en/rstn
    SLICE_X2Y79          FDCE                                         f  DB_en/count_n_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.594     5.017    DB_en/CLK
    SLICE_X2Y79          FDCE                                         r  DB_en/count_n_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            DB_en/count_n_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.309ns  (logic 1.631ns (22.316%)  route 5.678ns (77.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.387     7.309    DB_en/rstn
    SLICE_X2Y79          FDCE                                         f  DB_en/count_n_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.594     5.017    DB_en/CLK
    SLICE_X2Y79          FDCE                                         r  DB_en/count_n_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            DB_en/count_n_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.309ns  (logic 1.631ns (22.316%)  route 5.678ns (77.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.387     7.309    DB_en/rstn
    SLICE_X2Y79          FDPE                                         f  DB_en/count_n_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.594     5.017    DB_en/CLK
    SLICE_X2Y79          FDPE                                         r  DB_en/count_n_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            DB_en/count_n_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.309ns  (logic 1.631ns (22.316%)  route 5.678ns (77.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.387     7.309    DB_en/rstn
    SLICE_X2Y79          FDCE                                         f  DB_en/count_n_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.594     5.017    DB_en/CLK
    SLICE_X2Y79          FDCE                                         r  DB_en/count_n_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            en_m_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.309ns  (logic 1.631ns (22.316%)  route 5.678ns (77.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.387     7.309    DB_en_n_1
    SLICE_X3Y79          FDCE                                         f  en_m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.594     5.017    clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  en_m_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            REG2/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.254ns  (logic 1.631ns (22.483%)  route 5.623ns (77.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.333     7.254    REG2/q_reg[15]_2
    SLICE_X7Y77          FDCE                                         f  REG2/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589     5.012    REG2/CLK
    SLICE_X7Y77          FDCE                                         r  REG2/q_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            REG2/q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.254ns  (logic 1.631ns (22.483%)  route 5.623ns (77.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.333     7.254    REG2/q_reg[15]_2
    SLICE_X6Y77          FDCE                                         f  REG2/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589     5.012    REG2/CLK
    SLICE_X6Y77          FDCE                                         r  REG2/q_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            REG2/q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.254ns  (logic 1.631ns (22.483%)  route 5.623ns (77.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.333     7.254    REG2/q_reg[15]_2
    SLICE_X6Y77          FDCE                                         f  REG2/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589     5.012    REG2/CLK
    SLICE_X6Y77          FDCE                                         r  REG2/q_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            REG2/q_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.254ns  (logic 1.631ns (22.483%)  route 5.623ns (77.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.333     7.254    REG2/q_reg[15]_2
    SLICE_X6Y77          FDCE                                         f  REG2/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589     5.012    REG2/CLK
    SLICE_X6Y77          FDCE                                         r  REG2/q_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            REG2/q_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.254ns  (logic 1.631ns (22.483%)  route 5.623ns (77.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.291     4.798    DB_en/rstn_IBUF
    SLICE_X0Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  DB_en/y_i_2/O
                         net (fo=114, routed)         2.333     7.254    REG2/q_reg[15]_2
    SLICE_X6Y77          FDCE                                         f  REG2/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589     5.012    REG2/CLK
    SLICE_X6Y77          FDCE                                         r  REG2/q_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_nstate_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_cstate_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          LDCE                         0.000     0.000 r  FSM_onehot_nstate_reg[4]/G
    SLICE_X3Y81          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM_onehot_nstate_reg[4]/Q
                         net (fo=1, routed)           0.110     0.330    FSM_onehot_nstate_reg_n_0_[4]
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[4]/C

Slack:                    inf
  Source:                 FSM_onehot_nstate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_cstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.220ns (65.429%)  route 0.116ns (34.571%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          LDCE                         0.000     0.000 r  FSM_onehot_nstate_reg[3]/G
    SLICE_X3Y81          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM_onehot_nstate_reg[3]/Q
                         net (fo=1, routed)           0.116     0.336    FSM_onehot_nstate_reg_n_0_[3]
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[3]/C

Slack:                    inf
  Source:                 FSM_onehot_nstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_cstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.220ns (65.051%)  route 0.118ns (34.949%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          LDCE                         0.000     0.000 r  FSM_onehot_nstate_reg[1]/G
    SLICE_X4Y82          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM_onehot_nstate_reg[1]/Q
                         net (fo=1, routed)           0.118     0.338    FSM_onehot_nstate_reg_n_0_[1]
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  FSM_onehot_cstate_reg[1]/C

Slack:                    inf
  Source:                 en_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            REG3/q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.220ns (61.782%)  route 0.136ns (38.218%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          LDCE                         0.000     0.000 r  en_buffer_reg[2]/G
    SLICE_X3Y81          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  en_buffer_reg[2]/Q
                         net (fo=16, routed)          0.136     0.356    REG3/q_reg[15]_0[0]
    SLICE_X4Y80          FDCE                                         r  REG3/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     2.029    REG3/CLK
    SLICE_X4Y80          FDCE                                         r  REG3/q_reg[11]/C

Slack:                    inf
  Source:                 en_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            REG3/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.220ns (61.782%)  route 0.136ns (38.218%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          LDCE                         0.000     0.000 r  en_buffer_reg[2]/G
    SLICE_X3Y81          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  en_buffer_reg[2]/Q
                         net (fo=16, routed)          0.136     0.356    REG3/q_reg[15]_0[0]
    SLICE_X4Y80          FDCE                                         r  REG3/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     2.029    REG3/CLK
    SLICE_X4Y80          FDCE                                         r  REG3/q_reg[13]/C

Slack:                    inf
  Source:                 en_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            REG3/q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.220ns (61.782%)  route 0.136ns (38.218%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          LDCE                         0.000     0.000 r  en_buffer_reg[2]/G
    SLICE_X3Y81          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  en_buffer_reg[2]/Q
                         net (fo=16, routed)          0.136     0.356    REG3/q_reg[15]_0[0]
    SLICE_X4Y80          FDCE                                         r  REG3/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     2.029    REG3/CLK
    SLICE_X4Y80          FDCE                                         r  REG3/q_reg[14]/C

Slack:                    inf
  Source:                 en_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            REG3/q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.220ns (61.782%)  route 0.136ns (38.218%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          LDCE                         0.000     0.000 r  en_buffer_reg[2]/G
    SLICE_X3Y81          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  en_buffer_reg[2]/Q
                         net (fo=16, routed)          0.136     0.356    REG3/q_reg[15]_0[0]
    SLICE_X4Y80          FDCE                                         r  REG3/q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     2.029    REG3/CLK
    SLICE_X4Y80          FDCE                                         r  REG3/q_reg[15]/C

Slack:                    inf
  Source:                 en_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            REG2/q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.220ns (60.987%)  route 0.141ns (39.013%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  en_buffer_reg[1]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  en_buffer_reg[1]/Q
                         net (fo=16, routed)          0.141     0.361    REG2/q_reg[15]_1[0]
    SLICE_X5Y80          FDCE                                         r  REG2/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     2.029    REG2/CLK
    SLICE_X5Y80          FDCE                                         r  REG2/q_reg[12]/C

Slack:                    inf
  Source:                 en_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            REG2/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.220ns (60.987%)  route 0.141ns (39.013%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  en_buffer_reg[1]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  en_buffer_reg[1]/Q
                         net (fo=16, routed)          0.141     0.361    REG2/q_reg[15]_1[0]
    SLICE_X5Y80          FDCE                                         r  REG2/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     2.029    REG2/CLK
    SLICE_X5Y80          FDCE                                         r  REG2/q_reg[13]/C

Slack:                    inf
  Source:                 en_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            REG2/q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.220ns (60.987%)  route 0.141ns (39.013%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  en_buffer_reg[1]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  en_buffer_reg[1]/Q
                         net (fo=16, routed)          0.141     0.361    REG2/q_reg[15]_1[0]
    SLICE_X5Y80          FDCE                                         r  REG2/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     2.029    REG2/CLK
    SLICE_X5Y80          FDCE                                         r  REG2/q_reg[14]/C





