
---------- Begin Simulation Statistics ----------
final_tick                               574646757000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65156                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702668                       # Number of bytes of host memory used
host_op_rate                                    65373                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9400.91                       # Real time elapsed on the host
host_tick_rate                               61126739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612529862                       # Number of instructions simulated
sim_ops                                     614567447                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.574647                       # Number of seconds simulated
sim_ticks                                574646757000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.215987                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80812786                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92658226                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9060510                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125284634                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10538656                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10820487                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          281831                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159820011                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061783                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018209                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5979879                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143201029                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16187961                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058500                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58081018                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580266831                       # Number of instructions committed
system.cpu0.commit.committedOps             581286321                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1052287671                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552402                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309821                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    765927422     72.79%     72.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    174879564     16.62%     89.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40326568      3.83%     93.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36379279      3.46%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11108877      1.06%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4175229      0.40%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1318954      0.13%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1983817      0.19%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16187961      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1052287671                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887206                       # Number of function calls committed.
system.cpu0.commit.int_insts                561265535                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949034                       # Number of loads committed
system.cpu0.commit.membars                    2037590                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037596      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322216986     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967235     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910863     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581286321                       # Class of committed instruction
system.cpu0.commit.refs                     251878122                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580266831                       # Number of Instructions Simulated
system.cpu0.committedOps                    581286321                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.965605                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.965605                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            146437345                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3093791                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79294375                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             657221104                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               456015153                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                451713277                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5986233                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4829841                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3162564                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159820011                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                115994070                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    604721028                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3527196                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     676986060                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               18133728                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140122                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         449526575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          91351442                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.593548                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1063314572                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640175                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               586344303     55.14%     55.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               348356913     32.76%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                77573340      7.30%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                39226941      3.69%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5343115      0.50%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3734274      0.35%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  692430      0.07%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021846      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021410      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1063314572                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                       77260778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6051776                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148972157                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538202                       # Inst execution rate
system.cpu0.iew.exec_refs                   268409910                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74899210                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              122779977                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            200913823                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2211116                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2603062                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78841098                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          639348765                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193510700                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5334853                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            613859441                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                827516                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2501112                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5986233                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4312416                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        55115                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8366019                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29345                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7360                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2386737                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20964789                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6912010                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7360                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       983523                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5068253                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                251505630                       # num instructions consuming a value
system.cpu0.iew.wb_count                    608033873                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.884934                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222565867                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533094                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     608076650                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               749569389                       # number of integer regfile reads
system.cpu0.int_regfile_writes              388775655                       # number of integer regfile writes
system.cpu0.ipc                              0.508749                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508749                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038464      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            340814395     55.04%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138129      0.67%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018061      0.16%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196333291     31.71%     87.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74851905     12.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             619194295                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           49                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                98                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1186270                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001916                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 199447     16.81%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                896585     75.58%     92.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                90236      7.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             618342049                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2302951383                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    608033824                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        697417776                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 632729404                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                619194295                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6619361                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58062440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            62054                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3560861                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     32206776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1063314572                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.582325                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800130                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          611648302     57.52%     57.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          315977952     29.72%     87.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111833298     10.52%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18504743      1.74%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3512377      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1265093      0.12%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             402349      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             117213      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53245      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1063314572                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542879                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16428526                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2911504                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           200913823                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78841098                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    884                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1140575350                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8718577                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              133443714                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370558889                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5341797                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               463277509                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3705191                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13157                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            792079293                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             648649052                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          416959842                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                446256364                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4230637                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5986233                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14262673                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46400945                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       792079253                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88079                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2880                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12978467                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2872                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1675456077                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1289769681                       # The number of ROB writes
system.cpu0.timesIdled                       14441335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  851                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.790581                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4393700                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5954283                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           802973                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7604077                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            207923                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         361329                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          153406                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8511921                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3193                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017923                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           476478                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095573                       # Number of branches committed
system.cpu1.commit.bw_lim_events               744327                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4139999                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263031                       # Number of instructions committed
system.cpu1.commit.committedOps              33281126                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    180866465                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184009                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.837800                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    166743652     92.19%     92.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7170603      3.96%     96.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2424794      1.34%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2085487      1.15%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       523371      0.29%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       155330      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       952583      0.53%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        66318      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       744327      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    180866465                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320808                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047794                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248612                       # Number of loads committed
system.cpu1.commit.membars                    2035965                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035965      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082652     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266535     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895836      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281126                       # Class of committed instruction
system.cpu1.commit.refs                      12162383                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263031                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281126                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.633926                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.633926                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            160924495                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               329714                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4253372                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39204138                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5071934                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12874810                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                476690                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               576206                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2280092                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8511921                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5075224                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    175312068                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                49035                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39870914                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1606370                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046829                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5512767                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4601623                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.219351                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         181628021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.225127                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.664886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               157157063     86.53%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14047371      7.73%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6108943      3.36%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2841356      1.56%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1270118      0.70%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  199983      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2924      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      51      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     212      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           181628021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         139505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              502443                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7619078                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.197788                       # Inst execution rate
system.cpu1.iew.exec_refs                    12893687                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944374                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139858277                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10206665                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018568                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           316445                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2973354                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37413424                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9949313                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           579243                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35951404                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                962922                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1624059                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                476690                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3669923                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12533                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          125749                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3841                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          271                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       958053                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        59583                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           173                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        88494                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        413949                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20619868                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35700689                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.885272                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18254202                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.196409                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35707801                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44225457                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24313165                       # number of integer regfile writes
system.cpu1.ipc                              0.177496                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177496                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036066      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21530425     58.94%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11030155     30.19%     94.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933861      5.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36530647                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1073460                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029385                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171466     15.97%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                812740     75.71%     91.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                89252      8.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35568027                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         255813477                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35700677                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41545829                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34358683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36530647                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054741                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4132297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            50728                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           320                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1616485                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    181628021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.201129                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658412                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          159232426     87.67%     87.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14509147      7.99%     95.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4476554      2.46%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1522856      0.84%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1379960      0.76%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             194805      0.11%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             205813      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              80599      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25861      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      181628021                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.200975                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6152361                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          523560                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10206665                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2973354                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       181767526                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   967519358                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              150502443                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412841                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6542826                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6268202                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1401638                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8552                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47280725                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38369812                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26456048                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13463295                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2815894                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                476690                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10884795                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4043207                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47280713                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32596                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               576                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12964780                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           576                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   217542951                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75604688                       # The number of ROB writes
system.cpu1.timesIdled                           1759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2916436                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               464327                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3519133                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 50                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                152983                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4017971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7992856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1108541                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        52199                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33415900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2131538                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66811240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2183737                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2775462                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1639101                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2335658                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            248                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1241911                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1241908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2775462                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           149                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12010225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12010225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    362014144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               362014144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              513                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4018096                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4018096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4018096                       # Request fanout histogram
system.membus.respLayer1.occupancy        20936293624                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15656512138                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   574646757000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   574646757000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    544911562.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   788605314.590006                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       995500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2225245000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   570287464500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4359292500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98228890                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98228890                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98228890                       # number of overall hits
system.cpu0.icache.overall_hits::total       98228890                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17765180                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17765180                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17765180                       # number of overall misses
system.cpu0.icache.overall_misses::total     17765180                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232291963995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232291963995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232291963995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232291963995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    115994070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    115994070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    115994070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    115994070                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.153156                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.153156                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.153156                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.153156                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13075.688735                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13075.688735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13075.688735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13075.688735                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3216                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16746992                       # number of writebacks
system.cpu0.icache.writebacks::total         16746992                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1018155                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1018155                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1018155                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1018155                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16747025                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16747025                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16747025                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16747025                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205836885499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205836885499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205836885499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205836885499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.144378                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.144378                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.144378                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.144378                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12290.952303                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12290.952303                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12290.952303                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12290.952303                       # average overall mshr miss latency
system.cpu0.icache.replacements              16746992                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98228890                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98228890                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17765180                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17765180                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232291963995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232291963995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    115994070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    115994070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.153156                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.153156                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13075.688735                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13075.688735                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1018155                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1018155                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16747025                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16747025                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205836885499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205836885499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.144378                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.144378                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12290.952303                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12290.952303                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999923                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114975495                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16746992                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.865442                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999923                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        248735164                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       248735164                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227902949                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227902949                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227902949                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227902949                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25529543                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25529543                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25529543                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25529543                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 524841496151                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 524841496151                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 524841496151                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 524841496151                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253432492                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253432492                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253432492                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253432492                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100735                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100735                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100735                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100735                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20558.201772                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20558.201772                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20558.201772                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20558.201772                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2601992                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        98235                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            63229                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1129                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.151877                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.010629                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15596529                       # number of writebacks
system.cpu0.dcache.writebacks::total         15596529                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10326438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10326438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10326438                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10326438                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15203105                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15203105                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15203105                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15203105                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 250676185505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 250676185505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 250676185505                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 250676185505                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059989                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059989                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059989                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059989                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16488.486102                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16488.486102                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16488.486102                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16488.486102                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15596529                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163746046                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163746046                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18777411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18777411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 342981907500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 342981907500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182523457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182523457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102877                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102877                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18265.665458                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18265.665458                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6455651                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6455651                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12321760                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12321760                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 180391176500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 180391176500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067508                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067508                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14640.049514                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14640.049514                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64156903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64156903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6752132                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6752132                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 181859588651                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 181859588651                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70909035                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70909035                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095222                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095222                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26933.654237                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26933.654237                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3870787                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3870787                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2881345                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2881345                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  70285009005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  70285009005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040634                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040634                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24393.125087                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24393.125087                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1505                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1505                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          411                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          411                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6098000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6098000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.214509                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.214509                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14836.982968                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14836.982968                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          395                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          395                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       924000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       924000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008351                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008351                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        57750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        57750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       708000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       708000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1843                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1843                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076506                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076506                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5021.276596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5021.276596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       568000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       568000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.076506                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.076506                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4028.368794                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4028.368794                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612284                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612284                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405925                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405925                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31413623000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31413623000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398666                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398666                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77387.751432                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77387.751432                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405925                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405925                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31007698000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31007698000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398666                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398666                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76387.751432                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76387.751432                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970249                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244127351                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15608807                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.640359                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970249                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999070                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999070                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524517759                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524517759                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16709263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14595057                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              299627                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31604676                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16709263                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14595057                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                729                       # number of overall hits
system.l2.overall_hits::.cpu1.data             299627                       # number of overall hits
system.l2.overall_hits::total                31604676                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37759                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            999895                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            748243                       # number of demand (read+write) misses
system.l2.demand_misses::total                1787106                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37759                       # number of overall misses
system.l2.overall_misses::.cpu0.data           999895                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1209                       # number of overall misses
system.l2.overall_misses::.cpu1.data           748243                       # number of overall misses
system.l2.overall_misses::total               1787106                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3332390000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95940476418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    108464499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  75382191478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174763522395                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3332390000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95940476418                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    108464499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  75382191478                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174763522395                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16747022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15594952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            1938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1047870                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33391782                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16747022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15594952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           1938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1047870                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33391782                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.064117                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.623839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.714061                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053519                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.064117                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.623839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.714061                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053519                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88254.191054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95950.551226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89714.225806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100745.602001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97791.357869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88254.191054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95950.551226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89714.225806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100745.602001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97791.357869                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              28217                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       638                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.227273                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1677972                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1639102                       # number of writebacks
system.l2.writebacks::total                   1639102                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          85576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          33733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              119416                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         85576                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         33733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             119416                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       914319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       714510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1667690                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       914319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       714510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2397842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4065532                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2949969000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  80593573929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     95735499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  65280977484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 148920255912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2949969000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  80593573929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     95735499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  65280977484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 200246931952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 349167187864                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.616099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.681869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.616099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.681869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.121752                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78317.067991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88146.012419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80180.484925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91364.679968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89297.324990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78317.067991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88146.012419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80180.484925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91364.679968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83511.312235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85884.747153                       # average overall mshr miss latency
system.l2.replacements                        6101583                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4253732                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4253732                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4253732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4253732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29050396                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29050396                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29050396                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29050396                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2397842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2397842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 200246931952                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 200246931952                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83511.312235                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83511.312235                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.481481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.694915                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9696.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6621.951220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       562500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       253500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       816000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.481481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.694915                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20089.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19902.439024                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.809524                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2269.230769                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1735.294118                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        83500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       259500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       343000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.809524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20176.470588                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2583959                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           133167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2717126                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         693963                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         607598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1301561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  66871312965                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60191328492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127062641457                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3277922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       740765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4018687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.211708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.820230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.323877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96361.496168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99064.395360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97623.270409                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        43167                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17872                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            61039                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       650796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       589726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1240522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  56870168971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52617264496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 109487433467                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.198539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.796104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.308688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87385.553954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89223.240108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88259.163052                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16709263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16709992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37759                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3332390000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    108464499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3440854499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16747022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16748960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.623839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88254.191054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89714.225806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88299.489299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1194                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2949969000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     95735499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3045704499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.616099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78317.067991                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80180.484925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78374.321273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12011098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       166460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12177558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       305932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          446577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  29069163453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15190862986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  44260026439                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12317030                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       307105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12624135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.457970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95018.381382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108008.553351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99109.507294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        42409                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15861                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        58270                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       263523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       124784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       388307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  23723404958                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12663712988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36387117946                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.406324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90024.039488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101485.070105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93707.087294                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          364                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               383                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          189                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             209                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2867500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       708500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3576000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          553                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           592                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.341772                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.512821                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.353041                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15171.957672                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        35425                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17110.047847                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           61                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          140                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2757498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       156000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2913498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.253165                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.205128                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19696.414286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19685.797297                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999859                       # Cycle average of tags in use
system.l2.tags.total_refs                    68926434                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6102026                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.295664                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.576424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.135770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.167355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.483749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.632941                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.462132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.306765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 539674762                       # Number of tag accesses
system.l2.tags.data_accesses                539674762                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2410624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58586624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         76416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45761408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    150276608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          257111680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2410624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        76416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2487040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104902464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104902464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         915416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         715022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2348072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4017370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1639101                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1639101                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4194967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101952414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           132979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79633979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    261511278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             447425617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4194967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       132979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4327946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182551216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182551216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182551216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4194967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101952414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          132979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79633979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    261511278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            629976833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1620360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    882427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    700295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2336833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003264109250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98949                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98949                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8090429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1526385                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4017370                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1639101                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4017370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1639101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  58956                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18741                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            177351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            172658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            191423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            279087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            302012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            335844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            389772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            320661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            338134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            258194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           232481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           203001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           207427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           187279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           180297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           182793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            144846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            152599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            194595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67928                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 132286404833                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19792070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            206506667333                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33419.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52169.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2927019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1035390                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4017370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1639101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  976084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1028608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  633937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  406108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  180697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  146403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  121871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  104375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   87399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   70977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  57081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  58667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  34651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 111705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 102028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1616319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.895247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.340155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.186526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       551735     34.14%     34.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       616666     38.15%     72.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       164785     10.20%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        91245      5.65%     88.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        59113      3.66%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27817      1.72%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17008      1.05%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12531      0.78%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75419      4.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1616319                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.002446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.845987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98944     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98949                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.375385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.350021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83012     83.89%     83.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2577      2.60%     86.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8405      8.49%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3194      3.23%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1109      1.12%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              386      0.39%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              166      0.17%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98949                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              253338496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3773184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103700992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               257111680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104902464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       440.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    447.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  574646648000                       # Total gap between requests
system.mem_ctrls.avgGap                     101591.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2410560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56475328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        76416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44818880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    149557312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103700992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4194855.310042235069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 98278337.625770330429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 132979.085097316565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77993792.628329411149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 260259559.769863963127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180460414.570824772120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       915416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       715022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2348072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1639101                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1387141637                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42886760785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     45795772                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35668346048                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 126518623091                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13709063471034                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36827.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46849.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38354.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49884.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53881.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8363769.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5582708880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2967253575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12777786840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3722230620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45361661280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106801641000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130726130880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       307939413075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.876013                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 338734969084                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19188520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 216723267916                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5957908740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3166677030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15485289120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4735881540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45361661280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     142662422070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100527578400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       317897418180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.204929                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 259811573055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19188520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 295646663945                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                153                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           77                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6278704824.675324                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28959661644.420143                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     96.10%     96.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.30%     97.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.30%     98.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.30%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221260308500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             77                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    91186485500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 483460271500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5073026                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5073026                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5073026                       # number of overall hits
system.cpu1.icache.overall_hits::total        5073026                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2198                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2198                       # number of overall misses
system.cpu1.icache.overall_misses::total         2198                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    132365500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    132365500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    132365500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    132365500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5075224                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5075224                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5075224                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5075224                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000433                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000433                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000433                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000433                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60220.882621                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60220.882621                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60220.882621                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60220.882621                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1906                       # number of writebacks
system.cpu1.icache.writebacks::total             1906                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          260                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          260                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          260                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          260                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         1938                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1938                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         1938                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1938                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    119631000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    119631000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    119631000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    119631000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61729.102167                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61729.102167                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61729.102167                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61729.102167                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1906                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5073026                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5073026                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    132365500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    132365500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5075224                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5075224                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000433                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000433                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60220.882621                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60220.882621                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          260                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         1938                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1938                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    119631000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    119631000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61729.102167                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61729.102167                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983071                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5065843                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1906                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2657.839979                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        302862500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983071                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999471                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999471                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10152386                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10152386                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9413055                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9413055                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9413055                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9413055                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2262260                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2262260                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2262260                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2262260                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 147271530788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 147271530788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 147271530788                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 147271530788                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11675315                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11675315                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11675315                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11675315                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193764                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193764                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193764                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193764                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65099.294859                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65099.294859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65099.294859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65099.294859                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       686976                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        55695                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14298                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            572                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.047000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    97.368881                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1046909                       # number of writebacks
system.cpu1.dcache.writebacks::total          1046909                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1627920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1627920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1627920                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1627920                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       634340                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       634340                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       634340                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       634340                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46154666847                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46154666847                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46154666847                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46154666847                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054332                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054332                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054332                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054332                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72760.139432                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72760.139432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72760.139432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72760.139432                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1046909                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8468690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8468690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1311209                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1311209                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  77886773000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  77886773000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9779899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9779899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134072                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134072                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 59400.730928                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59400.730928                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1003883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1003883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       307326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       307326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17637835000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17637835000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 57391.288078                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57391.288078                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       944365                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        944365                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       951051                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       951051                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69384757788                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69384757788                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.501764                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.501764                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72955.874909                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72955.874909                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       624037                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       624037                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       327014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       327014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28516831847                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28516831847                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172529                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172529                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87203.703349                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87203.703349                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6330000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6330000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.303965                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.303965                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45869.565217                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45869.565217                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69822.222222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69822.222222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       828000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       828000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.259861                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.259861                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7392.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7392.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       716000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       716000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259861                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259861                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6392.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6392.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591953                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591953                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425970                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425970                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  34979735500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  34979735500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418470                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418470                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82117.838111                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82117.838111                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425970                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425970                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34553765500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34553765500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418470                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418470                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81117.838111                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81117.838111                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.705740                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11062268                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1060200                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.434133                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        302874000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.705740                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928304                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928304                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26448473                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26448473                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 574646757000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29373829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5892834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29138587                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4462481                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3552949                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             338                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            590                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4043606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4043606                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16748963                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12624867                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          592                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          592                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50241038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46801254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3155322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100203396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2143616832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1996254400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       246016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    134065472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4274182720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9680702                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106544768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         43073300                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078262                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.273420                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39757680     92.30%     92.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3261314      7.57%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  53228      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1078      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           43073300                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66798088700                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23414408442                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25140801887                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1591298251                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2908996                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               897170517000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138186                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704260                       # Number of bytes of host memory used
host_op_rate                                   138523                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6045.68                       # Real time elapsed on the host
host_tick_rate                               53347768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835429022                       # Number of instructions simulated
sim_ops                                     837468014                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.322524                       # Number of seconds simulated
sim_ticks                                322523760000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.827636                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               63922325                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64032694                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4349814                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75101114                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5208                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          21679                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16471                       # Number of indirect misses.
system.cpu0.branchPred.lookups               76727603                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1681                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4347839                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40092103                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9761978                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2829                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      104814060                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175344097                       # Number of instructions committed
system.cpu0.commit.committedOps             175344723                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    616353179                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.284487                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.266800                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    569635362     92.42%     92.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13094979      2.12%     94.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13756315      2.23%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2223727      0.36%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       838334      0.14%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1224334      0.20%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       231947      0.04%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5586203      0.91%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9761978      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    616353179                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10380                       # Number of function calls committed.
system.cpu0.commit.int_insts                174127253                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52399569                       # Number of loads committed
system.cpu0.commit.membars                        994                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1045      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121566590     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52400278     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375458      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175344723                       # Class of committed instruction
system.cpu0.commit.refs                      53775830                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175344097                       # Number of Instructions Simulated
system.cpu0.committedOps                    175344723                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.619585                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.619585                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            446688420                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2028                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55603170                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             302028788                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43565192                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                128164338                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4349748                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4379                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10689341                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   76727603                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66278422                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    561063359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1400850                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     343239720                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8703446                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120893                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68041884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          63927533                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.540814                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         633457039                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.541854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.825233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               389042285     61.42%     61.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               165841801     26.18%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68946538     10.88%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3908689      0.62%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3254565      0.51%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19895      0.00%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2441463      0.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     477      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1326      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           633457039                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1215862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4589736                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52089199                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.502617                       # Inst execution rate
system.cpu0.iew.exec_refs                   154799943                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1484860                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               66844862                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83335077                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2017                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3826474                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2237415                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          278243611                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            153315083                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3788883                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            318997133                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                549711                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            258039564                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4349748                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            258732789                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      9113683                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          148974                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1198                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1730                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30935508                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       861154                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1730                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1391761                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3197975                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190117217                       # num instructions consuming a value
system.cpu0.iew.wb_count                    229264967                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.752565                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143075609                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.361233                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     230105554                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               395611349                       # number of integer regfile reads
system.cpu0.int_regfile_writes              176538071                       # number of integer regfile writes
system.cpu0.ipc                              0.276275                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.276275                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1307      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            165719314     51.34%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1877      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  271      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     51.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           155399594     48.14%     99.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1663331      0.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             322786015                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               327                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   17116442                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.053027                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1025483      5.99%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              16089528     94.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1430      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             339900829                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1299200725                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    229264647                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        381143834                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 278240516                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                322786015                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3095                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      102898891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3055855                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           266                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65224963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    633457039                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.509563                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.173598                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          483131420     76.27%     76.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           76024916     12.00%     88.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29732891      4.69%     92.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12767853      2.02%     94.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17655839      2.79%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            9196420      1.45%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2982899      0.47%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1229500      0.19%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             735301      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      633457039                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.508586                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4942919                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          485615                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83335077                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2237415                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    586                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       634672901                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10374623                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              332526807                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133882296                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11024465                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                50998218                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             110418511                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               272699                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            390778462                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             291276347                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          224032217                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                129042179                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                770364                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4349748                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            116460076                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                90149929                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       390778150                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         80011                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1186                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 58927879                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1171                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   886746877                       # The number of ROB reads
system.cpu0.rob.rob_writes                  577445302                       # The number of ROB writes
system.cpu0.timesIdled                          16185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  262                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.547314                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11132184                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11182807                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1533402                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20422855                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2634                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12194                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9560                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22398600                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          333                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           458                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1533148                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10983727                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2272395                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       34462209                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47555063                       # Number of instructions committed
system.cpu1.commit.committedOps              47555844                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    124865684                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.380856                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.318957                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107434929     86.04%     86.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8283776      6.63%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3985181      3.19%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       965638      0.77%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       566172      0.45%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       726728      0.58%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        88751      0.07%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       542114      0.43%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2272395      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    124865684                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46339730                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10874443                       # Number of loads committed
system.cpu1.commit.membars                       1133                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1133      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35227234     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10874901     22.87%     96.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1452336      3.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47555844                       # Class of committed instruction
system.cpu1.commit.refs                      12327237                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47555063                       # Number of Instructions Simulated
system.cpu1.committedOps                     47555844                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.747285                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.747285                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             74090925                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  263                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9922505                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              90665774                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11682018                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40852786                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1543723                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  984                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2292212                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22398600                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12516354                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    115975759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               376449                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     102793948                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3087954                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.171443                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12941928                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11134818                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.786805                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         130461664                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.787936                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.155910                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                70903676     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34284350     26.28%     80.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15871891     12.17%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5176799      3.97%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2043285      1.57%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   27324      0.02%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2153788      1.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      46      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     505      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           130461664                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         185657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1672507                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14649029                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.521888                       # Inst execution rate
system.cpu1.iew.exec_refs                    17806822                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1628891                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               41351727                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19112882                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1575                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1929246                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2316056                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           81835138                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16177931                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1357767                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             68183234                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                250960                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15119673                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1543723                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15546062                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       170133                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82179                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        10421                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8238439                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       863262                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         10421                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1033349                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        639158                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 51062657                       # num instructions consuming a value
system.cpu1.iew.wb_count                     65580637                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.746427                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38114535                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.501967                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      65891684                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                89862312                       # number of integer regfile reads
system.cpu1.int_regfile_writes               49616775                       # number of integer regfile writes
system.cpu1.ipc                              0.363996                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.363996                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1320      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             51153768     73.56%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1608      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16709910     24.03%     97.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1674235      2.41%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              69541001                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     313733                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004511                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  86647     27.62%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                227020     72.36%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   66      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              69853414                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         269931525                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     65580637                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        116124825                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  81832262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 69541001                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2876                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       34279294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74126                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           292                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     22283327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    130461664                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.533038                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.045992                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           93031823     71.31%     71.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18930237     14.51%     85.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10787202      8.27%     94.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3992301      3.06%     97.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2416933      1.85%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             774220      0.59%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             290760      0.22%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             129439      0.10%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             108749      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      130461664                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.532280                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3596295                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          941711                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19112882                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2316056                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    187                       # number of misc regfile reads
system.cpu1.numCycles                       130647321                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   514305317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               62025556                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35121615                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2848751                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13461027                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8962291                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               209576                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            118459796                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              87512865                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           65890824                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40767631                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                792414                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1543723                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12595755                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                30769209                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       118459796                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         67972                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1205                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8142363                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1201                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   204610952                       # The number of ROB reads
system.cpu1.rob.rob_writes                  169638883                       # The number of ROB writes
system.cpu1.timesIdled                           2264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13552154                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               820241                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14714842                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 91                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                511263                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22448289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      44698405                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       268619                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       167060                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13839660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9203973                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27678941                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9371033                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22430544                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525190                       # Transaction distribution
system.membus.trans_dist::CleanEvict         21725487                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1420                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            429                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15333                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22430546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     67144279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               67144279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1470148096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1470148096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1236                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22447728                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22447728    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22447728                       # Request fanout histogram
system.membus.respLayer1.occupancy       116282586804                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         53235323246                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   322523760000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   322523760000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 44                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    235787386.363636                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   147381181.876237                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    326836000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   317336437500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5187322500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66261466                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66261466                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66261466                       # number of overall hits
system.cpu0.icache.overall_hits::total       66261466                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16956                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16956                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16956                       # number of overall misses
system.cpu0.icache.overall_misses::total        16956                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1039074000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1039074000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1039074000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1039074000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66278422                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66278422                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66278422                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66278422                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000256                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000256                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61280.608634                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61280.608634                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61280.608634                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61280.608634                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2151                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.765957                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15368                       # number of writebacks
system.cpu0.icache.writebacks::total            15368                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1587                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1587                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1587                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1587                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15369                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15369                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15369                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15369                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    940254500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    940254500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    940254500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    940254500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61178.638818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61178.638818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61178.638818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61178.638818                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15368                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66261466                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66261466                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16956                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16956                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1039074000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1039074000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66278422                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66278422                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61280.608634                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61280.608634                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1587                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1587                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15369                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15369                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    940254500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    940254500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61178.638818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61178.638818                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66277253                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15400                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4303.717727                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        132572212                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       132572212                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     48822089                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        48822089                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     48822089                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48822089                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21167025                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21167025                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21167025                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21167025                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1439306561744                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1439306561744                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1439306561744                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1439306561744                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     69989114                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     69989114                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     69989114                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     69989114                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.302433                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.302433                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.302433                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.302433                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67997.584060                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67997.584060                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67997.584060                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67997.584060                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    385776912                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        81967                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          9328728                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1433                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.353646                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.199581                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12663554                       # number of writebacks
system.cpu0.dcache.writebacks::total         12663554                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8501534                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8501534                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8501534                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8501534                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12665491                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12665491                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12665491                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12665491                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 995361242010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 995361242010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 995361242010                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 995361242010                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.180964                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.180964                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.180964                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.180964                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78588.444934                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78588.444934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78588.444934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78588.444934                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12663553                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     47820881                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       47820881                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20793494                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20793494                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1419683909500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1419683909500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     68614375                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68614375                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.303049                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.303049                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68275.389865                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68275.389865                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8173667                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8173667                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12619827                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12619827                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 993226467000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 993226467000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183924                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183924                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78703.651564                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78703.651564                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1001208                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1001208                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       373531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       373531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  19622652244                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19622652244                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374739                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374739                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.271710                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.271710                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52532.861380                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52532.861380                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       327867                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       327867                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45664                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45664                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2134775010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2134775010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033216                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033216                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46749.627934                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46749.627934                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          703                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          703                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6997500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6997500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.185400                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.185400                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43734.375000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43734.375000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          148                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       203500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       203500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013905                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013905                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16958.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16958.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          522                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          522                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       936000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       936000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.303071                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.303071                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4123.348018                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4123.348018                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       709000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       709000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.303071                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.303071                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3123.348018                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3123.348018                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          104                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          104                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       423500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       423500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.135948                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.135948                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4072.115385                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4072.115385                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          103                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          103                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       319500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       319500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.134641                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.134641                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3101.941748                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3101.941748                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998493                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           61491734                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12664327                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.855507                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998493                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999953                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        152647277                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       152647277                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2141235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 769                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              341031                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2488229                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5194                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2141235                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                769                       # number of overall hits
system.l2.overall_hits::.cpu1.data             341031                       # number of overall hits
system.l2.overall_hits::total                 2488229                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10175                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10521821                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            812914                       # number of demand (read+write) misses
system.l2.demand_misses::total               11346575                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10175                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10521821                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1665                       # number of overall misses
system.l2.overall_misses::.cpu1.data           812914                       # number of overall misses
system.l2.overall_misses::total              11346575                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    860282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 946782039829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    148689499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85300118106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1033091129434                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    860282000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 946782039829                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    148689499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85300118106                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1033091129434                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12663056                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1153945                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13834804                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12663056                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1153945                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13834804                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.662047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.830907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.684059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.704465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.820147                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.662047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.830907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.684059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.704465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.820147                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84548.599509                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89982.716854                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89303.002402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104931.294216                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91048.719938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84548.599509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89982.716854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89303.002402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104931.294216                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91048.719938                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             209491                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      8513                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.608364                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10744924                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              525189                       # number of writebacks
system.l2.writebacks::total                    525189                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         973171                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          44730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1017974                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        973171                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         44730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1017974                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9548650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       768184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10328601                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9548650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       768184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12311773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22640374                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    755526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 797906520861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    131711999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  74870113127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 873663872487                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    755526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 797906520861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    131711999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  74870113127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 883411355543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1757075228030                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.657622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.754056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.682005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.665702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.746566                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.657622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.754056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.682005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.665702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.636480                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74752.795093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83562.233495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79344.577711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97463.775771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84586.854743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74752.795093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83562.233495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79344.577711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97463.775771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71753.382355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77608.047819                       # average overall mshr miss latency
system.l2.replacements                       31364896                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       600386                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           600386                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       600386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       600386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12971172                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12971172                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12971172                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12971172                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12311773                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12311773                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 883411355543                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 883411355543                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71753.382355                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71753.382355                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             333                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              81                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  414                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           454                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                598                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10102000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2935000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     13037000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          787                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1012                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.576874                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.640000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.590909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 22251.101322                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 20381.944444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21801.003344                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          454                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           596                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9024000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2895500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11919500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.576874                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.631111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.588933                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19876.651982                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20390.845070                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19999.161074                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       301500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       321000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20062.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            22253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            19402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41655                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          22210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42381                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1783791493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1636775497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3420566990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.499516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.509716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.504320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80314.790320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81144.985226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80709.916944                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13617                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13446                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27063                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         8593                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         6725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    845981496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    710915499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1556896995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.169939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.182279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98450.075177                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105712.341859                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101638.398942                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           769                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    860282000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    148689499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1008971499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.662047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.684059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.665056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84548.599509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89303.002402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85217.187416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    755526500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    131711999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    887238499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.657622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.682005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.660956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74752.795093                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79344.577711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75400.569304                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2118982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       321629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2440611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10499611                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       792743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11292354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 944998248336                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  83663342609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1028661590945                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12618593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1114372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13732965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.832075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.711381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.822281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90003.167578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105536.526477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91093.636539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       959554                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        31284                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       990838                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9540057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       761459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10301516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 797060539365                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  74159197628                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 871219736993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.756032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.683308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.750131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83548.823594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97390.926666                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84571.992801                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    38506678                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  31364960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.227697                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.337863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.035808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.074211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.401530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.145305                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.270904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.329285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.377270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 250625872                       # Number of tag accesses
system.l2.tags.data_accesses                250625872                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        646848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     612511040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        106240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49205248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    774066624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1436536000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       646848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       106240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        753088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33612160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33612160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9570485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         768832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12094791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22445875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525190                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525190                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2005582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1899119122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           329402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        152563172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2400029765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4454047044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2005582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       329402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2334985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104216074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104216074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104216074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2005582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1899119122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          329402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       152563172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2400029765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4558263118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    503056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9516429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    762262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12061569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017133114750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38698720                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474878                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22445876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     525190                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22445876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   525190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  93848                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 22134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            356007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            356192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            339706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            363504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4358434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4761849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3220809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2576351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1834412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1388836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           809410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           426189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           380392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           412646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           411418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           355873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23148                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 532189590716                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               111760140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            951290115716                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23809.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42559.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18774952                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  428157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22445876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525190                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2674666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3729201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3940862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3707873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2786345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1890212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1152082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  712177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  440453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  341820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 275796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 272073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 179957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 100869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  67191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  42978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  11072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3651988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    400.527897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   271.998600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.000537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       367115     10.05%     10.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1263251     34.59%     44.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       541741     14.83%     59.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       328605      9.00%     68.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       217935      5.97%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       144729      3.96%     78.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       110063      3.01%     81.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        89478      2.45%     83.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       589071     16.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3651988                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     735.391347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    177.724318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15047.920529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30379     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            7      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127            9      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30395                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.551077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.480147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.754786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25583     84.17%     84.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              637      2.10%     86.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2138      7.03%     93.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              712      2.34%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              342      1.13%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              178      0.59%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              148      0.49%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              136      0.45%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              127      0.42%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              101      0.33%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               83      0.27%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               65      0.21%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               39      0.13%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               29      0.10%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               28      0.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               12      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                8      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                6      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                6      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30395                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1430529792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6006272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32196480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1436536064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33612160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4435.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4454.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  322523845500                       # Total gap between requests
system.mem_ctrls.avgGap                      14040.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       646912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    609051456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       106240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48784768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    771940416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32196480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2005780.907428339589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1888392520.290598154068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 329402.088081820693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 151259454.497243851423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2393437357.917444705963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99826691.838145509362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9570485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       768832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12094791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       525190                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    336779049                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 401535330600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     62509757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  43004895782                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 506350600528                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8221810122766                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33318.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41955.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37656.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55935.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     41865.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15654925.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9597188160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5101026480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         42976916640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1274661360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25459618080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     142939728210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3478826400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       230827965330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        715.692901                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7772012344                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10769720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 303982027656                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          16478013300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8758267980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        116616563280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1351364040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25459618080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     145886725110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        997144800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       315547696590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        978.370389                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1323450521                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10769720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 310430589479                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                314                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          158                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1627849227.848101                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3244032213.160179                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          158    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   8733983500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            158                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    65323582000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 257200178000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12513832                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12513832                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12513832                       # number of overall hits
system.cpu1.icache.overall_hits::total       12513832                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2522                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2522                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2522                       # number of overall misses
system.cpu1.icache.overall_misses::total         2522                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    167940000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    167940000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    167940000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    167940000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12516354                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12516354                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12516354                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12516354                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000201                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000201                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000201                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000201                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66590.007930                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66590.007930                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66590.007930                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66590.007930                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2434                       # number of writebacks
system.cpu1.icache.writebacks::total             2434                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           88                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           88                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2434                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2434                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    161307500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    161307500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    161307500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    161307500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66272.596549                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66272.596549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66272.596549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66272.596549                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2434                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12513832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12513832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2522                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2522                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    167940000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    167940000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12516354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12516354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000201                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000201                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66590.007930                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66590.007930                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           88                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    161307500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    161307500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66272.596549                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66272.596549                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12525387                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2466                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5079.232360                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25035142                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25035142                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13115685                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13115685                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13115685                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13115685                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3219698                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3219698                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3219698                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3219698                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 216917059471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 216917059471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 216917059471                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 216917059471                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16335383                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16335383                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16335383                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16335383                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197100                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197100                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197100                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197100                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67371.865147                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67371.865147                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67371.865147                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67371.865147                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10005063                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        26564                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           181318                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            391                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.179646                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.938619                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1154311                       # number of writebacks
system.cpu1.dcache.writebacks::total          1154311                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2063462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2063462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2063462                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2063462                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1156236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1156236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1156236                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1156236                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91231823477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91231823477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91231823477                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91231823477                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.070781                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.070781                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.070781                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070781                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78904.154063                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78904.154063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78904.154063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78904.154063                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1154311                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12028433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12028433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2855420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2855420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 197357553500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 197357553500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14883853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14883853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69116.821168                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69116.821168                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1739094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1739094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1116326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1116326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  89310189000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  89310189000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.075002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.075002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80003.680824                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80003.680824                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1087252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1087252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       364278                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       364278                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19559505971                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19559505971                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1451530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1451530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250961                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.250961                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 53693.898536                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53693.898536                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       324368                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       324368                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39910                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39910                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1921634477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1921634477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027495                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027495                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 48149.197620                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48149.197620                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          699                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          699                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          141                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     11325500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11325500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.167857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.167857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 80322.695035                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 80322.695035                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6661000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6661000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79297.619048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79297.619048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          593                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          593                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          208                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          208                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1298000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1298000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.259675                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.259675                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6240.384615                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6240.384615                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          208                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          208                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1092000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1092000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259675                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259675                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         5250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       731500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       731500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          458                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          458                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.336245                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.336245                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4750                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4750                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       577500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       577500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.336245                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.336245                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3750                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3750                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.072501                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14278025                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1155984                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.351404                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.072501                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33830921                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33830921                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 322523760000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13753836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1125575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13235281                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        30839707                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16993171                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1832                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           433                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2265                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84217                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84217                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17803                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13736034                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37993232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3465184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41511823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1967104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620903040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       311552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147728384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1770910080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        48362552                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33820224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         62199662                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.157688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.371745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               52558569     84.50%     84.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9474033     15.23%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 167060      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           62199662                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27676567634                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19000509394                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23067469                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1736133825                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3654992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
