{
  "module_name": "clk-mt8192-cam.c",
  "hash_id": "42218b5a600136cbc323787dd474f0684db4a0f0f082161029ec873d642ca7df",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8192-cam.c",
  "human_readable_source": "\n\n\n\n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt8192-clk.h>\n\nstatic const struct mtk_gate_regs cam_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_CAM(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &cam_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate cam_clks[] = {\n\tGATE_CAM(CLK_CAM_LARB13, \"cam_larb13\", \"cam_sel\", 0),\n\tGATE_CAM(CLK_CAM_DFP_VAD, \"cam_dfp_vad\", \"cam_sel\", 1),\n\tGATE_CAM(CLK_CAM_LARB14, \"cam_larb14\", \"cam_sel\", 2),\n\tGATE_CAM(CLK_CAM_CAM, \"cam_cam\", \"cam_sel\", 6),\n\tGATE_CAM(CLK_CAM_CAMTG, \"cam_camtg\", \"cam_sel\", 7),\n\tGATE_CAM(CLK_CAM_SENINF, \"cam_seninf\", \"cam_sel\", 8),\n\tGATE_CAM(CLK_CAM_CAMSV0, \"cam_camsv0\", \"cam_sel\", 9),\n\tGATE_CAM(CLK_CAM_CAMSV1, \"cam_camsv1\", \"cam_sel\", 10),\n\tGATE_CAM(CLK_CAM_CAMSV2, \"cam_camsv2\", \"cam_sel\", 11),\n\tGATE_CAM(CLK_CAM_CAMSV3, \"cam_camsv3\", \"cam_sel\", 12),\n\tGATE_CAM(CLK_CAM_CCU0, \"cam_ccu0\", \"cam_sel\", 13),\n\tGATE_CAM(CLK_CAM_CCU1, \"cam_ccu1\", \"cam_sel\", 14),\n\tGATE_CAM(CLK_CAM_MRAW0, \"cam_mraw0\", \"cam_sel\", 15),\n\tGATE_CAM(CLK_CAM_FAKE_ENG, \"cam_fake_eng\", \"cam_sel\", 17),\n\tGATE_CAM(CLK_CAM_CCU_GALS, \"cam_ccu_gals\", \"cam_sel\", 18),\n\tGATE_CAM(CLK_CAM_CAM2MM_GALS, \"cam2mm_gals\", \"cam_sel\", 19),\n};\n\nstatic const struct mtk_gate cam_rawa_clks[] = {\n\tGATE_CAM(CLK_CAM_RAWA_LARBX, \"cam_rawa_larbx\", \"cam_sel\", 0),\n\tGATE_CAM(CLK_CAM_RAWA_CAM, \"cam_rawa_cam\", \"cam_sel\", 1),\n\tGATE_CAM(CLK_CAM_RAWA_CAMTG, \"cam_rawa_camtg\", \"cam_sel\", 2),\n};\n\nstatic const struct mtk_gate cam_rawb_clks[] = {\n\tGATE_CAM(CLK_CAM_RAWB_LARBX, \"cam_rawb_larbx\", \"cam_sel\", 0),\n\tGATE_CAM(CLK_CAM_RAWB_CAM, \"cam_rawb_cam\", \"cam_sel\", 1),\n\tGATE_CAM(CLK_CAM_RAWB_CAMTG, \"cam_rawb_camtg\", \"cam_sel\", 2),\n};\n\nstatic const struct mtk_gate cam_rawc_clks[] = {\n\tGATE_CAM(CLK_CAM_RAWC_LARBX, \"cam_rawc_larbx\", \"cam_sel\", 0),\n\tGATE_CAM(CLK_CAM_RAWC_CAM, \"cam_rawc_cam\", \"cam_sel\", 1),\n\tGATE_CAM(CLK_CAM_RAWC_CAMTG, \"cam_rawc_camtg\", \"cam_sel\", 2),\n};\n\nstatic const struct mtk_clk_desc cam_desc = {\n\t.clks = cam_clks,\n\t.num_clks = ARRAY_SIZE(cam_clks),\n};\n\nstatic const struct mtk_clk_desc cam_rawa_desc = {\n\t.clks = cam_rawa_clks,\n\t.num_clks = ARRAY_SIZE(cam_rawa_clks),\n};\n\nstatic const struct mtk_clk_desc cam_rawb_desc = {\n\t.clks = cam_rawb_clks,\n\t.num_clks = ARRAY_SIZE(cam_rawb_clks),\n};\n\nstatic const struct mtk_clk_desc cam_rawc_desc = {\n\t.clks = cam_rawc_clks,\n\t.num_clks = ARRAY_SIZE(cam_rawc_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8192_cam[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8192-camsys\",\n\t\t.data = &cam_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8192-camsys_rawa\",\n\t\t.data = &cam_rawa_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8192-camsys_rawb\",\n\t\t.data = &cam_rawb_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8192-camsys_rawc\",\n\t\t.data = &cam_rawc_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8192_cam);\n\nstatic struct platform_driver clk_mt8192_cam_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8192-cam\",\n\t\t.of_match_table = of_match_clk_mt8192_cam,\n\t},\n};\nmodule_platform_driver(clk_mt8192_cam_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}