Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 's' [C:/Vivado/project_1/project_1.srcs/sim_1/new/testbench.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/adder_toplevel.sv" Line 8. Module adder_toplevel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/negedge_detector.sv" Line 1. Module negedge_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 22. Module ripple_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/adder_toplevel.sv" Line 8. Module adder_toplevel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/negedge_detector.sv" Line 1. Module negedge_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 22. Module ripple_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 7. Module ADDER4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_adder_toplevel_sv_48758732...
Compiling module xil_defaultlib.negedge_detector
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=17)
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ADDER4
Compiling module xil_defaultlib.ripple_adder
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.hex_driver_default
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=16)
Compiling module xil_defaultlib.adder_toplevel_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
