{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 16 22:53:54 2021 " "Info: Processing started: Sat Oct 16 22:53:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevenLed -c sevenLed " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sevenLed -c sevenLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenLed.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sevenLed.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenLed " "Info: Found entity 1: sevenLed" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevenLed " "Info: Elaborating entity \"sevenLed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevenLed.v(20) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(20): truncated value with size 32 to match size of target (26)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevenLed.v(36) " "Warning (10230): Verilog HDL assignment warning at sevenLed.v(36): truncated value with size 32 to match size of target (4)" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "sevenLed.v(46) " "Critical Warning (10237): Verilog HDL warning at sevenLed.v(46): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 46 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "sevenLed.v(47) " "Critical Warning (10237): Verilog HDL warning at sevenLed.v(47): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 47 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ring_counter\[7\] 0 sevenLed.v(13) " "Warning (10030): Net \"ring_counter\[7\]\" at sevenLed.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_out\[7\] VCC " "Warning (13410): Pin \"seg_out\[7\]\" is stuck at VCC" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan_out\[0\] GND " "Warning (13410): Pin \"scan_out\[0\]\" is stuck at GND" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan_out\[1\] GND " "Warning (13410): Pin \"scan_out\[1\]\" is stuck at GND" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan_out\[2\] GND " "Warning (13410): Pin \"scan_out\[2\]\" is stuck at GND" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan_out\[3\] GND " "Warning (13410): Pin \"scan_out\[3\]\" is stuck at GND" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan_out\[4\] GND " "Warning (13410): Pin \"scan_out\[4\]\" is stuck at GND" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan_out\[5\] GND " "Warning (13410): Pin \"scan_out\[5\]\" is stuck at GND" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan_out\[6\] GND " "Warning (13410): Pin \"scan_out\[6\]\" is stuck at GND" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan_out\[7\] GND " "Warning (13410): Pin \"scan_out\[7\]\" is stuck at GND" {  } { { "sevenLed.v" "" { Text "C:/Verilog_Class/sevenLed/sevenLed.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Info: Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Info: Implemented 76 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 16 22:53:54 2021 " "Info: Processing ended: Sat Oct 16 22:53:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
