0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-2/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-2/lab2/lab2.srcs/sim_1/new/mmult_tb.v,1601466486,verilog,,,,mmult_tb,,,,,,,,
C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-2/lab2/lab2.srcs/sources_1/new/mmult.v,1601467076,verilog,,C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-2/lab2/lab2.srcs/sim_1/new/mmult_tb.v,,mmult,,,,,,,,
