# Tiny Tapeout project information
project:
  title:        "Implies Gate"      # Project title
  author:       "Bennett Miller"      # Your name
  discord:      "Big Ben fr"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Does the implies operator where the first 4 Bits act as the __ and the last 4 bits act as the __"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_big_ben_fr_implies_gate"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "1st Bit of A"
  ui[1]: "2nd Bit of A"
  ui[2]: "3rd Bit of A"
  ui[3]: "4th Bit of A"
  ui[4]: "1st Bit of B"
  ui[5]: "2nd Bit of B"
  ui[6]: "3rd Bit of B"
  ui[7]: "4th Bit of B"

  # Outputs
  uo[0]: "Resultant Bit of A[0] => B[0]"
  uo[1]: "Resultant Bit of A[1] => B[1]"
  uo[2]: "Resultant Bit of A[2] => B[2]"
  uo[3]: "Resultant Bit of A[3] => B[3]"
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
