module partsel_00888(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [28:6] x4;
  wire [1:26] x5;
  wire signed [28:1] x6;
  wire signed [26:4] x7;
  wire signed [31:7] x8;
  wire [28:7] x9;
  wire signed [5:25] x10;
  wire [27:7] x11;
  wire [6:26] x12;
  wire [26:4] x13;
  wire [26:6] x14;
  wire signed [7:30] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [3:30] p0 = 209207613;
  localparam signed [24:7] p1 = 877316606;
  localparam [0:29] p2 = 348376874;
  localparam signed [26:7] p3 = 972815357;
  assign x4 = (x3 + x0[8 + s3 -: 3]);
  assign x5 = (ctrl[0] || ctrl[0] && ctrl[1] ? {({x3[5 + s1], (x2 & p3[20 -: 1])} + {{2{p1}}, (x1 - p3[16 +: 3])}), {2{(ctrl[1] && !ctrl[1] || !ctrl[2] ? {x0, x2[22 + s2 +: 1]} : x3)}}} : x1);
  assign x6 = x5[18 -: 2];
  assign x7 = p3[11 + s0 -: 6];
  assign x8 = p0[13 + s2 +: 8];
  assign x9 = p2[28 + s2 +: 8];
  assign x10 = (((({2{x1[12 +: 2]}} & x0[23 -: 3]) ^ ((p0[16 + s0 -: 5] | (x7[3 + s2 +: 7] - x7)) + ((x8[18 + s3] + ((x7[8 + s1] - x1[14 +: 4]) ^ x5)) + x3[12 -: 3]))) - p1[18 + s3]) + {2{x1[18 + s3]}});
  assign x11 = x3[15 -: 2];
  assign x12 = (!ctrl[3] || ctrl[3] && ctrl[2] ? (x8 & x10) : x5);
  assign x13 = (x2[25 + s3 -: 7] - p2[0 + s3 -: 7]);
  assign x14 = p2[17 + s3];
  assign x15 = ({p1[18 -: 1], x0[30 + s3 -: 1]} + p3);
  assign y0 = {2{({p0[1 + s1 -: 5], {2{x15[11 + s2 +: 2]}}} ^ {{2{x10[15 -: 3]}}, (((x0 ^ (x14[13] ^ (p1 + ((x11[6 + s0] ^ p2[22]) - x10[12 -: 1])))) ^ p0) ^ {2{((x0 ^ p3[30 + s3 +: 5]) | x1[11 +: 3])}})})}};
  assign y1 = x5[17 -: 2];
  assign y2 = p3[9 + s0 -: 4];
  assign y3 = ((((((p3[15 -: 3] | (p3 - x12[18])) + x7[20 -: 2]) & {2{x9[12 + s1 +: 8]}}) ^ p0[21 -: 2]) & p3[2 + s2 -: 4]) | x14[13]);
endmodule
