parent	,	V_4
ENOMEM	,	V_29
of_clk_add_provider	,	F_22
clk_register	,	F_9
enable_reg	,	V_31
shift	,	V_12
ti_clk_get_reg_addr	,	F_16
clkhwops_am35xx_ipss_module_wait	,	V_58
ti_clk_gate	,	V_41
omap_gate_clkdm_clk_ops	,	V_56
hw	,	V_30
omap2_dflt_clk_enable	,	F_2
__clk_get_hw	,	F_3
dev	,	V_15
of_clk_src_simple_get	,	V_68
orig_v	,	V_7
ti_clk_build_component_gate	,	F_14
val	,	V_67
init	,	V_26
clk	,	V_2
CLKF_DSS	,	V_52
module	,	V_60
index	,	V_59
node	,	V_66
of_clk_get_parent_name	,	F_20
of_ti_composite_gate_clk_setup	,	F_27
pr_err	,	F_19
of_clk_get_parent_count	,	F_18
GFP_KERNEL	,	V_28
device	,	V_14
clk_gate_flags	,	V_20
clk_hw_omap	,	V_27
ti_clk_register_interface	,	F_13
kfree	,	F_11
flags	,	V_18
device_node	,	V_65
of_ti_dss_gate_clk_setup	,	F_33
of_property_read_u32	,	F_17
bit_shift	,	V_62
bit_idx	,	V_19
dummy_v	,	V_6
of_ti_composite_no_wait_gate_clk_setup	,	F_25
CLKF_WAIT	,	V_54
clk_hw	,	V_1
CLKF_SET_RATE_PARENT	,	V_45
of_ti_wait_gate_clk_setup	,	F_31
clkhwops_iclk_wait	,	V_64
u8	,	T_3
of_ti_hsdiv_gate_clk_setup	,	F_29
ti_clk_ll_ops	,	V_9
num_parents	,	V_35
clk_writel	,	V_13
clk_ops	,	V_21
CLK_SET_RATE_PARENT	,	V_46
clkhwops_wait	,	V_51
_of_ti_gate_clk_setup	,	F_15
__init	,	T_4
of_property_read_bool	,	F_21
clk_readl	,	V_10
ERR_PTR	,	F_8
parent_name	,	V_17
clk_hw_omap_ops	,	V_23
reg_setup	,	V_40
"ti,bit-shift"	,	L_1
data	,	V_43
_register_gate	,	F_6
__iomem	,	T_2
of_ti_composite_interface_clk_setup	,	F_26
enable_bit	,	V_32
clk_init_data	,	V_25
INVERT_ENABLE	,	V_48
clk_omap_reg	,	V_39
u32	,	T_1
reg	,	V_11
clk_divider	,	V_3
ret	,	V_8
parent_hw	,	V_5
CLKF_HSDIV	,	V_49
offset	,	V_61
to_clk_divider	,	F_5
clkhwops_omap3430es2_dss_usbhost_wait	,	V_53
"ti,set-bit-to-disable"	,	L_4
_of_ti_composite_gate_clk_setup	,	F_23
ops	,	V_22
hw_ops	,	V_24
cleanup	,	V_69
__clk_get_parent	,	F_4
CLK_COMPONENT_TYPE_GATE	,	V_70
name	,	V_16
ti_clk	,	V_36
of_ti_clkdm_gate_clk_setup	,	F_28
omap36xx_gate_clk_enable_with_hsdiv_restore	,	F_1
CLKF_INTERFACE	,	V_44
kzalloc	,	F_7
of_ti_gate_clk_setup	,	F_30
MEMMAP_ADDRESSING	,	V_33
"%s must have 1 parent\n"	,	L_2
CLKF_AM35XX	,	V_57
"ti,set-rate-parent"	,	L_3
of_ti_am35xx_gate_clk_setup	,	F_32
omap_gate_clk_hsdiv_restore_ops	,	V_50
parent_names	,	V_34
CLKF_SET_BIT_TO_DISABLE	,	V_47
CLKF_CLKDM	,	V_55
ti_clk_register_gate	,	F_12
setup	,	V_37
omap_gate_clk_ops	,	V_38
gate	,	V_42
CLKF_NO_WAIT	,	V_63
IS_ERR	,	F_10
ti_clk_add_component	,	F_24
