{
  "module_name": "qcom,q6dsp-lpass-ports.h",
  "hash_id": "124d80b3b392ef0e368751ff2636f06c259b2095ffe378060d9bbcc7a993a136",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/sound/qcom,q6dsp-lpass-ports.h",
  "human_readable_source": " \n#ifndef __DT_BINDINGS_Q6_AUDIO_PORTS_H__\n#define __DT_BINDINGS_Q6_AUDIO_PORTS_H__\n\n \n#define HDMI_RX\t\t1\n#define SLIMBUS_0_RX    2\n#define SLIMBUS_0_TX    3\n#define SLIMBUS_1_RX    4\n#define SLIMBUS_1_TX    5\n#define SLIMBUS_2_RX    6\n#define SLIMBUS_2_TX    7\n#define SLIMBUS_3_RX    8\n#define SLIMBUS_3_TX    9\n#define SLIMBUS_4_RX    10\n#define SLIMBUS_4_TX    11\n#define SLIMBUS_5_RX    12\n#define SLIMBUS_5_TX    13\n#define SLIMBUS_6_RX    14\n#define SLIMBUS_6_TX    15\n#define PRIMARY_MI2S_RX\t\t16\n#define PRIMARY_MI2S_TX\t\t17\n#define SECONDARY_MI2S_RX\t18\n#define SECONDARY_MI2S_TX\t19\n#define TERTIARY_MI2S_RX\t20\n#define TERTIARY_MI2S_TX\t21\n#define QUATERNARY_MI2S_RX\t22\n#define QUATERNARY_MI2S_TX\t23\n#define PRIMARY_TDM_RX_0\t24\n#define PRIMARY_TDM_TX_0\t25\n#define PRIMARY_TDM_RX_1\t26\n#define PRIMARY_TDM_TX_1\t27\n#define PRIMARY_TDM_RX_2\t28\n#define PRIMARY_TDM_TX_2\t29\n#define PRIMARY_TDM_RX_3\t30\n#define PRIMARY_TDM_TX_3\t31\n#define PRIMARY_TDM_RX_4\t32\n#define PRIMARY_TDM_TX_4\t33\n#define PRIMARY_TDM_RX_5\t34\n#define PRIMARY_TDM_TX_5\t35\n#define PRIMARY_TDM_RX_6\t36\n#define PRIMARY_TDM_TX_6\t37\n#define PRIMARY_TDM_RX_7\t38\n#define PRIMARY_TDM_TX_7\t39\n#define SECONDARY_TDM_RX_0\t40\n#define SECONDARY_TDM_TX_0\t41\n#define SECONDARY_TDM_RX_1\t42\n#define SECONDARY_TDM_TX_1\t43\n#define SECONDARY_TDM_RX_2\t44\n#define SECONDARY_TDM_TX_2\t45\n#define SECONDARY_TDM_RX_3\t46\n#define SECONDARY_TDM_TX_3\t47\n#define SECONDARY_TDM_RX_4\t48\n#define SECONDARY_TDM_TX_4\t49\n#define SECONDARY_TDM_RX_5\t50\n#define SECONDARY_TDM_TX_5\t51\n#define SECONDARY_TDM_RX_6\t52\n#define SECONDARY_TDM_TX_6\t53\n#define SECONDARY_TDM_RX_7\t54\n#define SECONDARY_TDM_TX_7\t55\n#define TERTIARY_TDM_RX_0\t56\n#define TERTIARY_TDM_TX_0\t57\n#define TERTIARY_TDM_RX_1\t58\n#define TERTIARY_TDM_TX_1\t59\n#define TERTIARY_TDM_RX_2\t60\n#define TERTIARY_TDM_TX_2\t61\n#define TERTIARY_TDM_RX_3\t62\n#define TERTIARY_TDM_TX_3\t63\n#define TERTIARY_TDM_RX_4\t64\n#define TERTIARY_TDM_TX_4\t65\n#define TERTIARY_TDM_RX_5\t66\n#define TERTIARY_TDM_TX_5\t67\n#define TERTIARY_TDM_RX_6\t68\n#define TERTIARY_TDM_TX_6\t69\n#define TERTIARY_TDM_RX_7\t70\n#define TERTIARY_TDM_TX_7\t71\n#define QUATERNARY_TDM_RX_0\t72\n#define QUATERNARY_TDM_TX_0\t73\n#define QUATERNARY_TDM_RX_1\t74\n#define QUATERNARY_TDM_TX_1\t75\n#define QUATERNARY_TDM_RX_2\t76\n#define QUATERNARY_TDM_TX_2\t77\n#define QUATERNARY_TDM_RX_3\t78\n#define QUATERNARY_TDM_TX_3\t79\n#define QUATERNARY_TDM_RX_4\t80\n#define QUATERNARY_TDM_TX_4\t81\n#define QUATERNARY_TDM_RX_5\t82\n#define QUATERNARY_TDM_TX_5\t83\n#define QUATERNARY_TDM_RX_6\t84\n#define QUATERNARY_TDM_TX_6\t85\n#define QUATERNARY_TDM_RX_7\t86\n#define QUATERNARY_TDM_TX_7\t87\n#define QUINARY_TDM_RX_0\t88\n#define QUINARY_TDM_TX_0\t89\n#define QUINARY_TDM_RX_1\t90\n#define QUINARY_TDM_TX_1\t91\n#define QUINARY_TDM_RX_2\t92\n#define QUINARY_TDM_TX_2\t93\n#define QUINARY_TDM_RX_3\t94\n#define QUINARY_TDM_TX_3\t95\n#define QUINARY_TDM_RX_4\t96\n#define QUINARY_TDM_TX_4\t97\n#define QUINARY_TDM_RX_5\t98\n#define QUINARY_TDM_TX_5\t99\n#define QUINARY_TDM_RX_6\t100\n#define QUINARY_TDM_TX_6\t101\n#define QUINARY_TDM_RX_7\t102\n#define QUINARY_TDM_TX_7\t103\n#define DISPLAY_PORT_RX\t\t104\n#define WSA_CODEC_DMA_RX_0\t105\n#define WSA_CODEC_DMA_TX_0\t106\n#define WSA_CODEC_DMA_RX_1\t107\n#define WSA_CODEC_DMA_TX_1\t108\n#define WSA_CODEC_DMA_TX_2\t109\n#define VA_CODEC_DMA_TX_0\t110\n#define VA_CODEC_DMA_TX_1\t111\n#define VA_CODEC_DMA_TX_2\t112\n#define RX_CODEC_DMA_RX_0\t113\n#define TX_CODEC_DMA_TX_0\t114\n#define RX_CODEC_DMA_RX_1\t115\n#define TX_CODEC_DMA_TX_1\t116\n#define RX_CODEC_DMA_RX_2\t117\n#define TX_CODEC_DMA_TX_2\t118\n#define RX_CODEC_DMA_RX_3\t119\n#define TX_CODEC_DMA_TX_3\t120\n#define RX_CODEC_DMA_RX_4\t121\n#define TX_CODEC_DMA_TX_4\t122\n#define RX_CODEC_DMA_RX_5\t123\n#define TX_CODEC_DMA_TX_5\t124\n#define RX_CODEC_DMA_RX_6\t125\n#define RX_CODEC_DMA_RX_7\t126\n#define QUINARY_MI2S_RX\t\t127\n#define QUINARY_MI2S_TX\t\t128\n#define DISPLAY_PORT_RX_0\tDISPLAY_PORT_RX\n#define DISPLAY_PORT_RX_1\t129\n#define DISPLAY_PORT_RX_2\t130\n#define DISPLAY_PORT_RX_3\t131\n#define DISPLAY_PORT_RX_4\t132\n#define DISPLAY_PORT_RX_5\t133\n#define DISPLAY_PORT_RX_6\t134\n#define DISPLAY_PORT_RX_7\t135\n\n#define LPASS_CLK_ID_PRI_MI2S_IBIT\t1\n#define LPASS_CLK_ID_PRI_MI2S_EBIT\t2\n#define LPASS_CLK_ID_SEC_MI2S_IBIT\t3\n#define LPASS_CLK_ID_SEC_MI2S_EBIT\t4\n#define LPASS_CLK_ID_TER_MI2S_IBIT\t5\n#define LPASS_CLK_ID_TER_MI2S_EBIT\t6\n#define LPASS_CLK_ID_QUAD_MI2S_IBIT\t7\n#define LPASS_CLK_ID_QUAD_MI2S_EBIT\t8\n#define LPASS_CLK_ID_SPEAKER_I2S_IBIT\t9\n#define LPASS_CLK_ID_SPEAKER_I2S_EBIT\t10\n#define LPASS_CLK_ID_SPEAKER_I2S_OSR\t11\n#define LPASS_CLK_ID_QUI_MI2S_IBIT\t12\n#define LPASS_CLK_ID_QUI_MI2S_EBIT\t13\n#define LPASS_CLK_ID_SEN_MI2S_IBIT\t14\n#define LPASS_CLK_ID_SEN_MI2S_EBIT\t15\n#define LPASS_CLK_ID_INT0_MI2S_IBIT\t16\n#define LPASS_CLK_ID_INT1_MI2S_IBIT\t17\n#define LPASS_CLK_ID_INT2_MI2S_IBIT\t18\n#define LPASS_CLK_ID_INT3_MI2S_IBIT\t19\n#define LPASS_CLK_ID_INT4_MI2S_IBIT\t20\n#define LPASS_CLK_ID_INT5_MI2S_IBIT\t21\n#define LPASS_CLK_ID_INT6_MI2S_IBIT\t22\n#define LPASS_CLK_ID_QUI_MI2S_OSR\t23\n#define LPASS_CLK_ID_PRI_PCM_IBIT\t24\n#define LPASS_CLK_ID_PRI_PCM_EBIT\t25\n#define LPASS_CLK_ID_SEC_PCM_IBIT\t26\n#define LPASS_CLK_ID_SEC_PCM_EBIT\t27\n#define LPASS_CLK_ID_TER_PCM_IBIT\t28\n#define LPASS_CLK_ID_TER_PCM_EBIT\t29\n#define LPASS_CLK_ID_QUAD_PCM_IBIT\t30\n#define LPASS_CLK_ID_QUAD_PCM_EBIT\t31\n#define LPASS_CLK_ID_QUIN_PCM_IBIT\t32\n#define LPASS_CLK_ID_QUIN_PCM_EBIT\t33\n#define LPASS_CLK_ID_QUI_PCM_OSR\t34\n#define LPASS_CLK_ID_PRI_TDM_IBIT\t35\n#define LPASS_CLK_ID_PRI_TDM_EBIT\t36\n#define LPASS_CLK_ID_SEC_TDM_IBIT\t37\n#define LPASS_CLK_ID_SEC_TDM_EBIT\t38\n#define LPASS_CLK_ID_TER_TDM_IBIT\t39\n#define LPASS_CLK_ID_TER_TDM_EBIT\t40\n#define LPASS_CLK_ID_QUAD_TDM_IBIT\t41\n#define LPASS_CLK_ID_QUAD_TDM_EBIT\t42\n#define LPASS_CLK_ID_QUIN_TDM_IBIT\t43\n#define LPASS_CLK_ID_QUIN_TDM_EBIT\t44\n#define LPASS_CLK_ID_QUIN_TDM_OSR\t45\n#define LPASS_CLK_ID_MCLK_1\t\t46\n#define LPASS_CLK_ID_MCLK_2\t\t47\n#define LPASS_CLK_ID_MCLK_3\t\t48\n#define LPASS_CLK_ID_MCLK_4\t\t49\n#define LPASS_CLK_ID_INTERNAL_DIGITAL_CODEC_CORE\t50\n#define LPASS_CLK_ID_INT_MCLK_0\t\t51\n#define LPASS_CLK_ID_INT_MCLK_1\t\t52\n#define LPASS_CLK_ID_MCLK_5\t\t53\n#define LPASS_CLK_ID_WSA_CORE_MCLK\t54\n#define LPASS_CLK_ID_WSA_CORE_NPL_MCLK\t55\n#define LPASS_CLK_ID_VA_CORE_MCLK\t56\n#define LPASS_CLK_ID_TX_CORE_MCLK\t57\n#define LPASS_CLK_ID_TX_CORE_NPL_MCLK\t58\n#define LPASS_CLK_ID_RX_CORE_MCLK\t59\n#define LPASS_CLK_ID_RX_CORE_NPL_MCLK\t60\n#define LPASS_CLK_ID_VA_CORE_2X_MCLK\t61\n \n#define LPASS_CLK_ID_WSA2_CORE_MCLK\t62\n \n#define LPASS_CLK_ID_WSA2_CORE_2X_MCLK\t63\n \n#define LPASS_CLK_ID_RX_CORE_TX_MCLK\t64\n \n#define LPASS_CLK_ID_RX_CORE_TX_2X_MCLK\t65\n \n#define LPASS_CLK_ID_WSA_CORE_TX_MCLK\t66\n \n#define LPASS_CLK_ID_WSA_CORE_TX_2X_MCLK\t67\n \n#define LPASS_CLK_ID_WSA2_CORE_TX_MCLK\t68\n \n#define LPASS_CLK_ID_WSA2_CORE_TX_2X_MCLK\t69\n \n#define LPASS_CLK_ID_RX_CORE_MCLK2_2X_MCLK\t70\n\n#define LPASS_HW_AVTIMER_VOTE\t\t101\n#define LPASS_HW_MACRO_VOTE\t\t102\n#define LPASS_HW_DCODEC_VOTE\t\t103\n\n#define Q6AFE_MAX_CLK_ID\t\t\t104\n\n#define LPASS_CLK_ATTRIBUTE_INVALID\t\t0x0\n#define LPASS_CLK_ATTRIBUTE_COUPLE_NO\t\t0x1\n#define LPASS_CLK_ATTRIBUTE_COUPLE_DIVIDEND\t0x2\n#define LPASS_CLK_ATTRIBUTE_COUPLE_DIVISOR\t0x3\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}