{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637454724741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637454724742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 20 19:32:04 2021 " "Processing started: Sat Nov 20 19:32:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637454724742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454724742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EECS3201Final -c EECS3201Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off EECS3201Final -c EECS3201Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454724742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637454725082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637454725083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EECS3201Final.v(141) " "Verilog HDL information at EECS3201Final.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637454730429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs3201final.v 1 1 " "Found 1 design units, including 1 entities, in source file eecs3201final.v" { { "Info" "ISGN_ENTITY_NAME" "1 EECS3201Final " "Found entity 1: EECS3201Final" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637454730430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454730430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adxl345handler.v 1 1 " "Found 1 design units, including 1 entities, in source file adxl345handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADXL345Handler " "Found entity 1: ADXL345Handler" {  } { { "ADXL345Handler.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/ADXL345Handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637454730432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454730432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verybadspi.v 1 1 " "Found 1 design units, including 1 entities, in source file verybadspi.v" { { "Info" "ISGN_ENTITY_NAME" "1 VeryBadSPI " "Found entity 1: VeryBadSPI" {  } { { "VeryBadSPI.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/VeryBadSPI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637454730433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454730433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637454730435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454730435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637454730436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454730436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file scorecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreCounter " "Found entity 1: ScoreCounter" {  } { { "ScoreCounter.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/ScoreCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637454730437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454730437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/Lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637454730438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454730438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "areset_sig EECS3201Final.v(58) " "Verilog HDL Implicit Net warning at EECS3201Final.v(58): created implicit net for \"areset_sig\"" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637454730438 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_sig EECS3201Final.v(62) " "Verilog HDL Implicit Net warning at EECS3201Final.v(62): created implicit net for \"locked_sig\"" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637454730439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EECS3201Final " "Elaborating entity \"EECS3201Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637454730516 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOUD_OFFSET_y_count EECS3201Final.v(166) " "Verilog HDL or VHDL warning at EECS3201Final.v(166): object \"CLOUD_OFFSET_y_count\" assigned a value but never read" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637454730518 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 EECS3201Final.v(28) " "Verilog HDL assignment warning at EECS3201Final.v(28): truncated value with size 10 to match size of target (8)" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637454730519 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 EECS3201Final.v(29) " "Verilog HDL assignment warning at EECS3201Final.v(29): truncated value with size 10 to match size of target (8)" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637454730519 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 EECS3201Final.v(30) " "Verilog HDL assignment warning at EECS3201Final.v(30): truncated value with size 10 to match size of target (8)" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637454730519 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 EECS3201Final.v(824) " "Verilog HDL assignment warning at EECS3201Final.v(824): truncated value with size 32 to match size of target (9)" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637454730539 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3201Final.v(837) " "Verilog HDL assignment warning at EECS3201Final.v(837): truncated value with size 32 to match size of target (10)" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637454730540 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3201Final.v(840) " "Verilog HDL assignment warning at EECS3201Final.v(840): truncated value with size 32 to match size of target (10)" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637454730540 "|EECS3201Final"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_REAL" "EECS3201Final.v(860) " "Verilog HDL unsupported feature error at EECS3201Final.v(860): real variable data type values are not supported" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 860 0 0 } }  } 0 10172 "Verilog HDL unsupported feature error at %1!s!: real variable data type values are not supported" 0 0 "Analysis & Synthesis" 0 -1 1637454730540 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_USE_OF_REAL_NUMBER" "EECS3201Final.v(860) " "Verilog HDL unsupported feature error at EECS3201Final.v(860): real numbers are not supported" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 860 0 0 } }  } 0 10127 "Verilog HDL unsupported feature error at %1!s!: real numbers are not supported" 0 0 "Analysis & Synthesis" 0 -1 1637454730541 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "targetx EECS3201Final.v(141) " "Verilog HDL Always Construct warning at EECS3201Final.v(141): inferring latch(es) for variable \"targetx\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637454730542 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "targety EECS3201Final.v(141) " "Verilog HDL Always Construct warning at EECS3201Final.v(141): inferring latch(es) for variable \"targety\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637454730542 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "targetsize EECS3201Final.v(141) " "Verilog HDL Always Construct warning at EECS3201Final.v(141): inferring latch(es) for variable \"targetsize\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637454730542 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter EECS3201Final.v(141) " "Verilog HDL Always Construct warning at EECS3201Final.v(141): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637454730542 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "redTrue EECS3201Final.v(141) " "Verilog HDL Always Construct warning at EECS3201Final.v(141): inferring latch(es) for variable \"redTrue\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637454730542 "|EECS3201Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alternateTitleColour EECS3201Final.v(141) " "Verilog HDL Always Construct warning at EECS3201Final.v(141): inferring latch(es) for variable \"alternateTitleColour\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3201Final.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/EECS3201Final.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637454730542 "|EECS3201Final"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637454730548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/output_files/EECS3201Final.map.smsg " "Generated suppressed messages file C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Final/output_files/EECS3201Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454730566 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637454730600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 20 19:32:10 2021 " "Processing ended: Sat Nov 20 19:32:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637454730600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637454730600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637454730600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454730600 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637454731171 ""}
