

================================================================
== Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_533_2'
================================================================
* Date:           Thu Dec 29 14:54:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.461 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      341|  40.000 ns|  3.410 us|    4|  341|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_533_2  |        2|      338|         3|          2|          1|  0 ~ 168|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      186|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      152|    -|
|Register             |        -|     -|      129|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      129|      338|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln533_fu_182_p2           |         +|   0|  0|  15|           8|           1|
    |ctr_5_fu_220_p2               |         +|   0|  0|  39|          32|           1|
    |ctr_6_fu_252_p2               |         +|   0|  0|  39|          32|           1|
    |sub_ln537_fu_213_p2           |         -|   0|  0|  12|           3|           4|
    |sub_ln538_fu_284_p2           |         -|   0|  0|  12|           3|           4|
    |ap_condition_126              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran4to5_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln533_fu_176_p2          |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln537_fu_207_p2          |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln538_1_fu_246_p2        |      icmp|   0|  0|  16|          24|           1|
    |icmp_ln538_fu_230_p2          |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln539_fu_269_p2          |      icmp|   0|  0|  16|          24|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 186|         149|          37|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |a_address0                              |  14|          3|    8|         24|
    |a_d0                                    |  14|          3|    4|         12|
    |ap_NS_fsm                               |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_148_p4  |   9|          2|    1|          2|
    |ap_phi_mux_ctr_2_phi_fu_124_p4          |  14|          3|   32|         96|
    |ap_phi_mux_ctr_3_phi_fu_134_p6          |  20|          4|   32|        128|
    |ap_return                               |   9|          2|    1|          2|
    |ctr_1_fu_70                             |   9|          2|   32|         64|
    |ctr_2_reg_121                           |  14|          3|   32|         96|
    |i_fu_66                                 |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 152|         32|  152|        448|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_144    |   1|   0|    1|          0|
    |add_ln533_reg_321        |   8|   0|    8|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_exit_tran_regpp0      |   1|   0|    2|          1|
    |ap_return_preg           |   1|   0|    1|          0|
    |ctr_1_fu_70              |  32|   0|   32|          0|
    |ctr_2_reg_121            |  32|   0|   32|          0|
    |ctr_4_reg_309            |  32|   0|   32|          0|
    |i_fu_66                  |   8|   0|    8|          0|
    |icmp_ln533_reg_317       |   1|   0|    1|          0|
    |icmp_ln538_1_reg_344     |   1|   0|    1|          0|
    |icmp_ln538_reg_340       |   1|   0|    1|          0|
    |trunc_ln_reg_331         |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 129|   0|  130|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_return         |  out|    1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ctr               |   in|    8|     ap_none|                                   ctr|        scalar|
|buf_r_address0    |  out|    8|   ap_memory|                                 buf_r|         array|
|buf_r_ce0         |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_q0          |   in|    8|   ap_memory|                                 buf_r|         array|
|a_address0        |  out|    8|   ap_memory|                                     a|         array|
|a_ce0             |  out|    1|   ap_memory|                                     a|         array|
|a_we0             |  out|    1|   ap_memory|                                     a|         array|
|a_d0              |  out|    4|   ap_memory|                                     a|         array|
|ctr_1_out         |  out|   32|      ap_vld|                             ctr_1_out|       pointer|
|ctr_1_out_ap_vld  |  out|    1|      ap_vld|                             ctr_1_out|       pointer|
+------------------+-----+-----+------------+--------------------------------------+--------------+

