# subleq
Implementation of a OISC Subleq CPU in Verilog
