Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 00:33:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0                 1082        0.036        0.000                      0                 1082        3.750        0.000                       0                   418  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.031        0.000                      0                 1078        0.036        0.000                      0                 1078        3.750        0.000                       0                   418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.744        0.000                      0                    4        0.915        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 2.837ns (30.249%)  route 6.542ns (69.751%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         0.733     6.320    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.150     6.470 r  sm/D_accel_q[3]_i_21/O
                         net (fo=10, routed)          1.019     7.489    sm/D_accel_q[3]_i_21_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.821 r  sm/out_sig0_carry_i_50/O
                         net (fo=2, routed)           0.973     8.794    sm/out_sig0_carry_i_50_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.918 r  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.543     9.461    sm/out_sig0_carry_i_45_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  sm/out_sig0_carry_i_25/O
                         net (fo=11, routed)          0.501    10.085    sm/M_sm_bsel[0]
    SLICE_X44Y86         LUT5 (Prop_lut5_I3_O)        0.124    10.209 r  sm/out_sig0_carry__0_i_19/O
                         net (fo=2, routed)           0.806    11.015    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I3_O)        0.124    11.139 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    11.139    alum/ram_reg_i_79_2[1]
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.672 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.672    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.987 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    12.610    sm/ram_reg_i_20_1[7]
    SLICE_X47Y87         LUT5 (Prop_lut5_I1_O)        0.307    12.917 f  sm/ram_reg_i_65/O
                         net (fo=1, routed)           0.383    13.300    sm/ram_reg_i_65_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.424 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.321    13.745    display/ram_reg
    SLICE_X49Y85         LUT5 (Prop_lut5_I2_O)        0.124    13.869 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.641    14.510    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 2.849ns (30.487%)  route 6.496ns (69.513%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         0.733     6.320    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.150     6.470 r  sm/D_accel_q[3]_i_21/O
                         net (fo=10, routed)          1.019     7.489    sm/D_accel_q[3]_i_21_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.821 r  sm/out_sig0_carry_i_50/O
                         net (fo=2, routed)           0.973     8.794    sm/out_sig0_carry_i_50_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.918 r  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.543     9.461    sm/out_sig0_carry_i_45_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  sm/out_sig0_carry_i_25/O
                         net (fo=11, routed)          0.514    10.099    sm/M_sm_bsel[0]
    SLICE_X44Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  sm/out_sig0_carry_i_17/O
                         net (fo=3, routed)           0.682    10.905    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.029    alum/S[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.561 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.561    alum/out_sig0_carry_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.675    alum/out_sig0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.897 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.702    12.598    sm/ram_reg_i_20_2[4]
    SLICE_X46Y89         LUT5 (Prop_lut5_I3_O)        0.299    12.897 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.292    13.190    sm/ram_reg_i_71_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.314 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.414    13.727    sm/D_registers_q_reg[3][8]
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.124    13.851 r  sm/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.624    14.476    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 2.837ns (29.036%)  route 6.934ns (70.964%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         0.733     6.320    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.150     6.470 r  sm/D_accel_q[3]_i_21/O
                         net (fo=10, routed)          1.019     7.489    sm/D_accel_q[3]_i_21_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.821 r  sm/out_sig0_carry_i_50/O
                         net (fo=2, routed)           0.973     8.794    sm/out_sig0_carry_i_50_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.918 r  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.543     9.461    sm/out_sig0_carry_i_45_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  sm/out_sig0_carry_i_25/O
                         net (fo=11, routed)          0.501    10.085    sm/M_sm_bsel[0]
    SLICE_X44Y86         LUT5 (Prop_lut5_I3_O)        0.124    10.209 r  sm/out_sig0_carry__0_i_19/O
                         net (fo=2, routed)           0.806    11.015    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I3_O)        0.124    11.139 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    11.139    alum/ram_reg_i_79_2[1]
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.672 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.672    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.987 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    12.610    sm/ram_reg_i_20_1[7]
    SLICE_X47Y87         LUT5 (Prop_lut5_I1_O)        0.307    12.917 f  sm/ram_reg_i_65/O
                         net (fo=1, routed)           0.383    13.300    sm/ram_reg_i_65_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.424 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.547    13.971    sm/D_registers_q_reg[3][11]
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.124    14.095 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           0.806    14.902    L_reg/D[11]
    SLICE_X46Y87         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.434    14.838    L_reg/clk_IBUF_BUFG
    SLICE_X46Y87         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X46Y87         FDRE (Setup_fdre_C_D)       -0.045    15.016    L_reg/D_registers_q_reg[3][11]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.902    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 2.849ns (30.657%)  route 6.444ns (69.343%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         0.733     6.320    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.150     6.470 r  sm/D_accel_q[3]_i_21/O
                         net (fo=10, routed)          1.019     7.489    sm/D_accel_q[3]_i_21_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.821 r  sm/out_sig0_carry_i_50/O
                         net (fo=2, routed)           0.973     8.794    sm/out_sig0_carry_i_50_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.918 r  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.543     9.461    sm/out_sig0_carry_i_45_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  sm/out_sig0_carry_i_25/O
                         net (fo=11, routed)          0.514    10.099    sm/M_sm_bsel[0]
    SLICE_X44Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  sm/out_sig0_carry_i_17/O
                         net (fo=3, routed)           0.682    10.905    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.029    alum/S[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.561 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.561    alum/out_sig0_carry_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.675    alum/out_sig0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.897 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.702    12.598    sm/ram_reg_i_20_2[4]
    SLICE_X46Y89         LUT5 (Prop_lut5_I3_O)        0.299    12.897 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.292    13.190    sm/ram_reg_i_71_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.314 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.457    13.770    display/ram_reg_3
    SLICE_X47Y87         LUT5 (Prop_lut5_I2_O)        0.124    13.894 r  display/ram_reg_i_5/O
                         net (fo=1, routed)           0.530    14.424    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 2.603ns (28.137%)  route 6.648ns (71.863%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X41Y84         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 r  sm/D_states_q_reg[1]/Q
                         net (fo=142, routed)         1.137     6.724    sm/D_states_q_reg[1]_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.848 r  sm/D_states_q[1]_i_54/O
                         net (fo=3, routed)           1.020     7.868    sm/D_states_q[1]_i_54_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.992 r  sm/D_registers_d_reg[7]_i_65/O
                         net (fo=1, routed)           0.592     8.584    sm/D_registers_d_reg[7]_i_65_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.708 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=2, routed)           0.307     9.014    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  sm/ram_reg_i_87/O
                         net (fo=37, routed)          1.086    10.224    sm/M_sm_ra1[1]
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.348 r  sm/ram_reg_i_40/O
                         net (fo=31, routed)          0.516    10.864    sm/ram_reg_i_40_1[1]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.988 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    10.988    alum/ram_reg_i_94_1[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.521 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.521    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.836 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.596    12.432    sm/ram_reg_i_20_1[3]
    SLICE_X47Y86         LUT5 (Prop_lut5_I1_O)        0.307    12.739 f  sm/ram_reg_i_73/O
                         net (fo=1, routed)           0.154    12.894    sm/ram_reg_i_73_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.018 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.648    13.666    sm/D_registers_q_reg[3][7]
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.790 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.592    14.382    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 2.610ns (28.248%)  route 6.629ns (71.752%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X41Y84         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 r  sm/D_states_q_reg[1]/Q
                         net (fo=142, routed)         1.137     6.724    sm/D_states_q_reg[1]_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.848 r  sm/D_states_q[1]_i_54/O
                         net (fo=3, routed)           1.020     7.868    sm/D_states_q[1]_i_54_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.992 r  sm/D_registers_d_reg[7]_i_65/O
                         net (fo=1, routed)           0.592     8.584    sm/D_registers_d_reg[7]_i_65_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.708 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=2, routed)           0.307     9.014    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  sm/ram_reg_i_87/O
                         net (fo=37, routed)          1.086    10.224    sm/M_sm_ra1[1]
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.348 r  sm/ram_reg_i_40/O
                         net (fo=31, routed)          0.516    10.864    sm/ram_reg_i_40_1[1]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.988 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    10.988    alum/ram_reg_i_94_1[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.521 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.521    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.844 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.560    12.404    sm/ram_reg_i_20_1[1]
    SLICE_X44Y88         LUT5 (Prop_lut5_I1_O)        0.306    12.710 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.162    12.872    sm/ram_reg_i_77_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.996 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.669    13.665    sm/D_registers_q_reg[3][5]
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.789 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.582    14.370    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.370    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 2.495ns (27.110%)  route 6.708ns (72.890%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X41Y84         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 r  sm/D_states_q_reg[1]/Q
                         net (fo=142, routed)         1.137     6.724    sm/D_states_q_reg[1]_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I2_O)        0.124     6.848 r  sm/D_states_q[1]_i_54/O
                         net (fo=3, routed)           1.020     7.868    sm/D_states_q[1]_i_54_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.992 r  sm/D_registers_d_reg[7]_i_65/O
                         net (fo=1, routed)           0.592     8.584    sm/D_registers_d_reg[7]_i_65_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.708 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=2, routed)           0.307     9.014    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  sm/ram_reg_i_87/O
                         net (fo=37, routed)          1.086    10.224    sm/M_sm_ra1[1]
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.348 r  sm/ram_reg_i_40/O
                         net (fo=31, routed)          0.516    10.864    sm/ram_reg_i_40_1[1]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.988 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    10.988    alum/ram_reg_i_94_1[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.521 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.521    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.740 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.560    12.301    sm/ram_reg_i_20_1[0]
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.295    12.596 f  sm/ram_reg_i_79/O
                         net (fo=1, routed)           0.154    12.750    sm/ram_reg_i_79_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.874 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.453    13.326    display/ram_reg_7
    SLICE_X45Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.450 r  display/ram_reg_i_9/O
                         net (fo=1, routed)           0.884    14.334    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 2.869ns (31.221%)  route 6.320ns (68.779%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         0.733     6.320    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.150     6.470 r  sm/D_accel_q[3]_i_21/O
                         net (fo=10, routed)          1.019     7.489    sm/D_accel_q[3]_i_21_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.821 r  sm/out_sig0_carry_i_50/O
                         net (fo=2, routed)           0.973     8.794    sm/out_sig0_carry_i_50_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.918 r  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.543     9.461    sm/out_sig0_carry_i_45_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  sm/out_sig0_carry_i_25/O
                         net (fo=11, routed)          0.514    10.099    sm/M_sm_bsel[0]
    SLICE_X44Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  sm/out_sig0_carry_i_17/O
                         net (fo=3, routed)           0.682    10.905    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.029    alum/S[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.561 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.561    alum/out_sig0_carry_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.675    alum/out_sig0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.914 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.557    12.470    sm/ram_reg_i_20_2[6]
    SLICE_X47Y88         LUT5 (Prop_lut5_I3_O)        0.302    12.772 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.151    12.924    sm/ram_reg_i_67_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.048 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.556    13.604    sm/D_registers_q_reg[3][10]
    SLICE_X48Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.728 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.592    14.320    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 2.837ns (30.892%)  route 6.347ns (69.108%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         0.733     6.320    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.150     6.470 r  sm/D_accel_q[3]_i_21/O
                         net (fo=10, routed)          1.019     7.489    sm/D_accel_q[3]_i_21_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.821 r  sm/out_sig0_carry_i_50/O
                         net (fo=2, routed)           0.973     8.794    sm/out_sig0_carry_i_50_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.918 r  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.543     9.461    sm/out_sig0_carry_i_45_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  sm/out_sig0_carry_i_25/O
                         net (fo=11, routed)          0.501    10.085    sm/M_sm_bsel[0]
    SLICE_X44Y86         LUT5 (Prop_lut5_I3_O)        0.124    10.209 r  sm/out_sig0_carry__0_i_19/O
                         net (fo=2, routed)           0.806    11.015    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I3_O)        0.124    11.139 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    11.139    alum/ram_reg_i_79_2[1]
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.672 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.672    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.987 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    12.610    sm/ram_reg_i_20_1[7]
    SLICE_X47Y87         LUT5 (Prop_lut5_I1_O)        0.307    12.917 f  sm/ram_reg_i_65/O
                         net (fo=1, routed)           0.383    13.300    sm/ram_reg_i_65_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.424 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.182    13.606    sm/D_registers_q_reg[3][11]
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.124    13.730 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.584    14.315    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 2.869ns (31.286%)  route 6.301ns (68.714%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         0.733     6.320    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.150     6.470 r  sm/D_accel_q[3]_i_21/O
                         net (fo=10, routed)          1.019     7.489    sm/D_accel_q[3]_i_21_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.821 r  sm/out_sig0_carry_i_50/O
                         net (fo=2, routed)           0.973     8.794    sm/out_sig0_carry_i_50_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.918 r  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.543     9.461    sm/out_sig0_carry_i_45_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.585 r  sm/out_sig0_carry_i_25/O
                         net (fo=11, routed)          0.514    10.099    sm/M_sm_bsel[0]
    SLICE_X44Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  sm/out_sig0_carry_i_17/O
                         net (fo=3, routed)           0.682    10.905    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.029    alum/S[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.561 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.561    alum/out_sig0_carry_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.675 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.675    alum/out_sig0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.914 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.557    12.470    sm/ram_reg_i_20_2[6]
    SLICE_X47Y88         LUT5 (Prop_lut5_I3_O)        0.302    12.772 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.151    12.924    sm/ram_reg_i_67_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.048 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.553    13.601    display/ram_reg_1
    SLICE_X48Y86         LUT5 (Prop_lut5_I2_O)        0.124    13.725 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.576    14.301    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.864    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.864    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.864    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.864    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.875    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y85         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.875    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y85         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.875    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y85         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.875    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y85         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.840    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.773    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.840    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.773    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y83   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y87   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.704ns (24.992%)  route 2.113ns (75.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y83         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[7]/Q
                         net (fo=152, routed)         0.940     6.526    sm/D_states_q_reg[7]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.650 r  sm/D_stage_q[3]_i_2/O
                         net (fo=26, routed)          0.603     7.254    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.569     7.947    fifo_reset_cond/AS[0]
    SLICE_X36Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.423    14.827    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    14.691    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.704ns (24.992%)  route 2.113ns (75.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y83         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[7]/Q
                         net (fo=152, routed)         0.940     6.526    sm/D_states_q_reg[7]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.650 r  sm/D_stage_q[3]_i_2/O
                         net (fo=26, routed)          0.603     7.254    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.569     7.947    fifo_reset_cond/AS[0]
    SLICE_X36Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.423    14.827    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    14.691    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.704ns (24.992%)  route 2.113ns (75.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y83         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[7]/Q
                         net (fo=152, routed)         0.940     6.526    sm/D_states_q_reg[7]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.650 r  sm/D_stage_q[3]_i_2/O
                         net (fo=26, routed)          0.603     7.254    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.569     7.947    fifo_reset_cond/AS[0]
    SLICE_X36Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.423    14.827    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    14.691    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.704ns (24.992%)  route 2.113ns (75.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y83         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[7]/Q
                         net (fo=152, routed)         0.940     6.526    sm/D_states_q_reg[7]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.650 r  sm/D_stage_q[3]_i_2/O
                         net (fo=26, routed)          0.603     7.254    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.378 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.569     7.947    fifo_reset_cond/AS[0]
    SLICE_X36Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.423    14.827    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    14.691    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  6.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.950%)  route 0.661ns (78.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.141     1.642 f  sm/D_states_q_reg[0]/Q
                         net (fo=189, routed)         0.443     2.085    sm/D_states_q_reg_n_0_[0]
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.130 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.218     2.348    fifo_reset_cond/AS[0]
    SLICE_X36Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.528    
    SLICE_X36Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     1.433    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.950%)  route 0.661ns (78.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.141     1.642 f  sm/D_states_q_reg[0]/Q
                         net (fo=189, routed)         0.443     2.085    sm/D_states_q_reg_n_0_[0]
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.130 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.218     2.348    fifo_reset_cond/AS[0]
    SLICE_X36Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.528    
    SLICE_X36Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     1.433    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.950%)  route 0.661ns (78.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.141     1.642 f  sm/D_states_q_reg[0]/Q
                         net (fo=189, routed)         0.443     2.085    sm/D_states_q_reg_n_0_[0]
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.130 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.218     2.348    fifo_reset_cond/AS[0]
    SLICE_X36Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.528    
    SLICE_X36Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     1.433    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.950%)  route 0.661ns (78.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X40Y84         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDSE (Prop_fdse_C_Q)         0.141     1.642 f  sm/D_states_q_reg[0]/Q
                         net (fo=189, routed)         0.443     2.085    sm/D_states_q_reg_n_0_[0]
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.130 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.218     2.348    fifo_reset_cond/AS[0]
    SLICE_X36Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.528    
    SLICE_X36Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     1.433    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.915    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.246ns  (logic 10.407ns (31.302%)  route 22.840ns (68.698%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=2 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=10, routed)          2.074     7.663    L_reg/Q[7]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.787 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.697     8.484    L_reg/L_55ed291e_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.636 f  L_reg/L_55ed291e_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.819     9.455    L_reg/L_55ed291e_remainder0__0_carry_i_19_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I1_O)        0.326     9.781 f  L_reg/L_55ed291e_remainder0__0_carry_i_13/O
                         net (fo=7, routed)           0.829    10.610    L_reg/L_55ed291e_remainder0__0_carry_i_13_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.762 f  L_reg/L_55ed291e_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.281    11.044    L_reg/L_55ed291e_remainder0__0_carry_i_15_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.332    11.376 r  L_reg/L_55ed291e_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.220    12.596    L_reg/L_55ed291e_remainder0__0_carry_i_11_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.720 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.398    13.118    timerseg_driver/decimal_renderer/i__carry__1_i_1[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.697 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.835    14.531    L_reg/L_55ed291e_remainder0[10]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.301    14.832 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.048    15.880    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.124    16.004 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.052    17.057    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.124    17.181 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.620    17.800    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    17.924 f  L_reg/i__carry_i_25/O
                         net (fo=4, routed)           0.306    18.231    L_reg/i__carry_i_25_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.124    18.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.807    19.162    L_reg/i__carry_i_11__0_n_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    19.286 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    19.855    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    20.451 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.814    21.264    L_reg/i__carry__0_i_2_0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.306    21.570 f  L_reg/i__carry__0_i_12/O
                         net (fo=21, routed)          1.339    22.910    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.034 f  L_reg/i__carry_i_22/O
                         net (fo=1, routed)           0.798    23.832    timerseg_driver/decimal_renderer/i__carry_i_4__1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.984 r  timerseg_driver/decimal_renderer/i__carry_i_15/O
                         net (fo=7, routed)           0.978    24.962    L_reg/L_55ed291e_remainder0_inferred__1/i__carry
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.326    25.288 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.843    26.131    L_reg/i__carry_i_9_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.255 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    26.255    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[3]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.631 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.631    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.748 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.063 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.800    27.863    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.307    28.170 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.149    28.318    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.442 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.814    29.257    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.152    29.409 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.825    30.233    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.326    30.559 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.664    31.223    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I1_O)        0.150    31.373 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.260    34.634    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.746    38.379 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.379    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.159ns  (logic 10.161ns (30.643%)  route 22.998ns (69.357%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=2 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=10, routed)          2.074     7.663    L_reg/Q[7]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.787 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.697     8.484    L_reg/L_55ed291e_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.636 f  L_reg/L_55ed291e_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.819     9.455    L_reg/L_55ed291e_remainder0__0_carry_i_19_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I1_O)        0.326     9.781 f  L_reg/L_55ed291e_remainder0__0_carry_i_13/O
                         net (fo=7, routed)           0.829    10.610    L_reg/L_55ed291e_remainder0__0_carry_i_13_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.762 f  L_reg/L_55ed291e_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.281    11.044    L_reg/L_55ed291e_remainder0__0_carry_i_15_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.332    11.376 r  L_reg/L_55ed291e_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.220    12.596    L_reg/L_55ed291e_remainder0__0_carry_i_11_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.720 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.398    13.118    timerseg_driver/decimal_renderer/i__carry__1_i_1[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.697 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.835    14.531    L_reg/L_55ed291e_remainder0[10]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.301    14.832 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.048    15.880    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.124    16.004 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.052    17.057    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.124    17.181 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.620    17.800    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    17.924 f  L_reg/i__carry_i_25/O
                         net (fo=4, routed)           0.306    18.231    L_reg/i__carry_i_25_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.124    18.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.807    19.162    L_reg/i__carry_i_11__0_n_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    19.286 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    19.855    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    20.451 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.814    21.264    L_reg/i__carry__0_i_2_0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.306    21.570 f  L_reg/i__carry__0_i_12/O
                         net (fo=21, routed)          1.339    22.910    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.034 f  L_reg/i__carry_i_22/O
                         net (fo=1, routed)           0.798    23.832    timerseg_driver/decimal_renderer/i__carry_i_4__1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.984 r  timerseg_driver/decimal_renderer/i__carry_i_15/O
                         net (fo=7, routed)           0.978    24.962    L_reg/L_55ed291e_remainder0_inferred__1/i__carry
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.326    25.288 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.843    26.131    L_reg/i__carry_i_9_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.255 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    26.255    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[3]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.631 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.631    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.748 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.063 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.800    27.863    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.307    28.170 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.149    28.318    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.442 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.814    29.257    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.152    29.409 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.825    30.233    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.326    30.559 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.996    31.555    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I1_O)        0.124    31.679 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.087    34.766    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.292 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.292    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.114ns  (logic 10.182ns (30.748%)  route 22.932ns (69.252%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=3 LUT4=3 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=10, routed)          2.074     7.663    L_reg/Q[7]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.787 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.697     8.484    L_reg/L_55ed291e_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.636 f  L_reg/L_55ed291e_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.819     9.455    L_reg/L_55ed291e_remainder0__0_carry_i_19_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I1_O)        0.326     9.781 f  L_reg/L_55ed291e_remainder0__0_carry_i_13/O
                         net (fo=7, routed)           0.829    10.610    L_reg/L_55ed291e_remainder0__0_carry_i_13_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.762 f  L_reg/L_55ed291e_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.281    11.044    L_reg/L_55ed291e_remainder0__0_carry_i_15_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.332    11.376 r  L_reg/L_55ed291e_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.220    12.596    L_reg/L_55ed291e_remainder0__0_carry_i_11_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.720 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.398    13.118    timerseg_driver/decimal_renderer/i__carry__1_i_1[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.697 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.835    14.531    L_reg/L_55ed291e_remainder0[10]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.301    14.832 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.048    15.880    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.124    16.004 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.052    17.057    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.124    17.181 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.620    17.800    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    17.924 f  L_reg/i__carry_i_25/O
                         net (fo=4, routed)           0.306    18.231    L_reg/i__carry_i_25_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.124    18.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.807    19.162    L_reg/i__carry_i_11__0_n_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    19.286 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    19.855    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    20.451 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.814    21.264    L_reg/i__carry__0_i_2_0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.306    21.570 f  L_reg/i__carry__0_i_12/O
                         net (fo=21, routed)          1.339    22.910    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.034 f  L_reg/i__carry_i_22/O
                         net (fo=1, routed)           0.798    23.832    timerseg_driver/decimal_renderer/i__carry_i_4__1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.984 r  timerseg_driver/decimal_renderer/i__carry_i_15/O
                         net (fo=7, routed)           0.978    24.962    L_reg/L_55ed291e_remainder0_inferred__1/i__carry
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.326    25.288 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.843    26.131    L_reg/i__carry_i_9_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.255 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    26.255    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[3]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.631 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.631    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.748 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.063 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.800    27.863    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.307    28.170 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.149    28.318    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.442 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.814    29.257    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.152    29.409 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.825    30.233    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.326    30.559 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.762    31.321    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I0_O)        0.124    31.445 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.254    34.700    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.247 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.247    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.003ns  (logic 10.388ns (31.475%)  route 22.616ns (68.525%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=2 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=10, routed)          2.074     7.663    L_reg/Q[7]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.787 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.697     8.484    L_reg/L_55ed291e_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.636 f  L_reg/L_55ed291e_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.819     9.455    L_reg/L_55ed291e_remainder0__0_carry_i_19_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I1_O)        0.326     9.781 f  L_reg/L_55ed291e_remainder0__0_carry_i_13/O
                         net (fo=7, routed)           0.829    10.610    L_reg/L_55ed291e_remainder0__0_carry_i_13_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.762 f  L_reg/L_55ed291e_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.281    11.044    L_reg/L_55ed291e_remainder0__0_carry_i_15_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.332    11.376 r  L_reg/L_55ed291e_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.220    12.596    L_reg/L_55ed291e_remainder0__0_carry_i_11_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.720 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.398    13.118    timerseg_driver/decimal_renderer/i__carry__1_i_1[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.697 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.835    14.531    L_reg/L_55ed291e_remainder0[10]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.301    14.832 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.048    15.880    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.124    16.004 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.052    17.057    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.124    17.181 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.620    17.800    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    17.924 f  L_reg/i__carry_i_25/O
                         net (fo=4, routed)           0.306    18.231    L_reg/i__carry_i_25_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.124    18.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.807    19.162    L_reg/i__carry_i_11__0_n_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    19.286 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    19.855    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    20.451 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.814    21.264    L_reg/i__carry__0_i_2_0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.306    21.570 f  L_reg/i__carry__0_i_12/O
                         net (fo=21, routed)          1.339    22.910    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.034 f  L_reg/i__carry_i_22/O
                         net (fo=1, routed)           0.798    23.832    timerseg_driver/decimal_renderer/i__carry_i_4__1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.984 r  timerseg_driver/decimal_renderer/i__carry_i_15/O
                         net (fo=7, routed)           0.978    24.962    L_reg/L_55ed291e_remainder0_inferred__1/i__carry
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.326    25.288 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.843    26.131    L_reg/i__carry_i_9_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.255 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    26.255    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[3]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.631 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.631    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.748 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.063 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.800    27.863    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.307    28.170 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.149    28.318    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.442 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.814    29.257    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.152    29.409 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.825    30.233    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.326    30.559 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.996    31.555    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.152    31.707 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.704    34.412    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    38.136 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.136    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.923ns  (logic 10.214ns (31.025%)  route 22.709ns (68.975%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=2 LUT4=4 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=10, routed)          2.074     7.663    L_reg/Q[7]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.787 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.697     8.484    L_reg/L_55ed291e_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.636 f  L_reg/L_55ed291e_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.819     9.455    L_reg/L_55ed291e_remainder0__0_carry_i_19_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I1_O)        0.326     9.781 f  L_reg/L_55ed291e_remainder0__0_carry_i_13/O
                         net (fo=7, routed)           0.829    10.610    L_reg/L_55ed291e_remainder0__0_carry_i_13_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.762 f  L_reg/L_55ed291e_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.281    11.044    L_reg/L_55ed291e_remainder0__0_carry_i_15_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.332    11.376 r  L_reg/L_55ed291e_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.220    12.596    L_reg/L_55ed291e_remainder0__0_carry_i_11_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.720 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.398    13.118    timerseg_driver/decimal_renderer/i__carry__1_i_1[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.697 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.835    14.531    L_reg/L_55ed291e_remainder0[10]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.301    14.832 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.048    15.880    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.124    16.004 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.052    17.057    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.124    17.181 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.620    17.800    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    17.924 f  L_reg/i__carry_i_25/O
                         net (fo=4, routed)           0.306    18.231    L_reg/i__carry_i_25_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.124    18.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.807    19.162    L_reg/i__carry_i_11__0_n_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    19.286 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    19.855    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    20.451 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.814    21.264    L_reg/i__carry__0_i_2_0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.306    21.570 f  L_reg/i__carry__0_i_12/O
                         net (fo=21, routed)          1.339    22.910    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.034 f  L_reg/i__carry_i_22/O
                         net (fo=1, routed)           0.798    23.832    timerseg_driver/decimal_renderer/i__carry_i_4__1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.984 r  timerseg_driver/decimal_renderer/i__carry_i_15/O
                         net (fo=7, routed)           0.978    24.962    L_reg/L_55ed291e_remainder0_inferred__1/i__carry
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.326    25.288 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.843    26.131    L_reg/i__carry_i_9_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.255 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    26.255    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[3]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.631 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.631    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.748 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.063 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.800    27.863    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.307    28.170 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.149    28.318    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.442 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.814    29.257    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.152    29.409 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.643    30.051    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.326    30.377 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.012    31.390    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.124    31.514 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.963    34.477    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    38.056 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.056    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.737ns  (logic 10.391ns (31.740%)  route 22.346ns (68.260%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=2 LUT4=4 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=10, routed)          2.074     7.663    L_reg/Q[7]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.787 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.697     8.484    L_reg/L_55ed291e_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.636 f  L_reg/L_55ed291e_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.819     9.455    L_reg/L_55ed291e_remainder0__0_carry_i_19_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I1_O)        0.326     9.781 f  L_reg/L_55ed291e_remainder0__0_carry_i_13/O
                         net (fo=7, routed)           0.829    10.610    L_reg/L_55ed291e_remainder0__0_carry_i_13_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.762 f  L_reg/L_55ed291e_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.281    11.044    L_reg/L_55ed291e_remainder0__0_carry_i_15_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.332    11.376 r  L_reg/L_55ed291e_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.220    12.596    L_reg/L_55ed291e_remainder0__0_carry_i_11_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.720 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.398    13.118    timerseg_driver/decimal_renderer/i__carry__1_i_1[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.697 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.835    14.531    L_reg/L_55ed291e_remainder0[10]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.301    14.832 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.048    15.880    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.124    16.004 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.052    17.057    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.124    17.181 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.620    17.800    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    17.924 f  L_reg/i__carry_i_25/O
                         net (fo=4, routed)           0.306    18.231    L_reg/i__carry_i_25_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.124    18.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.807    19.162    L_reg/i__carry_i_11__0_n_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    19.286 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    19.855    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    20.451 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.814    21.264    L_reg/i__carry__0_i_2_0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.306    21.570 f  L_reg/i__carry__0_i_12/O
                         net (fo=21, routed)          1.339    22.910    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.034 f  L_reg/i__carry_i_22/O
                         net (fo=1, routed)           0.798    23.832    timerseg_driver/decimal_renderer/i__carry_i_4__1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.984 r  timerseg_driver/decimal_renderer/i__carry_i_15/O
                         net (fo=7, routed)           0.978    24.962    L_reg/L_55ed291e_remainder0_inferred__1/i__carry
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.326    25.288 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.843    26.131    L_reg/i__carry_i_9_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.255 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    26.255    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[3]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.631 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.631    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.748 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.063 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.800    27.863    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.307    28.170 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.149    28.318    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.442 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.814    29.257    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.152    29.409 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.643    30.051    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.326    30.377 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.012    31.390    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.154    31.544 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.600    34.144    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    37.870 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.870    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.649ns  (logic 10.209ns (31.269%)  route 22.440ns (68.731%))
  Logic Levels:           28  (CARRY4=5 LUT2=4 LUT3=2 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=10, routed)          2.074     7.663    L_reg/Q[7]
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.787 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.697     8.484    L_reg/L_55ed291e_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.636 f  L_reg/L_55ed291e_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.819     9.455    L_reg/L_55ed291e_remainder0__0_carry_i_19_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I1_O)        0.326     9.781 f  L_reg/L_55ed291e_remainder0__0_carry_i_13/O
                         net (fo=7, routed)           0.829    10.610    L_reg/L_55ed291e_remainder0__0_carry_i_13_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.762 f  L_reg/L_55ed291e_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.281    11.044    L_reg/L_55ed291e_remainder0__0_carry_i_15_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.332    11.376 r  L_reg/L_55ed291e_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.220    12.596    L_reg/L_55ed291e_remainder0__0_carry_i_11_n_0
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.720 r  L_reg/L_55ed291e_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.398    13.118    timerseg_driver/decimal_renderer/i__carry__1_i_1[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.697 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.835    14.531    L_reg/L_55ed291e_remainder0[10]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.301    14.832 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.048    15.880    L_reg/i__carry_i_18__0_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.124    16.004 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.052    17.057    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.124    17.181 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.620    17.800    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    17.924 f  L_reg/i__carry_i_25/O
                         net (fo=4, routed)           0.306    18.231    L_reg/i__carry_i_25_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.124    18.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.807    19.162    L_reg/i__carry_i_11__0_n_0
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    19.286 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.569    19.855    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    20.451 f  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.814    21.264    L_reg/i__carry__0_i_2_0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.306    21.570 f  L_reg/i__carry__0_i_12/O
                         net (fo=21, routed)          1.339    22.910    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.034 f  L_reg/i__carry_i_22/O
                         net (fo=1, routed)           0.798    23.832    timerseg_driver/decimal_renderer/i__carry_i_4__1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152    23.984 r  timerseg_driver/decimal_renderer/i__carry_i_15/O
                         net (fo=7, routed)           0.978    24.962    L_reg/L_55ed291e_remainder0_inferred__1/i__carry
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.326    25.288 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.843    26.131    L_reg/i__carry_i_9_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.255 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    26.255    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[3]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.631 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.631    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.748 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.063 r  timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.800    27.863    timerseg_driver/decimal_renderer/L_55ed291e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.307    28.170 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.149    28.318    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.442 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.814    29.257    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.152    29.409 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.825    30.233    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.326    30.559 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.664    31.223    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.124    31.347 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.860    34.208    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    37.782 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.782    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 4.517ns (42.939%)  route 6.002ns (57.061%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.542     5.126    display/clk_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.419     5.545 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=18, routed)          1.071     6.616    display/p_0_in[0]
    SLICE_X36Y82         LUT3 (Prop_lut3_I1_O)        0.324     6.940 r  display/mataddr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.931    11.871    mataddr_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         3.774    15.645 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.645    mataddr[2]
    P9                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr2/ram/read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 4.428ns (42.978%)  route 5.875ns (57.022%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.554     5.138    sr2/ram/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  sr2/ram/read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  sr2/ram/read_data_reg[0]/Q
                         net (fo=10, routed)          2.927     8.583    bseg_driver/ctr/bseg[0][0]
    SLICE_X50Y65         LUT4 (Prop_lut4_I2_O)        0.152     8.735 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.948    11.683    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.758    15.441 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.441    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr2/ram/read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.288ns  (logic 4.186ns (40.684%)  route 6.102ns (59.316%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.554     5.138    sr2/ram/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  sr2/ram/read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  sr2/ram/read_data_reg[0]/Q
                         net (fo=10, routed)          2.937     8.593    bseg_driver/ctr/bseg[0][0]
    SLICE_X50Y65         LUT4 (Prop_lut4_I3_O)        0.124     8.717 r  bseg_driver/ctr/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.166    11.882    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    15.426 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.426    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.414ns (77.439%)  route 0.412ns (22.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDPE (Prop_fdpe_C_Q)         0.128     1.663 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.412     2.075    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.361 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.361    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_202235410[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.415ns (73.629%)  route 0.507ns (26.371%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.592     1.536    forLoop_idx_0_202235410[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_202235410[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_202235410[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     1.786    forLoop_idx_0_202235410[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  forLoop_idx_0_202235410[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.398     2.229    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.458 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.458    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.439ns (74.333%)  route 0.497ns (25.667%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.147     1.848    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X65Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.350     2.243    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.473 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.473    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_202235410[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.421ns (72.054%)  route 0.551ns (27.946%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.593     1.537    forLoop_idx_0_202235410[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_202235410[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_202235410[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.150     1.828    forLoop_idx_0_202235410[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  forLoop_idx_0_202235410[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.401     2.274    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.508 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.508    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.369ns (63.884%)  route 0.774ns (36.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.774     2.413    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.640 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.640    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.383ns (63.264%)  route 0.803ns (36.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.803     2.442    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.684 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.684    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.628ns (38.994%)  route 2.547ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X63Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.048     4.174    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.628ns (38.994%)  route 2.547ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X63Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.048     4.174    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.628ns (38.994%)  route 2.547ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X63Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.048     4.174    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.628ns (38.994%)  route 2.547ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X63Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.048     4.174    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.628ns (38.994%)  route 2.547ns (61.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.002    reset_cond/butt_reset_IBUF
    SLICE_X63Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.126 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.048     4.174    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_325349218[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.619ns (41.046%)  route 2.325ns (58.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.325     3.820    forLoop_idx_0_325349218[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.944 r  forLoop_idx_0_325349218[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.944    forLoop_idx_0_325349218[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X54Y58         FDRE                                         r  forLoop_idx_0_325349218[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.441     4.845    forLoop_idx_0_325349218[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  forLoop_idx_0_325349218[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_325349218[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 1.625ns (42.379%)  route 2.209ns (57.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.209     3.710    forLoop_idx_0_325349218[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.834 r  forLoop_idx_0_325349218[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.834    forLoop_idx_0_325349218[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_325349218[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.503     4.907    forLoop_idx_0_325349218[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_325349218[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_325349218[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.794ns  (logic 1.615ns (42.561%)  route 2.180ns (57.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.180     3.670    forLoop_idx_0_325349218[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.794 r  forLoop_idx_0_325349218[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.794    forLoop_idx_0_325349218[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y66         FDRE                                         r  forLoop_idx_0_325349218[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.436     4.840    forLoop_idx_0_325349218[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  forLoop_idx_0_325349218[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_325349218[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 1.617ns (46.173%)  route 1.885ns (53.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.885     3.379    forLoop_idx_0_325349218[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.503 r  forLoop_idx_0_325349218[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.503    forLoop_idx_0_325349218[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y72         FDRE                                         r  forLoop_idx_0_325349218[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.494     4.898    forLoop_idx_0_325349218[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  forLoop_idx_0_325349218[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.414ns  (logic 1.622ns (47.528%)  route 1.791ns (52.472%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.791     3.290    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.414 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.414    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507     4.911    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_202235410[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.307ns (35.439%)  route 0.559ns (64.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.559     0.821    forLoop_idx_0_202235410[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.866 r  forLoop_idx_0_202235410[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.866    forLoop_idx_0_202235410[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_202235410[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.861     2.051    forLoop_idx_0_202235410[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_202235410[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_202235410[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.300ns (32.518%)  route 0.622ns (67.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.622     0.876    forLoop_idx_0_202235410[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.921 r  forLoop_idx_0_202235410[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.921    forLoop_idx_0_202235410[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_202235410[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.861     2.051    forLoop_idx_0_202235410[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_202235410[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.311ns (30.642%)  route 0.704ns (69.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.704     0.970    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.015    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_325349218[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.306ns (28.565%)  route 0.765ns (71.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.765     1.027    forLoop_idx_0_325349218[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.072 r  forLoop_idx_0_325349218[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.072    forLoop_idx_0_325349218[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y72         FDRE                                         r  forLoop_idx_0_325349218[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.849     2.038    forLoop_idx_0_325349218[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  forLoop_idx_0_325349218[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_325349218[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.304ns (25.645%)  route 0.881ns (74.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.881     1.139    forLoop_idx_0_325349218[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.184 r  forLoop_idx_0_325349218[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.184    forLoop_idx_0_325349218[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y66         FDRE                                         r  forLoop_idx_0_325349218[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.827     2.017    forLoop_idx_0_325349218[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  forLoop_idx_0_325349218[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_325349218[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.313ns (26.325%)  route 0.877ns (73.675%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.877     1.145    forLoop_idx_0_325349218[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  forLoop_idx_0_325349218[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.190    forLoop_idx_0_325349218[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_325349218[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.857     2.047    forLoop_idx_0_325349218[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_325349218[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_325349218[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.307ns (24.274%)  route 0.959ns (75.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.959     1.221    forLoop_idx_0_325349218[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.266 r  forLoop_idx_0_325349218[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.266    forLoop_idx_0_325349218[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X54Y58         FDRE                                         r  forLoop_idx_0_325349218[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.833     2.023    forLoop_idx_0_325349218[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  forLoop_idx_0_325349218[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.316ns (21.850%)  route 1.132ns (78.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.622     0.894    reset_cond/butt_reset_IBUF
    SLICE_X63Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.939 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.509     1.448    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.316ns (21.850%)  route 1.132ns (78.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.622     0.894    reset_cond/butt_reset_IBUF
    SLICE_X63Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.939 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.509     1.448    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.316ns (21.850%)  route 1.132ns (78.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.622     0.894    reset_cond/butt_reset_IBUF
    SLICE_X63Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.939 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.509     1.448    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





