<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='46' type='8'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1072' u='r' c='_ZNK4llvm12MachineInstr15isExtractSubregEv'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='42'>/// EXTRACT_SUBREG - This instruction takes two operands: a register
/// that has subregisters, and a subregister index. It returns the
/// extracted subregister value. This is commonly used to implement
/// truncation operations on target architectures which support it.</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='146' c='_ZL14lowersToCopiesRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='176' c='_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='264' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='333' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='219' c='_ZN12_GLOBAL__N_112ExpandPostRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1097' c='_ZL15getCopyRewriterRN4llvm12MachineInstrERKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='495' u='r' c='_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='789' u='r' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='257' c='_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='296' c='_ZN4llvm21ResourcePriorityQueue16reserveResourcesEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2033' u='r' c='_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2249' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2277' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2713' u='r' c='_ZL19canEnableCoalescingPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='3104' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8114' u='r' c='_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='231' u='r' c='_ZN4llvm12_GLOBAL__N_1L7isDef32ERKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='1830' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel20tryBitfieldExtractOpEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9607' u='r' c='_ZL21performBitcastCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9484' u='r' c='_ZNK4llvm16SITargetLowering15adjustWritemaskERPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2322' c='_ZNK4llvm16HexagonInstrInfo17isLateResultInstrERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='108' c='_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='161' c='_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='2636' u='r' c='_ZN12_GLOBAL__N_124IntegerCompareEliminator20tryLogicOpOfComparesEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4804' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='426' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2788' u='r' c='_ZL14LowerF128StoreN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2793' u='r' c='_ZL14LowerF128StoreN4llvm7SDValueERNS_12SelectionDAGE'/>
