//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	medianKernel

.visible .entry medianKernel(
	.param .u32 medianKernel_param_0,
	.param .u32 medianKernel_param_1,
	.param .u64 medianKernel_param_2,
	.param .u32 medianKernel_param_3,
	.param .u32 medianKernel_param_4,
	.param .u64 medianKernel_param_5,
	.param .u32 medianKernel_param_6,
	.param .u64 medianKernel_param_7,
	.param .u32 medianKernel_param_8,
	.param .u32 medianKernel_param_9,
	.param .u64 medianKernel_param_10,
	.param .u32 medianKernel_param_11
)
{
	.reg .pred 	%p<62>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<176>;
	.reg .b32 	%r<402>;
	.reg .b64 	%rd<167>;


	ld.param.u32 	%r128, [medianKernel_param_0];
	ld.param.u32 	%r129, [medianKernel_param_1];
	ld.param.u64 	%rd54, [medianKernel_param_2];
	ld.param.u32 	%r130, [medianKernel_param_4];
	ld.param.u64 	%rd55, [medianKernel_param_5];
	ld.param.u32 	%r131, [medianKernel_param_6];
	ld.param.u64 	%rd52, [medianKernel_param_7];
	ld.param.u32 	%r399, [medianKernel_param_9];
	ld.param.u32 	%r133, [medianKernel_param_11];
	cvta.to.global.u64 	%rd1, %rd54;
	cvta.to.global.u64 	%rd2, %rd55;
	mov.u32 	%r134, %ntid.x;
	mov.u32 	%r135, %ctaid.x;
	mov.u32 	%r136, %tid.x;
	mad.lo.s32 	%r1, %r134, %r135, %r136;
	setp.ge.s32	%p3, %r1, %r128;
	@%p3 bra 	BB0_71;

	div.s32 	%r2, %r131, %r130;
	add.s32 	%r138, %r129, 1;
	shr.u32 	%r139, %r138, 31;
	add.s32 	%r140, %r138, %r139;
	shr.s32 	%r3, %r140, 1;
	mov.u32 	%r315, 0;
	mov.u32 	%r365, %r1;

BB0_2:
	mov.u32 	%r5, %r399;
	mov.u32 	%r348, %r365;
	mov.u32 	%r6, %r348;
	mov.u32 	%r142, %nctaid.x;
	mul.lo.s32 	%r143, %r142, %r134;
	mad.lo.s32 	%r144, %r129, 2, 1;
	mul.lo.s32 	%r7, %r143, %r144;
	mul.lo.s32 	%r8, %r1, %r144;
	not.b32 	%r10, %r8;
	mul.lo.s32 	%r148, %r143, %r130;
	mul.lo.s32 	%r149, %r148, %r315;
	mad.lo.s32 	%r150, %r130, %r1, %r149;
	mul.wide.s32 	%rd56, %r150, 4;
	add.s64 	%rd3, %rd2, %rd56;
	shl.b32 	%r11, %r129, 1;
	add.s32 	%r151, %r11, 1;
	mul.lo.s32 	%r12, %r6, %r151;
	add.s32 	%r13, %r12, %r129;
	add.s32 	%r152, %r6, 1;
	mul.lo.s32 	%r14, %r152, %r130;
	mul.lo.s32 	%r15, %r6, %r130;
	cvta.to.global.u64 	%rd154, %rd52;
	setp.ge.s32	%p4, %r15, %r14;
	mov.u64 	%rd157, %rd3;
	mov.u32 	%r383, %r15;
	@%p4 bra 	BB0_4;

BB0_3:
	mov.u32 	%r16, %r383;
	mov.u64 	%rd6, %rd157;
	ld.global.f32 	%f58, [%rd154];
	ld.global.f32 	%f59, [%rd6];
	div.rn.f32 	%f60, %f59, %f58;
	st.global.f32 	[%rd6], %f60;
	add.s64 	%rd7, %rd6, 4;
	add.s64 	%rd154, %rd154, 4;
	add.s32 	%r17, %r16, 1;
	setp.lt.s32	%p5, %r17, %r14;
	mov.u64 	%rd157, %rd7;
	mov.u32 	%r383, %r17;
	@%p5 bra 	BB0_3;

BB0_4:
	setp.lt.s32	%p6, %r129, 0;
	mov.u32 	%r343, %r12;
	@%p6 bra 	BB0_7;

	mul.wide.s32 	%rd9, %r5, 4;
	mad.lo.s32 	%r153, %r7, %r315, %r8;
	mul.wide.s32 	%rd57, %r153, 4;
	add.s64 	%rd158, %rd1, %rd57;
	mov.u64 	%rd156, %rd3;
	mov.u32 	%r344, %r12;

BB0_6:
	mov.u32 	%r18, %r344;
	ld.global.f32 	%f61, [%rd156];
	st.global.f32 	[%rd158], %f61;
	add.s32 	%r344, %r18, 1;
	add.s64 	%rd158, %rd158, 4;
	add.s64 	%rd156, %rd156, %rd9;
	setp.lt.s32	%p7, %r18, %r13;
	mov.u32 	%r338, %r344;
	mov.u32 	%r343, %r338;
	@%p7 bra 	BB0_6;

BB0_7:
	mov.u32 	%r339, %r343;
	mov.u32 	%r20, %r339;
	add.s32 	%r21, %r13, 1;
	mov.u32 	%r316, 0;

BB0_8:
	not.b32 	%r155, %r316;
	add.s32 	%r23, %r21, %r155;
	mov.u16 	%rs8, 0;
	setp.ge.s32	%p8, %r12, %r23;
	@%p8 bra 	BB0_13;

	mul.lo.s32 	%r317, %r6, %r151;
	mul.wide.s32 	%rd58, %r317, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.f32 	%f150, [%rd59];
	mad.lo.s32 	%r157, %r7, %r315, %r8;
	mul.wide.s32 	%rd60, %r157, 4;
	add.s64 	%rd159, %rd1, %rd60;
	mov.u16 	%rs8, 0;

BB0_10:
	mov.f32 	%f2, %f150;
	add.s32 	%r317, %r317, 1;
	ld.global.f32 	%f3, [%rd159+4];
	setp.leu.f32	%p9, %f2, %f3;
	mov.f32 	%f151, %f3;
	@%p9 bra 	BB0_12;

	ld.global.f32 	%f4, [%rd159];
	st.global.f32 	[%rd159], %f3;
	st.global.f32 	[%rd159+4], %f4;
	mov.u16 	%rs8, 1;
	mov.f32 	%f151, %f4;

BB0_12:
	mov.f32 	%f150, %f151;
	add.s64 	%rd159, %rd159, 4;
	setp.lt.s32	%p10, %r317, %r23;
	@%p10 bra 	BB0_10;

BB0_13:
	add.s32 	%r316, %r316, 1;
	and.b16  	%rs7, %rs8, 255;
	setp.ne.s16	%p11, %rs7, 0;
	@%p11 bra 	BB0_8;

	shl.b32 	%r301, %r129, 1;
	add.s32 	%r300, %r301, 1;
	add.s32 	%r321, %r129, 1;
	ld.param.u64 	%rd153, [medianKernel_param_10];
	cvta.to.global.u64 	%rd61, %rd52;
	mul.wide.s32 	%rd62, %r15, 4;
	add.s64 	%rd63, %rd2, %rd62;
	mul.lo.s32 	%r159, %r6, %r300;
	add.s32 	%r160, %r159, %r3;
	add.s32 	%r161, %r160, -1;
	mul.wide.s32 	%rd64, %r161, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.f32 	%f62, [%rd65];
	ld.global.f32 	%f63, [%rd63];
	sub.f32 	%f64, %f63, %f62;
	ld.global.f32 	%f65, [%rd61];
	mul.f32 	%f66, %f65, %f64;
	cvt.rzi.s32.f32	%r162, %f66;
	cvta.to.global.u64 	%rd66, %rd153;
	mul.wide.s32 	%rd67, %r6, 4;
	add.s64 	%rd68, %rd66, %rd67;
	st.global.u32 	[%rd68], %r162;
	ld.global.f32 	%f174, [%rd65];
	mov.u32 	%r163, 0;
	max.s32 	%r164, %r163, %r162;
	st.global.u32 	[%rd68], %r164;
	mad.lo.s32 	%r362, %r2, %r5, %r6;
	add.s32 	%r380, %r15, %r5;
	add.s32 	%r30, %r159, %r301;
	add.s32 	%r166, %r30, 1;
	setp.ge.s32	%p12, %r20, %r166;
	mov.u32 	%r397, %r5;
	@%p12 bra 	BB0_24;

	add.s32 	%r321, %r129, 1;
	mov.u32 	%r318, 0;
	mov.u32 	%r342, %r20;
	mov.f32 	%f175, %f174;
	mov.u32 	%r364, %r362;
	mov.u32 	%r363, %r6;
	mov.u32 	%r381, %r15;
	mov.u32 	%r382, %r380;
	mov.u32 	%r398, %r5;

BB0_16:
	mov.u32 	%r369, %r382;
	mov.u32 	%r38, %r381;
	mov.u32 	%r381, %r369;
	mov.u32 	%r351, %r364;
	mov.u32 	%r36, %r363;
	mov.u32 	%r35, %r351;
	mov.u32 	%r37, %r342;
	neg.s32 	%r313, %r7;
	mad.lo.s32 	%r168, %r313, %r315, %r10;
	add.s32 	%r169, %r20, %r168;
	add.s32 	%r319, %r169, %r318;
	add.s32 	%r170, %r20, %r318;
	mul.wide.s32 	%rd69, %r170, 4;
	add.s64 	%rd160, %rd1, %rd69;
	mad.lo.s32 	%r171, %r5, %r129, %r381;
	mul.wide.s32 	%rd70, %r171, 4;
	add.s64 	%rd71, %rd2, %rd70;
	ld.global.f32 	%f153, [%rd71];
	mul.wide.s32 	%rd72, %r37, 4;
	add.s64 	%rd73, %rd1, %rd72;
	st.global.f32 	[%rd73], %f153;

BB0_17:
	mov.f32 	%f10, %f153;
	ld.global.f32 	%f11, [%rd160+-4];
	setp.leu.f32	%p13, %f11, %f10;
	mov.f32 	%f154, %f11;
	@%p13 bra 	BB0_19;

	ld.global.f32 	%f12, [%rd160];
	st.global.f32 	[%rd160], %f11;
	st.global.f32 	[%rd160+-4], %f12;
	mov.f32 	%f154, %f12;

BB0_19:
	mov.f32 	%f152, %f154;
	mov.f32 	%f153, %f152;
	setp.ne.s32	%p14, %r319, 0;
	setp.gt.f32	%p15, %f11, %f10;
	and.pred  	%p16, %p15, %p14;
	add.s32 	%r319, %r319, -1;
	add.s64 	%rd160, %rd160, -4;
	@%p16 bra 	BB0_17;

	mul.wide.s32 	%rd75, %r398, 4;
	add.s64 	%rd76, %rd61, %rd75;
	mul.wide.s32 	%rd77, %r381, 4;
	add.s64 	%rd78, %rd2, %rd77;
	shr.u32 	%r172, %r321, 31;
	add.s32 	%r173, %r321, %r172;
	shr.s32 	%r174, %r173, 1;
	add.s32 	%r175, %r174, %r12;
	mul.wide.s32 	%rd79, %r175, 4;
	add.s64 	%rd21, %rd1, %rd79;
	and.b32  	%r176, %r173, -2;
	sub.s32 	%r177, %r321, %r176;
	cvt.rn.f32.s32	%f14, %r177;
	add.s32 	%r178, %r175, %r177;
	mul.wide.s32 	%rd80, %r178, 4;
	add.s64 	%rd22, %rd1, %rd80;
	ld.global.f32 	%f67, [%rd22+-4];
	ld.global.f32 	%f68, [%rd21+-4];
	fma.rn.f32 	%f69, %f14, %f67, %f68;
	add.s32 	%r179, %r177, 1;
	cvt.rn.f32.s32	%f15, %r179;
	div.rn.f32 	%f70, %f69, %f15;
	ld.global.f32 	%f71, [%rd78];
	sub.f32 	%f72, %f71, %f70;
	ld.global.f32 	%f73, [%rd76];
	mul.f32 	%f74, %f73, %f72;
	cvt.rzi.s32.f32	%r180, %f74;
	mul.wide.s32 	%rd82, %r35, 4;
	add.s64 	%rd83, %rd66, %rd82;
	mov.u32 	%r181, 0;
	max.s32 	%r182, %r181, %r180;
	st.global.u32 	[%rd83], %r182;
	ld.global.f32 	%f75, [%rd22+-4];
	ld.global.f32 	%f76, [%rd21+-4];
	fma.rn.f32 	%f16, %f14, %f75, %f76;
	setp.lt.s32	%p17, %r5, 2;
	@%p17 bra 	BB0_23;

	cvt.rn.f32.s32	%f148, %r5;
	div.rn.f32 	%f77, %f16, %f15;
	sub.f32 	%f78, %f77, %f175;
	div.rn.f32 	%f17, %f78, %f148;
	mov.u32 	%r320, 1;

BB0_22:
	mov.u32 	%r314, 0;
	sub.s32 	%r184, %r398, %r5;
	add.s32 	%r185, %r184, %r320;
	mul.wide.s32 	%rd85, %r185, 4;
	add.s64 	%rd86, %rd61, %rd85;
	add.s32 	%r186, %r320, %r38;
	mul.wide.s32 	%rd87, %r186, 4;
	add.s64 	%rd88, %rd2, %rd87;
	ld.global.f32 	%f79, [%rd88];
	sub.f32 	%f80, %f79, %f175;
	cvt.rn.f32.s32	%f81, %r320;
	fma.rn.f32 	%f82, %f17, %f81, %f80;
	ld.global.f32 	%f83, [%rd86];
	mul.f32 	%f84, %f83, %f82;
	cvt.rzi.s32.f32	%r187, %f84;
	mad.lo.s32 	%r188, %r320, %r2, %r36;
	mul.wide.s32 	%rd90, %r188, 4;
	add.s64 	%rd91, %rd66, %rd90;
	max.s32 	%r190, %r314, %r187;
	st.global.u32 	[%rd91], %r190;
	add.s32 	%r320, %r320, 1;
	setp.lt.s32	%p18, %r320, %r5;
	@%p18 bra 	BB0_22;

BB0_23:
	ld.global.f32 	%f85, [%rd21];
	ld.global.f32 	%f86, [%rd22];
	fma.rn.f32 	%f87, %f14, %f86, %f85;
	div.rn.f32 	%f175, %f87, %f15;
	add.s32 	%r321, %r321, 1;
	add.s32 	%r398, %r398, %r5;
	mad.lo.s32 	%r364, %r2, %r5, %r35;
	add.s32 	%r382, %r381, %r5;
	add.s32 	%r50, %r37, 1;
	setp.lt.s32	%p19, %r50, %r166;
	add.s32 	%r318, %r318, 1;
	mov.u32 	%r342, %r50;
	mov.f32 	%f174, %f175;
	mov.u32 	%r362, %r364;
	mov.u32 	%r363, %r35;
	mov.u32 	%r380, %r382;
	mov.u32 	%r386, %r398;
	mov.u32 	%r397, %r386;
	@%p19 bra 	BB0_16;

BB0_24:
	mov.u32 	%r387, %r397;
	mov.u32 	%r395, %r387;
	mov.u32 	%r378, %r380;
	mov.u32 	%r360, %r362;
	mov.f32 	%f171, %f174;
	mul.lo.s32 	%r56, %r5, %r129;
	sub.s32 	%r57, %r14, %r56;
	setp.ge.s32	%p20, %r378, %r57;
	@%p20 bra 	BB0_55;

	shr.u32 	%r192, %r321, 31;
	add.s32 	%r193, %r321, %r192;
	shr.s32 	%r194, %r193, 1;
	add.s32 	%r195, %r194, %r12;
	mul.wide.s32 	%rd92, %r195, 4;
	add.s64 	%rd23, %rd1, %rd92;
	cvt.rn.f32.s32	%f20, %r5;
	add.s32 	%r58, %r12, 1;
	mul.wide.s32 	%rd93, %r30, 4;
	add.s64 	%rd24, %rd1, %rd93;
	mul.lo.s32 	%r59, %r2, %r5;
	mov.f32 	%f172, %f171;
	mov.u32 	%r361, %r360;
	mov.u32 	%r379, %r378;
	mov.u32 	%r396, %r395;

BB0_26:
	mov.u32 	%r331, 0;
	setp.lt.s32	%p21, %r129, 1;
	@%p21 bra 	BB0_29;

	mad.lo.s32 	%r312, %r129, 2, 1;
	sub.s32 	%r198, %r379, %r56;
	mul.wide.s32 	%rd94, %r198, 4;
	add.s64 	%rd95, %rd2, %rd94;
	ld.global.f32 	%f22, [%rd95];
	mul.lo.s32 	%r204, %r7, %r315;
	mad.lo.s32 	%r207, %r134, %r135, %r136;
	mad.lo.s32 	%r208, %r207, %r312, %r204;
	mul.wide.s32 	%rd96, %r208, 4;
	add.s64 	%rd161, %rd1, %rd96;
	mov.f32 	%f155, 0f42C80000;
	mov.u32 	%r332, 0;
	mov.u32 	%r341, %r12;

BB0_28:
	ld.global.f32 	%f89, [%rd161];
	sub.f32 	%f90, %f22, %f89;
	abs.f32 	%f91, %f90;
	setp.lt.f32	%p22, %f91, %f155;
	selp.f32	%f155, %f91, %f155, %p22;
	selp.b32	%r332, %r341, %r332, %p22;
	add.s64 	%rd161, %rd161, 4;
	add.s32 	%r341, %r341, 1;
	setp.lt.s32	%p23, %r341, %r30;
	mov.u32 	%r331, %r332;
	@%p23 bra 	BB0_28;

BB0_29:
	mov.u32 	%r328, %r331;
	add.s32 	%r209, %r379, %r56;
	mul.wide.s32 	%rd97, %r209, 4;
	add.s64 	%rd98, %rd2, %rd97;
	ld.global.f32 	%f156, [%rd98];
	mul.wide.s32 	%rd99, %r328, 4;
	add.s64 	%rd162, %rd1, %rd99;
	st.global.f32 	[%rd162], %f156;
	setp.eq.s32	%p24, %r328, %r12;
	@%p24 bra 	BB0_46;
	bra.uni 	BB0_30;

BB0_46:
	@%p21 bra 	BB0_50;

	shl.b32 	%r311, %r129, 1;
	add.s32 	%r310, %r311, 1;
	mul.lo.s32 	%r333, %r6, %r300;
	mad.lo.s32 	%r308, %r129, 2, 1;
	mul.wide.s32 	%rd105, %r333, 4;
	add.s64 	%rd106, %rd1, %rd105;
	ld.global.f32 	%f32, [%rd106];
	mul.lo.s32 	%r228, %r7, %r315;
	mad.lo.s32 	%r231, %r134, %r135, %r136;
	mad.lo.s32 	%r232, %r231, %r308, %r228;
	mul.wide.s32 	%rd107, %r232, 4;
	add.s64 	%rd164, %rd1, %rd107;

BB0_48:
	mov.u64 	%rd39, %rd164;
	add.s32 	%r333, %r333, 1;
	ld.global.f32 	%f33, [%rd39+4];
	setp.le.f32	%p40, %f32, %f33;
	@%p40 bra 	BB0_50;

	add.s64 	%rd164, %rd39, 4;
	st.global.f32 	[%rd39+4], %f32;
	st.global.f32 	[%rd39], %f33;
	setp.lt.s32	%p41, %r333, %r30;
	@%p41 bra 	BB0_48;
	bra.uni 	BB0_50;

BB0_30:
	setp.eq.s32	%p25, %r328, %r30;
	@%p25 bra 	BB0_42;
	bra.uni 	BB0_31;

BB0_42:
	setp.le.s32	%p36, %r30, %r58;
	@%p36 bra 	BB0_50;

	mov.u32 	%r307, %nctaid.x;
	mul.lo.s32 	%r306, %r307, %r134;
	shl.b32 	%r305, %r129, 1;
	ld.global.f32 	%f30, [%rd24];
	mul.lo.s32 	%r215, %r306, %r151;
	mad.lo.s32 	%r218, %r134, %r135, %r136;
	mad.lo.s32 	%r219, %r218, %r151, %r305;
	mad.lo.s32 	%r220, %r215, %r315, %r219;
	mul.wide.s32 	%rd104, %r220, 4;
	add.s64 	%rd163, %rd1, %rd104;
	mov.u32 	%r327, %r30;

BB0_44:
	mov.u64 	%rd36, %rd163;
	add.s32 	%r327, %r327, -1;
	ld.global.f32 	%f31, [%rd36+-4];
	setp.ge.f32	%p37, %f30, %f31;
	@%p37 bra 	BB0_50;

	add.s64 	%rd163, %rd36, -4;
	st.global.f32 	[%rd36+-4], %f30;
	st.global.f32 	[%rd36], %f31;
	setp.gt.s32	%p38, %r327, %r58;
	@%p38 bra 	BB0_44;
	bra.uni 	BB0_50;

BB0_31:
	ld.global.f32 	%f26, [%rd162+4];
	setp.ge.f32	%p26, %f156, %f26;
	@%p26 bra 	BB0_33;

	ld.global.f32 	%f92, [%rd162+-4];
	setp.gtu.f32	%p27, %f156, %f92;
	@%p27 bra 	BB0_50;

BB0_33:
	setp.gt.f32	%p28, %f156, %f26;
	@%p28 bra 	BB0_39;

	ld.global.f32 	%f93, [%rd162+-4];
	setp.lt.f32	%p29, %f156, %f93;
	setp.gt.s32	%p30, %r328, %r58;
	and.pred  	%p31, %p29, %p30;
	@!%p31 bra 	BB0_50;
	bra.uni 	BB0_35;

BB0_35:
	mov.u32 	%r330, %r328;

BB0_36:
	mov.u64 	%rd32, %rd162;
	add.s32 	%r330, %r330, -1;
	ld.global.f32 	%f27, [%rd32+-4];
	setp.geu.f32	%p32, %f156, %f27;
	@%p32 bra 	BB0_50;

	add.s64 	%rd162, %rd32, -4;
	st.global.f32 	[%rd32+-4], %f156;
	st.global.f32 	[%rd32], %f27;
	setp.gt.s32	%p33, %r330, %r58;
	@%p33 bra 	BB0_36;
	bra.uni 	BB0_50;

BB0_38:
	mul.wide.s32 	%rd102, %r328, 4;
	add.s64 	%rd103, %rd1, %rd102;
	ld.global.f32 	%f156, [%rd103];

BB0_39:
	mul.wide.s32 	%rd101, %r328, 4;
	add.s64 	%rd34, %rd1, %rd101;
	ld.global.f32 	%f94, [%rd34+4];
	st.global.f32 	[%rd34+4], %f156;
	st.global.f32 	[%rd34], %f94;
	add.s32 	%r71, %r328, 1;
	setp.eq.s32	%p35, %r71, %r30;
	mov.pred 	%p61, 0;
	mov.u32 	%r329, %r30;
	@%p35 bra 	BB0_41;

	ld.global.f32 	%f95, [%rd34+8];
	setp.geu.f32	%p61, %f156, %f95;
	mov.u32 	%r329, %r71;

BB0_41:
	mov.u32 	%r326, %r329;
	mov.u32 	%r328, %r326;
	@!%p61 bra 	BB0_50;
	bra.uni 	BB0_38;

BB0_50:
	mul.wide.s32 	%rd108, %r396, 4;
	add.s64 	%rd109, %rd61, %rd108;
	mul.wide.s32 	%rd110, %r379, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.f32 	%f96, [%rd23];
	ld.global.f32 	%f97, [%rd111];
	sub.f32 	%f98, %f97, %f96;
	ld.global.f32 	%f99, [%rd109];
	mul.f32 	%f100, %f99, %f98;
	cvt.rzi.s32.f32	%r233, %f100;
	mul.wide.s32 	%rd112, %r361, 4;
	add.s64 	%rd113, %rd66, %rd112;
	mov.u32 	%r234, 0;
	max.s32 	%r235, %r234, %r233;
	st.global.u32 	[%rd113], %r235;
	ld.global.f32 	%f173, [%rd23];
	setp.lt.s32	%p42, %r5, 2;
	@%p42 bra 	BB0_54;

	sub.f32 	%f101, %f173, %f172;
	div.rn.f32 	%f35, %f101, %f20;
	sub.s32 	%r78, %r396, %r5;
	sub.s32 	%r79, %r379, %r5;
	sub.s32 	%r80, %r361, %r59;
	mov.u32 	%r334, 1;

BB0_52:
	add.s32 	%r238, %r78, %r334;
	mul.wide.s32 	%rd114, %r238, 4;
	add.s64 	%rd115, %rd61, %rd114;
	add.s32 	%r239, %r79, %r334;
	mul.wide.s32 	%rd116, %r239, 4;
	add.s64 	%rd117, %rd2, %rd116;
	ld.global.f32 	%f102, [%rd117];
	sub.f32 	%f103, %f102, %f172;
	cvt.rn.f32.s32	%f104, %r334;
	fma.rn.f32 	%f105, %f35, %f104, %f103;
	ld.global.f32 	%f106, [%rd115];
	mul.f32 	%f107, %f106, %f105;
	cvt.rzi.s32.f32	%r240, %f107;
	mad.lo.s32 	%r241, %r334, %r2, %r80;
	mul.wide.s32 	%rd118, %r241, 4;
	add.s64 	%rd119, %rd66, %rd118;
	max.s32 	%r243, %r234, %r240;
	st.global.u32 	[%rd119], %r243;
	add.s32 	%r334, %r334, 1;
	setp.lt.s32	%p43, %r334, %r5;
	@%p43 bra 	BB0_52;

	ld.global.f32 	%f173, [%rd23];

BB0_54:
	mov.f32 	%f172, %f173;
	add.s32 	%r361, %r361, %r59;
	add.s32 	%r396, %r396, %r5;
	add.s32 	%r379, %r379, %r5;
	setp.lt.s32	%p44, %r379, %r57;
	mov.f32 	%f171, %f172;
	mov.u32 	%r360, %r361;
	mov.u32 	%r378, %r379;
	mov.u32 	%r395, %r396;
	@%p44 bra 	BB0_26;

BB0_55:
	mov.u32 	%r393, %r395;
	mov.u32 	%r376, %r378;
	mov.u32 	%r358, %r360;
	mov.f32 	%f169, %f171;
	add.s32 	%r347, %r321, -1;
	setp.ge.s32	%p45, %r376, %r14;
	@%p45 bra 	BB0_68;

	cvt.rn.f32.s32	%f39, %r5;
	mul.lo.s32 	%r90, %r2, %r5;
	add.s32 	%r91, %r12, -1;
	mov.f32 	%f170, %f169;
	mov.u32 	%r359, %r358;
	mov.u32 	%r377, %r376;
	mov.u32 	%r394, %r393;

BB0_57:
	mov.u32 	%r345, 0;
	add.s32 	%r96, %r91, %r347;
	setp.ge.s32	%p46, %r12, %r96;
	@%p46 bra 	BB0_60;

	mad.lo.s32 	%r304, %r129, 2, 1;
	sub.s32 	%r246, %r377, %r56;
	mul.wide.s32 	%rd120, %r246, 4;
	add.s64 	%rd121, %rd2, %rd120;
	ld.global.f32 	%f41, [%rd121];
	mul.lo.s32 	%r252, %r7, %r315;
	mad.lo.s32 	%r255, %r134, %r135, %r136;
	mad.lo.s32 	%r256, %r255, %r304, %r252;
	mul.wide.s32 	%rd122, %r256, 4;
	add.s64 	%rd165, %rd1, %rd122;
	mov.f32 	%f157, 0f42C80000;
	mov.u32 	%r345, 0;
	mov.u32 	%r340, %r12;

BB0_59:
	ld.global.f32 	%f109, [%rd165];
	sub.f32 	%f110, %f41, %f109;
	abs.f32 	%f111, %f110;
	setp.lt.f32	%p47, %f111, %f157;
	selp.f32	%f157, %f111, %f157, %p47;
	selp.b32	%r345, %r340, %r345, %p47;
	add.s64 	%rd165, %rd165, 4;
	add.s32 	%r340, %r340, 1;
	setp.lt.s32	%p48, %r340, %r96;
	@%p48 bra 	BB0_59;

BB0_60:
	setp.ge.s32	%p49, %r345, %r30;
	@%p49 bra 	BB0_63;

	mul.wide.s32 	%rd123, %r345, 4;
	add.s64 	%rd166, %rd1, %rd123;
	ld.global.f32 	%f44, [%rd166];

BB0_62:
	mov.u64 	%rd47, %rd166;
	add.s64 	%rd166, %rd47, 4;
	ld.global.f32 	%f112, [%rd47+4];
	st.global.f32 	[%rd47+4], %f44;
	st.global.f32 	[%rd47], %f112;
	add.s32 	%r345, %r345, 1;
	setp.lt.s32	%p50, %r345, %r30;
	@%p50 bra 	BB0_62;

BB0_63:
	mul.wide.s32 	%rd124, %r394, 4;
	add.s64 	%rd125, %rd61, %rd124;
	mul.wide.s32 	%rd126, %r377, 4;
	add.s64 	%rd127, %rd2, %rd126;
	shr.u32 	%r257, %r347, 31;
	add.s32 	%r258, %r347, %r257;
	shr.s32 	%r259, %r258, 1;
	add.s32 	%r260, %r259, %r12;
	mul.wide.s32 	%rd128, %r260, 4;
	add.s64 	%rd49, %rd1, %rd128;
	and.b32  	%r261, %r258, -2;
	sub.s32 	%r262, %r347, %r261;
	cvt.rn.f32.s32	%f45, %r262;
	add.s32 	%r263, %r260, %r262;
	mul.wide.s32 	%rd129, %r263, 4;
	add.s64 	%rd130, %rd1, %rd129;
	ld.global.f32 	%f113, [%rd130];
	ld.global.f32 	%f114, [%rd49];
	fma.rn.f32 	%f115, %f45, %f113, %f114;
	add.s32 	%r264, %r262, 1;
	cvt.rn.f32.s32	%f46, %r264;
	div.rn.f32 	%f116, %f115, %f46;
	ld.global.f32 	%f117, [%rd127];
	sub.f32 	%f118, %f117, %f116;
	ld.global.f32 	%f119, [%rd125];
	mul.f32 	%f120, %f119, %f118;
	cvt.rzi.s32.f32	%r265, %f120;
	mul.wide.s32 	%rd131, %r359, 4;
	add.s64 	%rd132, %rd66, %rd131;
	mov.u32 	%r266, 0;
	max.s32 	%r267, %r266, %r265;
	st.global.u32 	[%rd132], %r267;
	ld.global.f32 	%f158, [%rd49+4];
	ld.global.f32 	%f159, [%rd49];
	fma.rn.f32 	%f49, %f45, %f158, %f159;
	setp.lt.s32	%p51, %r5, 2;
	@%p51 bra 	BB0_67;

	div.rn.f32 	%f121, %f49, %f46;
	sub.f32 	%f122, %f121, %f170;
	div.rn.f32 	%f50, %f122, %f39;
	sub.s32 	%r104, %r394, %r5;
	sub.s32 	%r105, %r377, %r5;
	sub.s32 	%r106, %r359, %r90;
	mov.u32 	%r346, 1;

BB0_65:
	add.s32 	%r270, %r104, %r346;
	mul.wide.s32 	%rd133, %r270, 4;
	add.s64 	%rd134, %rd61, %rd133;
	add.s32 	%r271, %r105, %r346;
	mul.wide.s32 	%rd135, %r271, 4;
	add.s64 	%rd136, %rd2, %rd135;
	ld.global.f32 	%f123, [%rd136];
	sub.f32 	%f124, %f123, %f170;
	cvt.rn.f32.s32	%f125, %r346;
	fma.rn.f32 	%f126, %f50, %f125, %f124;
	ld.global.f32 	%f127, [%rd134];
	mul.f32 	%f128, %f127, %f126;
	cvt.rzi.s32.f32	%r272, %f128;
	mad.lo.s32 	%r273, %r346, %r2, %r106;
	mul.wide.s32 	%rd137, %r273, 4;
	add.s64 	%rd138, %rd66, %rd137;
	max.s32 	%r275, %r266, %r272;
	st.global.u32 	[%rd138], %r275;
	add.s32 	%r346, %r346, 1;
	setp.lt.s32	%p52, %r346, %r5;
	@%p52 bra 	BB0_65;

	ld.global.f32 	%f159, [%rd49];
	ld.global.f32 	%f158, [%rd49+4];

BB0_67:
	fma.rn.f32 	%f129, %f45, %f158, %f159;
	div.rn.f32 	%f170, %f129, %f46;
	add.s32 	%r359, %r359, %r90;
	add.s32 	%r394, %r394, %r5;
	add.s32 	%r347, %r347, -1;
	add.s32 	%r377, %r377, %r5;
	setp.lt.s32	%p53, %r377, %r14;
	mov.f32 	%f169, %f170;
	mov.u32 	%r358, %r359;
	mov.u32 	%r376, %r377;
	mov.u32 	%r393, %r394;
	@%p53 bra 	BB0_57;

BB0_68:
	sub.s32 	%r117, %r376, %r5;
	mul.lo.s32 	%r277, %r2, %r5;
	sub.s32 	%r118, %r358, %r277;
	sub.s32 	%r119, %r393, %r5;
	sub.s32 	%r278, %r130, %r119;
	add.s32 	%r399, %r278, -1;
	add.s32 	%r279, %r130, -1;
	mul.wide.s32 	%rd139, %r279, 4;
	add.s64 	%rd140, %rd61, %rd139;
	add.s32 	%r280, %r14, -1;
	mul.wide.s32 	%rd141, %r280, 4;
	add.s64 	%rd142, %rd2, %rd141;
	shr.u32 	%r281, %r347, 31;
	add.s32 	%r282, %r347, %r281;
	shr.s32 	%r283, %r282, 1;
	add.s32 	%r284, %r283, %r12;
	mul.wide.s32 	%rd143, %r284, 4;
	add.s64 	%rd144, %rd1, %rd143;
	and.b32  	%r285, %r282, -2;
	sub.s32 	%r286, %r347, %r285;
	cvt.rn.f32.s32	%f130, %r286;
	ld.global.f32 	%f131, [%rd144+4];
	ld.global.f32 	%f132, [%rd144];
	fma.rn.f32 	%f133, %f130, %f131, %f132;
	add.s32 	%r287, %r286, 1;
	cvt.rn.f32.s32	%f134, %r287;
	div.rn.f32 	%f135, %f133, %f134;
	ld.global.f32 	%f136, [%rd142];
	sub.f32 	%f137, %f136, %f135;
	ld.global.f32 	%f138, [%rd140];
	mul.f32 	%f139, %f138, %f137;
	cvt.rzi.s32.f32	%r288, %f139;
	mad.lo.s32 	%r289, %r399, %r2, %r118;
	mul.wide.s32 	%rd145, %r289, 4;
	add.s64 	%rd146, %rd66, %rd145;
	st.global.u32 	[%rd146], %r288;
	cvt.rn.f32.s32	%f140, %r399;
	rcp.rn.f32 	%f57, %f140;
	setp.gt.s32	%p54, %r399, 1;
	add.s32 	%r400, %r2, %r118;
	setp.lt.s32	%p55, %r400, %r133;
	and.pred  	%p56, %p54, %p55;
	mov.u32 	%r401, 1;
	@!%p56 bra 	BB0_70;
	bra.uni 	BB0_69;

BB0_69:
	mov.u32 	%r302, 0;
	add.s32 	%r290, %r401, %r119;
	mul.wide.s32 	%rd147, %r290, 4;
	add.s64 	%rd148, %rd61, %rd147;
	add.s32 	%r291, %r117, %r401;
	mul.wide.s32 	%rd149, %r291, 4;
	add.s64 	%rd150, %rd2, %rd149;
	ld.global.f32 	%f141, [%rd150];
	sub.f32 	%f142, %f141, %f169;
	cvt.rn.f32.s32	%f143, %r401;
	mul.f32 	%f144, %f57, %f143;
	sub.f32 	%f145, %f142, %f144;
	ld.global.f32 	%f146, [%rd148];
	mul.f32 	%f147, %f146, %f145;
	cvt.rzi.s32.f32	%r292, %f147;
	mul.wide.s32 	%rd151, %r400, 4;
	add.s64 	%rd152, %rd66, %rd151;
	max.s32 	%r294, %r302, %r292;
	st.global.u32 	[%rd152], %r294;
	add.s32 	%r401, %r401, 1;
	setp.lt.s32	%p57, %r401, %r399;
	mad.lo.s32 	%r400, %r401, %r2, %r118;
	setp.lt.s32	%p58, %r400, %r133;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	BB0_69;

BB0_70:
	ld.param.u32 	%r298, [medianKernel_param_0];
	mov.u32 	%r297, %nctaid.x;
	mad.lo.s32 	%r126, %r297, %r134, %r6;
	setp.lt.s32	%p60, %r126, %r298;
	add.s32 	%r315, %r315, 1;
	mov.u32 	%r365, %r126;
	@%p60 bra 	BB0_2;

BB0_71:
	ret;
}


