

================================================================
== Vivado HLS Report for 'filtep'
================================================================
* Date:           Sat May 27 21:23:12 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     47|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      2|
|Register         |        -|      -|     101|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     101|     49|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |adpcm_main_mul_32cud_U5  |adpcm_main_mul_32cud  |        0|      4|  0|   0|
    |adpcm_main_mul_32cud_U6  |adpcm_main_mul_32cud  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |pl_1_fu_82_p2  |     +    |      0|  0|  47|          47|          47|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|  47|          47|          47|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   2|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   2|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   7|   0|    7|          0|
    |pl_reg_116     |  47|   0|   47|          0|
    |tmp_s_reg_121  |  47|   0|   47|          0|
    +---------------+----+----+-----+-----------+
    |Total          | 101|   0|  101|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    filtep    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    filtep    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    filtep    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    filtep    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    filtep    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    filtep    | return value |
|ap_return  | out |   32| ap_ctrl_hs |    filtep    | return value |
|rlt1       |  in |   32|   ap_none  |     rlt1     |    scalar    |
|al1        |  in |   32|   ap_none  |      al1     |    scalar    |
|rlt2       |  in |   32|   ap_none  |     rlt2     |    scalar    |
|al2        |  in |   32|   ap_none  |      al2     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

