

================================================================
== Vitis HLS Report for 'convert_net_axis_to_axis_512_s'
================================================================
* Date:           Sat Mar 18 14:40:35 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_rx_data_V_last_V, i64 %m_axis_rx_data_V_strb_V, i64 %m_axis_rx_data_V_keep_V, i512 %m_axis_rx_data_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %m_axis_rx_data_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 10 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %tmp_i, void %convert_net_axis_to_axis<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:81]   --->   Operation 11 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.16ns)   --->   "%tmp = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %m_axis_rx_data_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 12 'read' 'tmp' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inputWord_data_V = trunc i1024 %tmp" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:83]   --->   Operation 13 'trunc' 'inputWord_data_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %tmp, i32 512, i32 575" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:83]   --->   Operation 14 'partselect' 'inputWord_keep_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tmp, i32 576" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:83]   --->   Operation 15 'bitselect' 'inputWord_last_V' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_rx_data_V_data_V, i64 %m_axis_rx_data_V_keep_V, i64 %m_axis_rx_data_V_strb_V, i1 %m_axis_rx_data_V_last_V, i512 %inputWord_data_V, i64 %inputWord_keep_V, i64 0, i1 %inputWord_last_V"   --->   Operation 16 'write' 'write_ln304' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_rx_data_V_data_V, i64 %m_axis_rx_data_V_keep_V, i64 %m_axis_rx_data_V_strb_V, i1 %m_axis_rx_data_V_last_V, i512 %inputWord_data_V, i64 %inputWord_keep_V, i64 0, i1 %inputWord_last_V"   --->   Operation 17 'write' 'write_ln304' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln88 = br void %convert_net_axis_to_axis<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:88]   --->   Operation 18 'br' 'br_ln88' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_rx_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specpipeline_ln0  (specpipeline ) [ 0000]
tmp_i             (nbreadreq    ) [ 0111]
br_ln81           (br           ) [ 0000]
tmp               (read         ) [ 0000]
inputWord_data_V  (trunc        ) [ 0111]
inputWord_keep_V  (partselect   ) [ 0111]
inputWord_last_V  (bitselect    ) [ 0111]
write_ln304       (write        ) [ 0000]
br_ln88           (br           ) [ 0000]
ret_ln0           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_rx_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_rx_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_rx_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_rx_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_rx_data_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_i_nbreadreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1024" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1024" slack="0"/>
<pin id="54" dir="0" index="1" bw="1024" slack="0"/>
<pin id="55" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="0" index="3" bw="64" slack="0"/>
<pin id="63" dir="0" index="4" bw="1" slack="0"/>
<pin id="64" dir="0" index="5" bw="512" slack="1"/>
<pin id="65" dir="0" index="6" bw="64" slack="1"/>
<pin id="66" dir="0" index="7" bw="1" slack="0"/>
<pin id="67" dir="0" index="8" bw="1" slack="1"/>
<pin id="68" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="inputWord_data_V_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1024" slack="0"/>
<pin id="77" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="inputWord_data_V/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="inputWord_keep_V_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1024" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="0" index="3" bw="11" slack="0"/>
<pin id="84" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="inputWord_keep_V/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="inputWord_last_V_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="1024" slack="0"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="inputWord_last_V/1 "/>
</bind>
</comp>

<comp id="97" class="1005" name="tmp_i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="101" class="1005" name="inputWord_data_V_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="512" slack="1"/>
<pin id="103" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="inputWord_data_V "/>
</bind>
</comp>

<comp id="106" class="1005" name="inputWord_keep_V_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="1"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputWord_keep_V "/>
</bind>
</comp>

<comp id="111" class="1005" name="inputWord_last_V_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="inputWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="20" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="69"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="78"><net_src comp="52" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="52" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="52" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="44" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="75" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="58" pin=5"/></net>

<net id="109"><net_src comp="79" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="114"><net_src comp="89" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="58" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_rx_data_V_data_V | {3 }
	Port: m_axis_rx_data_V_keep_V | {3 }
	Port: m_axis_rx_data_V_strb_V | {3 }
	Port: m_axis_rx_data_V_last_V | {3 }
 - Input state : 
	Port: convert_net_axis_to_axis<512> : m_axis_rx_data_internal | {1 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
| nbreadreq|  tmp_i_nbreadreq_fu_44 |
|----------|------------------------|
|   read   |     tmp_read_fu_52     |
|----------|------------------------|
|   write  |     grp_write_fu_58    |
|----------|------------------------|
|   trunc  | inputWord_data_V_fu_75 |
|----------|------------------------|
|partselect| inputWord_keep_V_fu_79 |
|----------|------------------------|
| bitselect| inputWord_last_V_fu_89 |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|inputWord_data_V_reg_101|   512  |
|inputWord_keep_V_reg_106|   64   |
|inputWord_last_V_reg_111|    1   |
|      tmp_i_reg_97      |    1   |
+------------------------+--------+
|          Total         |   578  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   578  |
+-----------+--------+
|   Total   |   578  |
+-----------+--------+
