OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/pinarizmir/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.15_13.40.42/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ZeroToFiveCounter
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1237
Number of terminals:      19
Number of snets:          2
Number of nets:           226

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 117.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12831.
[INFO DRT-0033] mcon shape region query size = 3096.
[INFO DRT-0033] met1 shape region query size = 3067.
[INFO DRT-0033] via shape region query size = 580.
[INFO DRT-0033] met2 shape region query size = 348.
[INFO DRT-0033] via2 shape region query size = 464.
[INFO DRT-0033] met3 shape region query size = 365.
[INFO DRT-0033] via3 shape region query size = 464.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 327 pins.
[INFO DRT-0081]   Complete 99 unique inst patterns.
[INFO DRT-0084]   Complete 375 groups.
#scanned instances     = 1237
#unique  instances     = 117
#stdCellGenAp          = 2728
#stdCellValidPlanarAp  = 44
#stdCellValidViaAp     = 1977
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 704
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:07, memory = 124.97 (MB), peak = 124.97 (MB)

Number of guides:     2740

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 756.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 747.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 481.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 116.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 33.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1270 vertical wires in 1 frboxes and 865 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 229 vertical wires in 1 frboxes and 302 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 131.68 (MB), peak = 131.68 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 131.68 (MB), peak = 131.68 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 140.56 (MB).
    Completing 20% with 47 violations.
    elapsed time = 00:00:03, memory = 146.75 (MB).
    Completing 30% with 101 violations.
    elapsed time = 00:00:07, memory = 152.90 (MB).
    Completing 40% with 197 violations.
    elapsed time = 00:00:11, memory = 154.91 (MB).
[INFO DRT-0199]   Number of violations = 342.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        1     25     29      1      0
Recheck              0     42     33      9      1
Short                0    148     53      0      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 495.57 (MB), peak = 495.57 (MB)
Total wire length = 17029 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6708 um.
Total wire length on LAYER met2 = 6925 um.
Total wire length on LAYER met3 = 2343 um.
Total wire length on LAYER met4 = 917 um.
Total wire length on LAYER met5 = 133 um.
Total number of vias = 2379.
Up-via summary (total 2379):

-----------------------
 FR_MASTERSLICE       0
            li1     920
           met1    1204
           met2     187
           met3      64
           met4       4
-----------------------
                   2379


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 342 violations.
    elapsed time = 00:00:00, memory = 495.57 (MB).
    Completing 20% with 342 violations.
    elapsed time = 00:00:00, memory = 495.57 (MB).
    Completing 30% with 342 violations.
    elapsed time = 00:00:00, memory = 495.82 (MB).
    Completing 40% with 342 violations.
    elapsed time = 00:00:00, memory = 495.82 (MB).
    Completing 50% with 338 violations.
    elapsed time = 00:00:00, memory = 499.95 (MB).
    Completing 60% with 338 violations.
    elapsed time = 00:00:01, memory = 499.95 (MB).
    Completing 70% with 311 violations.
    elapsed time = 00:00:01, memory = 499.95 (MB).
    Completing 80% with 311 violations.
    elapsed time = 00:00:03, memory = 499.95 (MB).
    Completing 90% with 260 violations.
    elapsed time = 00:00:10, memory = 499.95 (MB).
    Completing 100% with 216 violations.
    elapsed time = 00:00:10, memory = 499.95 (MB).
[INFO DRT-0199]   Number of violations = 216.
Viol/Layer        met1   met2   met3
Metal Spacing        8     36      1
Short              150     20      1
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:10, memory = 502.89 (MB), peak = 502.89 (MB)
Total wire length = 16959 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6742 um.
Total wire length on LAYER met2 = 6903 um.
Total wire length on LAYER met3 = 2262 um.
Total wire length on LAYER met4 = 918 um.
Total wire length on LAYER met5 = 133 um.
Total number of vias = 2372.
Up-via summary (total 2372):

-----------------------
 FR_MASTERSLICE       0
            li1     920
           met1    1197
           met2     187
           met3      64
           met4       4
-----------------------
                   2372


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 216 violations.
    elapsed time = 00:00:00, memory = 502.89 (MB).
    Completing 20% with 216 violations.
    elapsed time = 00:00:00, memory = 502.89 (MB).
    Completing 30% with 216 violations.
    elapsed time = 00:00:00, memory = 502.89 (MB).
    Completing 40% with 216 violations.
    elapsed time = 00:00:00, memory = 505.21 (MB).
    Completing 50% with 212 violations.
    elapsed time = 00:00:00, memory = 505.21 (MB).
    Completing 60% with 212 violations.
    elapsed time = 00:00:03, memory = 523.89 (MB).
    Completing 70% with 227 violations.
    elapsed time = 00:00:03, memory = 523.89 (MB).
    Completing 80% with 227 violations.
    elapsed time = 00:00:04, memory = 523.89 (MB).
    Completing 90% with 213 violations.
    elapsed time = 00:00:11, memory = 523.89 (MB).
    Completing 100% with 187 violations.
    elapsed time = 00:00:11, memory = 523.89 (MB).
[INFO DRT-0199]   Number of violations = 187.
Viol/Layer        met1   met2
Metal Spacing        7     21
Short              136     23
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:12, memory = 523.89 (MB), peak = 523.89 (MB)
Total wire length = 16969 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6791 um.
Total wire length on LAYER met2 = 6878 um.
Total wire length on LAYER met3 = 2267 um.
Total wire length on LAYER met4 = 898 um.
Total wire length on LAYER met5 = 133 um.
Total number of vias = 2362.
Up-via summary (total 2362):

-----------------------
 FR_MASTERSLICE       0
            li1     920
           met1    1197
           met2     180
           met3      61
           met4       4
-----------------------
                   2362


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 187 violations.
    elapsed time = 00:00:03, memory = 523.89 (MB).
    Completing 20% with 186 violations.
    elapsed time = 00:00:05, memory = 523.89 (MB).
    Completing 30% with 142 violations.
    elapsed time = 00:00:07, memory = 523.89 (MB).
    Completing 40% with 90 violations.
    elapsed time = 00:00:11, memory = 523.89 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1   met2
Metal Spacing        2      3
Short               16      6
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 523.89 (MB), peak = 523.89 (MB)
Total wire length = 16957 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6301 um.
Total wire length on LAYER met2 = 6746 um.
Total wire length on LAYER met3 = 2727 um.
Total wire length on LAYER met4 = 1049 um.
Total wire length on LAYER met5 = 133 um.
Total number of vias = 2511.
Up-via summary (total 2511):

-----------------------
 FR_MASTERSLICE       0
            li1     920
           met1    1237
           met2     265
           met3      85
           met4       4
-----------------------
                   2511


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:02, memory = 523.89 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:02, memory = 523.89 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:02, memory = 523.89 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:03, memory = 523.89 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:03, memory = 523.89 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1
Metal Spacing        2
Min Hole             1
Short                8
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 523.89 (MB), peak = 523.89 (MB)
Total wire length = 16970 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6263 um.
Total wire length on LAYER met2 = 6732 um.
Total wire length on LAYER met3 = 2770 um.
Total wire length on LAYER met4 = 1070 um.
Total wire length on LAYER met5 = 133 um.
Total number of vias = 2520.
Up-via summary (total 2520):

-----------------------
 FR_MASTERSLICE       0
            li1     920
           met1    1229
           met2     277
           met3      90
           met4       4
-----------------------
                   2520


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 523.89 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 523.89 (MB), peak = 523.89 (MB)
Total wire length = 16968 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6266 um.
Total wire length on LAYER met2 = 6731 um.
Total wire length on LAYER met3 = 2767 um.
Total wire length on LAYER met4 = 1070 um.
Total wire length on LAYER met5 = 133 um.
Total number of vias = 2517.
Up-via summary (total 2517):

-----------------------
 FR_MASTERSLICE       0
            li1     920
           met1    1228
           met2     275
           met3      90
           met4       4
-----------------------
                   2517


[INFO DRT-0198] Complete detail routing.
Total wire length = 16968 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6266 um.
Total wire length on LAYER met2 = 6731 um.
Total wire length on LAYER met3 = 2767 um.
Total wire length on LAYER met4 = 1070 um.
Total wire length on LAYER met5 = 133 um.
Total number of vias = 2517.
Up-via summary (total 2517):

-----------------------
 FR_MASTERSLICE       0
            li1     920
           met1    1228
           met2     275
           met3      90
           met4       4
-----------------------
                   2517


[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:49, memory = 523.89 (MB), peak = 523.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.15_13.40.42/results/routing/ZeroToFiveCounter.odb'…
Writing netlist to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.15_13.40.42/results/routing/ZeroToFiveCounter.nl.v'…
Writing powered netlist to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.15_13.40.42/results/routing/ZeroToFiveCounter.pnl.v'…
Writing layout to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.15_13.40.42/results/routing/ZeroToFiveCounter.def'…
