basename: file_edit
edit_type: concatenate
concatenate_type: array
default:
  log_level: DEBUG
  config:
    overwrite:
      output: true
input:
- output_filename: ~
  output_basename: FST2L095_FST1L095
  output_dir: ~
  file_extension: dat
  filename: ~
  input_files:
  - - decks/FST2F_FST1F_00.deck
    - decks/FST2F_FST1F_01.deck
    - decks/FST2F_FST1F_02.deck
    - decks/FST2L095_FST1L095_03.deck
    - decks/FST2L095_FST1L095_04.deck
    - decks/FST2F_FST1F_05.deck
    - decks/FST2F_FST1F_06.deck
    - decks/FST2F_FST1F_07.deck
    - decks/_08.deck
  - - decks/FST2F_FST1F_HWL_00.deck
    - decks/FST2F_FST1F_01.deck
    - decks/FST2F_FST1F_02.deck
    - decks/FST2L095_FST1L095_03.deck
    - decks/FST2L095_FST1L095_04.deck
    - decks/FST2F_FST1F_HWL_05.deck
    - decks/FST2F_FST1F_06.deck
    - decks/FST2F_FST1F_07.deck
    - decks/_08.deck
  - - decks/FST2F_FST1F_LWL_00.deck
    - decks/FST2F_FST1F_01.deck
    - decks/FST2F_FST1F_02.deck
    - decks/FST2L095_FST1L095_03.deck
    - decks/FST2L095_FST1L095_04.deck
    - decks/FST2F_FST1F_LWL_05.deck
    - decks/FST2F_FST1F_06.deck
    - decks/FST2F_FST1F_07.deck
    - decks/_08.deck
  input_file_labels:
  - MWL
  - HWL
  - LWL
  batch:
    flag: true
    extension: false
    content: C:\Program Files\ANSYS Inc\v182\aqwa\bin\winx64\aqwa.exe /nowind
- output_filename: ~
  output_basename: FST2L015_FST1L015
  output_dir: ~
  file_extension: dat
  filename: ~
  input_files:
  - - decks/FST2L_FST1L_00.deck
    - decks/FST2L_FST1L_01.deck
    - decks/FST2L_FST1L_02.deck
    - decks/FST2L015_FST1L015_03.deck
    - decks/FST2L015_FST1L015_04.deck
    - decks/FST2L_FST1L_05.deck
    - decks/FST2L_FST1L_06.deck
    - decks/FST2L_FST1L_07.deck
    - decks/_08.deck
  - - decks/FST2L_FST1L_HWL_00.deck
    - decks/FST2L_FST1L_01.deck
    - decks/FST2L_FST1L_02.deck
    - decks/FST2L015_FST1L015_03.deck
    - decks/FST2L015_FST1L015_04.deck
    - decks/FST2L_FST1L_HWL_05.deck
    - decks/FST2L_FST1L_06.deck
    - decks/FST2L_FST1L_07.deck
    - decks/_08.deck
  - - decks/FST2L_FST1L_LWL_00.deck
    - decks/FST2L_FST1L_01.deck
    - decks/FST2L_FST1L_02.deck
    - decks/FST2L015_FST1L015_03.deck
    - decks/FST2L015_FST1L015_04.deck
    - decks/FST2L_FST1L_LWL_05.deck
    - decks/FST2L_FST1L_06.deck
    - decks/FST2L_FST1L_07.deck
    - decks/_08.deck
  input_file_labels:
  - MWL
  - HWL
  - LWL
  batch:
    flag: true
    extension: false
    content: C:\Program Files\ANSYS Inc\v182\aqwa\bin\winx64\aqwa.exe /nowind
Analysis:
  basename: file_edit
  analysis_root_folder: .
  file_name: au_preproc_dat
  file_name_for_overwrite: au_preproc_dat
  log_folder: .\logs
  start_time: 2025-07-16 14:03:33.449156
  cfg_array_file_names: ~
  DefaultInputFile: ~
  CustomInputFile: .\au_preproc_dat.yml
  result_folder: .\results
  result_data_folder: .\results\Data
  result_plot_folder: .\results\Plot
  fe_folder: .\results
file_edit:
  output_filename:
  - - FST2L095_FST1L095_MWL
    - FST2L095_FST1L095_HWL
    - FST2L095_FST1L095_LWL
  - - FST2L015_FST1L015_MWL
    - FST2L015_FST1L015_HWL
    - FST2L015_FST1L015_LWL
  batch_filename:
  - .\au_preproc_dat_1.bat
