# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 08:30:41 on Oct 13,2025
# vlog -reportprogress 300 sipo.v "+acc" 
# -- Compiling module sipo
# -- Compiling module sipo_tb
# 
# Top level modules:
# 	sipo_tb
# End time: 08:30:42 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim sipo_tb 
# Start time: 08:30:42 on Oct 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sipo_tb(fast)
# Loading work.sipo(fast)
# clk=0 rst=0 se_in=1 mod=0 pa_out=0000 $time=0
# clk=1 rst=1 se_in=1 mod=0 pa_out=0000 $time=10
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=15
# clk=0 rst=1 se_in=0 mod=0 pa_out=0000 $time=20
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=30
# clk=1 rst=1 se_in=1 mod=0 pa_out=0000 $time=35
# clk=0 rst=1 se_in=1 mod=0 pa_out=0000 $time=40
# clk=1 rst=1 se_in=1 mod=0 pa_out=0000 $time=50
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=55
# clk=0 rst=1 se_in=0 mod=0 pa_out=0000 $time=60
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=70
# clk=0 rst=1 se_in=0 mod=1 pa_out=0000 $time=80
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=90
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=100
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=110
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=120
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=130
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=140
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=150
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=160
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=170
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=180
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=190
# ** Note: $stop    : sipo.v(63)
#    Time: 200 ns  Iteration: 0  Instance: /sipo_tb
# Break in Module sipo_tb at sipo.v line 63
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 08:34:03 on Oct 13,2025
# vlog -reportprogress 300 sipo.v "+acc" 
# -- Compiling module sipo
# -- Compiling module sipo_tb
# 
# Top level modules:
# 	sipo_tb
# End time: 08:34:03 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:34:07 on Oct 13,2025, Elapsed time: 0:03:25
# Errors: 0, Warnings: 0
# vsim sipo_tb 
# Start time: 08:34:07 on Oct 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sipo_tb(fast)
# Loading work.sipo(fast)
# clk=0 rst=0 se_in=x mod=0 pa_out=0000 $time=0
# clk=1 rst=1 se_in=1 mod=0 pa_out=0000 $time=10
# clk=0 rst=1 se_in=1 mod=0 pa_out=0000 $time=20
# clk=0 rst=1 se_in=0 mod=0 pa_out=0000 $time=25
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=30
# clk=0 rst=1 se_in=0 mod=0 pa_out=0000 $time=40
# clk=0 rst=1 se_in=1 mod=0 pa_out=0000 $time=45
# clk=1 rst=1 se_in=1 mod=0 pa_out=0000 $time=50
# clk=0 rst=1 se_in=1 mod=0 pa_out=0000 $time=60
# clk=0 rst=1 se_in=0 mod=0 pa_out=0000 $time=65
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=70
# clk=0 rst=1 se_in=0 mod=1 pa_out=0000 $time=80
# clk=1 rst=1 se_in=0 mod=1 pa_out=010x $time=90
# clk=0 rst=1 se_in=0 mod=1 pa_out=010x $time=100
# clk=1 rst=1 se_in=0 mod=1 pa_out=010x $time=110
# clk=0 rst=1 se_in=0 mod=1 pa_out=010x $time=120
# clk=1 rst=1 se_in=0 mod=1 pa_out=010x $time=130
# clk=0 rst=1 se_in=0 mod=1 pa_out=010x $time=140
# clk=1 rst=1 se_in=0 mod=1 pa_out=010x $time=150
# clk=0 rst=1 se_in=0 mod=1 pa_out=010x $time=160
# clk=1 rst=1 se_in=0 mod=1 pa_out=010x $time=170
# clk=0 rst=1 se_in=0 mod=1 pa_out=010x $time=180
# clk=1 rst=1 se_in=0 mod=1 pa_out=010x $time=190
# ** Note: $stop    : sipo.v(64)
#    Time: 200 ns  Iteration: 0  Instance: /sipo_tb
# Break in Module sipo_tb at sipo.v line 64
# Causality operation skipped due to absence of debug database file
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 08:37:33 on Oct 13,2025
# vlog -reportprogress 300 sipo.v "+acc" 
# -- Compiling module sipo
# -- Compiling module sipo_tb
# 
# Top level modules:
# 	sipo_tb
# End time: 08:37:34 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 08:37:36 on Oct 13,2025, Elapsed time: 0:03:29
# Errors: 0, Warnings: 1
# vsim sipo_tb 
# Start time: 08:37:36 on Oct 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sipo_tb(fast)
# Loading work.sipo(fast)
# clk=0 rst=0 se_in=x mod=0 pa_out=0000 $time=0
# clk=1 rst=1 se_in=1 mod=0 pa_out=0000 $time=10
# clk=0 rst=1 se_in=1 mod=0 pa_out=0000 $time=20
# clk=0 rst=1 se_in=0 mod=0 pa_out=0000 $time=25
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=30
# clk=0 rst=1 se_in=0 mod=0 pa_out=0000 $time=40
# clk=0 rst=1 se_in=1 mod=0 pa_out=0000 $time=45
# clk=1 rst=1 se_in=1 mod=0 pa_out=0000 $time=50
# clk=0 rst=1 se_in=1 mod=0 pa_out=0000 $time=60
# clk=0 rst=1 se_in=0 mod=0 pa_out=0000 $time=65
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=70
# clk=0 rst=1 se_in=0 mod=1 pa_out=0000 $time=80
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=90
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=100
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=110
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=120
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=130
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=140
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=150
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=160
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=170
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=180
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=190
# ** Note: $stop    : sipo.v(65)
#    Time: 200 ns  Iteration: 0  Instance: /sipo_tb
# Break in Module sipo_tb at sipo.v line 65
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 08:38:44 on Oct 13,2025
# vlog -reportprogress 300 sipo.v "+acc" 
# -- Compiling module sipo
# -- Compiling module sipo_tb
# 
# Top level modules:
# 	sipo_tb
# End time: 08:38:44 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:38:47 on Oct 13,2025, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim sipo_tb 
# Start time: 08:38:47 on Oct 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sipo_tb(fast)
# Loading work.sipo(fast)
# clk=0 rst=0 se_in=x mod=0 pa_out=0000 $time=0
# clk=1 rst=1 se_in=1 mod=0 pa_out=0000 $time=10
# clk=0 rst=1 se_in=1 mod=0 pa_out=0000 $time=20
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=30
# clk=0 rst=1 se_in=0 mod=0 pa_out=0000 $time=40
# clk=1 rst=1 se_in=1 mod=0 pa_out=0000 $time=50
# clk=0 rst=1 se_in=1 mod=0 pa_out=0000 $time=60
# clk=1 rst=1 se_in=0 mod=0 pa_out=0000 $time=70
# clk=0 rst=1 se_in=0 mod=1 pa_out=0000 $time=80
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=90
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=100
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=110
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=120
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=130
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=140
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=150
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=160
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=170
# clk=0 rst=1 se_in=0 mod=1 pa_out=0101 $time=180
# clk=1 rst=1 se_in=0 mod=1 pa_out=0101 $time=190
# ** Note: $stop    : sipo.v(65)
#    Time: 200 ns  Iteration: 0  Instance: /sipo_tb
# Break in Module sipo_tb at sipo.v line 65
# End time: 08:45:02 on Oct 13,2025, Elapsed time: 0:06:15
# Errors: 0, Warnings: 0
