Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  4 12:55:38 2021
| Host         : DESKTOP-K1L16CN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (13)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.950        0.000                      0                  383        0.181        0.000                      0                  383        4.500        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.950        0.000                      0                  383        0.181        0.000                      0                  383        4.500        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 3.196ns (52.530%)  route 2.888ns (47.470%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.260 r  door_lock_code/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.260    door_lock_code/counter_reg[28]_i_1_n_6
    SLICE_X6Y27          FDRE                                         r  door_lock_code/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.878    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  door_lock_code/counter_reg[29]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    15.210    door_lock_code/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 3.188ns (52.467%)  route 2.888ns (47.533%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.252 r  door_lock_code/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.252    door_lock_code/counter_reg[28]_i_1_n_4
    SLICE_X6Y27          FDRE                                         r  door_lock_code/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.878    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  door_lock_code/counter_reg[31]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    15.210    door_lock_code/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 3.112ns (51.865%)  route 2.888ns (48.135%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.176 r  door_lock_code/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.176    door_lock_code/counter_reg[28]_i_1_n_5
    SLICE_X6Y27          FDRE                                         r  door_lock_code/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.878    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  door_lock_code/counter_reg[30]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    15.210    door_lock_code/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 3.092ns (51.704%)  route 2.888ns (48.296%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.156 r  door_lock_code/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.156    door_lock_code/counter_reg[28]_i_1_n_7
    SLICE_X6Y27          FDRE                                         r  door_lock_code/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.506    14.878    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  door_lock_code/counter_reg[28]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.109    15.210    door_lock_code/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 3.079ns (51.599%)  route 2.888ns (48.401%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.143 r  door_lock_code/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.143    door_lock_code/counter_reg[24]_i_1_n_6
    SLICE_X6Y26          FDRE                                         r  door_lock_code/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.505    14.877    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  door_lock_code/counter_reg[25]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.109    15.209    door_lock_code/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 3.071ns (51.534%)  route 2.888ns (48.466%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.135 r  door_lock_code/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.135    door_lock_code/counter_reg[24]_i_1_n_4
    SLICE_X6Y26          FDRE                                         r  door_lock_code/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.505    14.877    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  door_lock_code/counter_reg[27]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.109    15.209    door_lock_code/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 2.995ns (50.908%)  route 2.888ns (49.092%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.059 r  door_lock_code/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.059    door_lock_code/counter_reg[24]_i_1_n_5
    SLICE_X6Y26          FDRE                                         r  door_lock_code/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.505    14.877    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  door_lock_code/counter_reg[26]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.109    15.209    door_lock_code/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 2.975ns (50.740%)  route 2.888ns (49.260%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.039 r  door_lock_code/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.039    door_lock_code/counter_reg[24]_i_1_n_7
    SLICE_X6Y26          FDRE                                         r  door_lock_code/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.505    14.877    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  door_lock_code/counter_reg[24]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.109    15.209    door_lock_code/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.962ns (50.631%)  route 2.888ns (49.369%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.026 r  door_lock_code/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.026    door_lock_code/counter_reg[20]_i_1_n_6
    SLICE_X6Y25          FDRE                                         r  door_lock_code/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.503    14.875    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  door_lock_code/counter_reg[21]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.109    15.207    door_lock_code/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 2.954ns (50.563%)  route 2.888ns (49.437%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.624     5.176    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  door_lock_code/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.694 f  door_lock_code/counter_reg[2]/Q
                         net (fo=3, routed)           1.153     6.847    door_lock_code/counter_reg[2]
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.971    door_lock_code/i__carry_i_7_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.758    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.717     9.589    door_lock_code/load
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.124     9.713 r  door_lock_code/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.713    door_lock_code/counter[0]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.226 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.694 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.703    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.018 r  door_lock_code/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.018    door_lock_code/counter_reg[20]_i_1_n_4
    SLICE_X6Y25          FDRE                                         r  door_lock_code/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.503    14.875    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  door_lock_code/counter_reg[23]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.109    15.207    door_lock_code/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  4.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.560     1.473    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  door_lock_code/entered_password_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  door_lock_code/entered_password_reg[11]/Q
                         net (fo=3, routed)           0.127     1.742    door_lock_code/entered_password[11]
    SLICE_X8Y18          FDRE                                         r  door_lock_code/current_password_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.829     1.987    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  door_lock_code/current_password_reg[11]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.052     1.560    door_lock_code/current_password_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.081%)  route 0.158ns (52.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.558     1.471    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  door_lock_code/entered_password_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  door_lock_code/entered_password_reg[15]/Q
                         net (fo=3, routed)           0.158     1.771    door_lock_code/entered_password[15]
    SLICE_X8Y20          FDRE                                         r  door_lock_code/current_password_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.827     1.985    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  door_lock_code/current_password_reg[15]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.083     1.569    door_lock_code/current_password_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 keyboard_decoder0/s_btn_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder0/decoder_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.548%)  route 0.149ns (44.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.590     1.503    keyboard_decoder0/CLK
    SLICE_X5Y16          FDRE                                         r  keyboard_decoder0/s_btn_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  keyboard_decoder0/s_btn_in_reg[0]/Q
                         net (fo=4, routed)           0.149     1.793    keyboard_decoder0/s_btn_in[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  keyboard_decoder0/decoder_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    keyboard_decoder0/decoder_out[3]
    SLICE_X6Y17          FDRE                                         r  keyboard_decoder0/decoder_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.858     2.016    keyboard_decoder0/CLK
    SLICE_X6Y17          FDRE                                         r  keyboard_decoder0/decoder_out_reg[3]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.120     1.636    keyboard_decoder0/decoder_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.707%)  route 0.182ns (56.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.560     1.473    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  door_lock_code/entered_password_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  door_lock_code/entered_password_reg[9]/Q
                         net (fo=3, routed)           0.182     1.796    door_lock_code/entered_password[9]
    SLICE_X9Y18          FDRE                                         r  door_lock_code/current_password_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.829     1.987    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  door_lock_code/current_password_reg[9]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.076     1.584    door_lock_code/current_password_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 door_lock_code/s_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/s_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.587     1.500    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  door_lock_code/s_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  door_lock_code/s_cnt_reg[6]/Q
                         net (fo=8, routed)           0.083     1.712    door_lock_code/clk_en0/Q[6]
    SLICE_X7Y19          LUT6 (Prop_lut6_I1_O)        0.099     1.811 r  door_lock_code/clk_en0/s_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.811    door_lock_code/clk_en0_n_0
    SLICE_X7Y19          FDRE                                         r  door_lock_code/s_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.856     2.014    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  door_lock_code/s_cnt_reg[7]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.092     1.592    door_lock_code/s_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 door_lock_code/FSM_onehot_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/display_o_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.111%)  route 0.170ns (44.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.558     1.471    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  door_lock_code/FSM_onehot_s_state_reg[1]/Q
                         net (fo=23, routed)          0.170     1.806    door_lock_code/FSM_onehot_s_state_reg_n_0_[1]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  door_lock_code/display_o[8]_i_1/O
                         net (fo=1, routed)           0.000     1.851    door_lock_code/display_o[8]_i_1_n_0
    SLICE_X10Y22         FDSE                                         r  door_lock_code/display_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.825     1.983    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  door_lock_code/display_o_reg[8]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X10Y22         FDSE (Hold_fdse_C_D)         0.121     1.625    door_lock_code/display_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 door_lock_code/FSM_onehot_s_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.450%)  route 0.176ns (48.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.555     1.468    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  door_lock_code/FSM_onehot_s_state_reg[3]/Q
                         net (fo=11, routed)          0.176     1.785    door_lock_code/FSM_onehot_s_state_reg_n_0_[3]
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.045     1.830 r  door_lock_code/FSM_onehot_s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    door_lock_code/FSM_onehot_s_state[0]_i_1_n_0
    SLICE_X8Y23          FDSE                                         r  door_lock_code/FSM_onehot_s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.823     1.981    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y23          FDSE                                         r  door_lock_code/FSM_onehot_s_state_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X8Y23          FDSE (Hold_fdse_C_D)         0.120     1.602    door_lock_code/FSM_onehot_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 door_lock_code/FSM_onehot_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/display_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.822%)  route 0.172ns (45.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.558     1.471    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  door_lock_code/FSM_onehot_s_state_reg[1]/Q
                         net (fo=23, routed)          0.172     1.808    door_lock_code/FSM_onehot_s_state_reg_n_0_[1]
    SLICE_X10Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  door_lock_code/display_o[10]_i_1/O
                         net (fo=1, routed)           0.000     1.853    door_lock_code/display_o[10]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  door_lock_code/display_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.825     1.983    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  door_lock_code/display_o_reg[10]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.120     1.624    door_lock_code/display_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.239%)  route 0.183ns (52.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.560     1.473    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  door_lock_code/entered_password_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  door_lock_code/entered_password_reg[7]/Q
                         net (fo=3, routed)           0.183     1.821    door_lock_code/entered_password[7]
    SLICE_X9Y18          FDRE                                         r  door_lock_code/current_password_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.829     1.987    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  door_lock_code/current_password_reg[7]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.075     1.583    door_lock_code/current_password_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 door_lock_code/FSM_onehot_s_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.528%)  route 0.174ns (45.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.556     1.469    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y23          FDSE                                         r  door_lock_code/FSM_onehot_s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDSE (Prop_fdse_C_Q)         0.164     1.633 r  door_lock_code/FSM_onehot_s_state_reg[0]/Q
                         net (fo=13, routed)          0.174     1.808    door_lock_code/FSM_onehot_s_state_reg[6]_0[0]
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.853 r  door_lock_code/FSM_onehot_s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    door_lock_code/FSM_onehot_s_state[1]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.825     1.983    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.120     1.604    door_lock_code/FSM_onehot_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y21     door_lock_code/FSM_onehot_s_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21     door_lock_code/clk_en0/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24     door_lock_code/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24     door_lock_code/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24     door_lock_code/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20     door_lock_code/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y25     door_lock_code/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y25     door_lock_code/counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y25     door_lock_code/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21     door_lock_code/FSM_onehot_s_state_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20     door_lock_code/current_password_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20     door_lock_code/current_password_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20     door_lock_code/current_password_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20     door_lock_code/current_password_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22     door_lock_code/entered_password_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22     door_lock_code/entered_password_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22     door_lock_code/entered_password_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20    door_lock_code/set_new_password_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y22    driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21     door_lock_code/FSM_onehot_s_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24     door_lock_code/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24     door_lock_code/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24     door_lock_code/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25     door_lock_code/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25     door_lock_code/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25     door_lock_code/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25     door_lock_code/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26     door_lock_code/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26     door_lock_code/counter_reg[25]/C



