ISim log file
Running: /home/ise/Pruebas/alu/testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/Pruebas/alu/testbench_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/sum/, width 3 of formal port xi is not equal to width 4 of actual constant.
WARNING:  For instance uut/sum/, width 3 of formal port yi is not equal to width 4 of actual constant.
WARNING:  For instance uut/sum/, width 1 of formal port Sel is not equal to width 32 of actual constant.
WARNING:  For instance uut/res/, width 3 of formal port xi is not equal to width 4 of actual constant.
WARNING:  For instance uut/res/, width 3 of formal port yi is not equal to width 4 of actual constant.
WARNING:  For instance uut/res/, width 1 of formal port Sel is not equal to width 32 of actual constant.
WARNING: File "/home/ise/Pruebas/alu/alu.v" Line 36.  For instance uut/dp/, width 4 of formal port BCD is not equal to width 16 of actual variable int_bcd. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
