<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="equation_check" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 08 18 17:10:15.758" version="5.6" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="equation_check.lpc" type="lpc" modified="2014 08 18 17:10:12.358"/>
		<File name="equation_check.v" type="top_level_verilog" modified="2014 08 18 17:10:12.574"/>
		<File name="equation_check_tmpl.v" type="template_verilog" modified="2014 08 18 17:10:12.575"/>
  </Package>
</DiamondModule>
