
*** Running vivado
    with args -log ulp_ii_level1_wire_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_ii_level1_wire_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ulp_ii_level1_wire_0.tcl -notrace
INFO: Dispatch client connection id - 43863
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2092.477 ; gain = 129.047 ; free physical = 408 ; free virtual = 12802
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/xo/ip_repo/xilinx_com_hls_atax_0_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0' will take precedence over the same IP in location /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_ii_level1_wire_0
Command: synth_design -top ulp_ii_level1_wire_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2073366
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3729.688 ; gain = 370.766 ; free physical = 326 ; free virtual = 16107
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level1_wire_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/synth/ulp_ii_level1_wire_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ii_level1_wire' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/6fd1/src/ii_level1_wire.v:12]
INFO: [Synth 8-6157] synthesizing module 'ii_level1_wire_pxi_ii_core_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/src/ii_level1_wire_pxi_ii_core_0/synth/ii_level1_wire_pxi_ii_core_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/synth/bd_1860.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_aclk_ctrl_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_0/synth/bd_1860_ip_aclk_ctrl_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_aclk_ctrl_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_0/synth/bd_1860_ip_aclk_ctrl_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_aclk_data_u2s_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_3/synth/bd_1860_ip_aclk_data_u2s_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_aclk_data_u2s_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_3/synth/bd_1860_ip_aclk_data_u2s_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_aclk_freerun_ref_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_2/synth/bd_1860_ip_aclk_freerun_ref_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_aclk_freerun_ref_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_2/synth/bd_1860_ip_aclk_freerun_ref_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_aclk_pcie_user_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_1/synth/bd_1860_ip_aclk_pcie_user_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_aclk_pcie_user_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_1/synth/bd_1860_ip_aclk_pcie_user_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_aresetn_ctrl_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_4/synth/bd_1860_ip_aresetn_ctrl_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_v1_0_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/e13f/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_v1_0_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/e13f/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_aresetn_ctrl_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_4/synth/bd_1860_ip_aresetn_ctrl_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_aresetn_data_u2s_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_6/synth/bd_1860_ip_aresetn_data_u2s_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_aresetn_data_u2s_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_6/synth/bd_1860_ip_aresetn_data_u2s_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_aresetn_pcie_user_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_5/synth/bd_1860_ip_aresetn_pcie_user_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_aresetn_pcie_user_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_5/synth/bd_1860_ip_aresetn_pcie_user_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_data_ddr4_calib_complete_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_33/synth/bd_1860_ip_data_ddr4_calib_complete_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_data_ddr4_calib_complete_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_33/synth/bd_1860_ip_data_ddr4_calib_complete_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_data_satellite_ctrl_data_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_34/synth/bd_1860_ip_data_satellite_ctrl_data_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_v1_0_0__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/e13f/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_v1_0_0__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/e13f/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_data_satellite_ctrl_data_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_34/synth/bd_1860_ip_data_satellite_ctrl_data_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_ip_irq_kernel_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_35/synth/bd_1860_ip_irq_kernel_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_v1_0_0__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/e13f/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_v1_0_0__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/e13f/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_ip_irq_kernel_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_35/synth/bd_1860_ip_irq_kernel_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_ctrl_mgmt_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_8/synth/bd_1860_m_ip_axi_ctrl_mgmt_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_ctrl_mgmt_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_8/synth/bd_1860_m_ip_axi_ctrl_mgmt_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_ctrl_mgmt_01_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_10/synth/bd_1860_m_ip_axi_ctrl_mgmt_01_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_ctrl_mgmt_01_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_10/synth/bd_1860_m_ip_axi_ctrl_mgmt_01_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_ctrl_user_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_12/synth/bd_1860_m_ip_axi_ctrl_user_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized3' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized3' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_ctrl_user_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_12/synth/bd_1860_m_ip_axi_ctrl_user_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_ctrl_user_01_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_14/synth/bd_1860_m_ip_axi_ctrl_user_01_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_ctrl_user_01_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_14/synth/bd_1860_m_ip_axi_ctrl_user_01_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_ctrl_user_02_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_16/synth/bd_1860_m_ip_axi_ctrl_user_02_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_ctrl_user_02_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_16/synth/bd_1860_m_ip_axi_ctrl_user_02_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_ctrl_user_03_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_18/synth/bd_1860_m_ip_axi_ctrl_user_03_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_ctrl_user_03_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_18/synth/bd_1860_m_ip_axi_ctrl_user_03_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_ctrl_user_debug_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_20/synth/bd_1860_m_ip_axi_ctrl_user_debug_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_ctrl_user_debug_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_20/synth/bd_1860_m_ip_axi_ctrl_user_debug_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_data_c2h_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_22/synth/bd_1860_m_ip_axi_data_c2h_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized4' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized4' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized5' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized5' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized6' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized6' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized7' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized7' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_data_c2h_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_22/synth/bd_1860_m_ip_axi_data_c2h_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_data_h2c_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_24/synth/bd_1860_m_ip_axi_data_h2c_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_data_h2c_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_24/synth/bd_1860_m_ip_axi_data_h2c_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_data_h2c_01_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_26/synth/bd_1860_m_ip_axi_data_h2c_01_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_data_h2c_01_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_26/synth/bd_1860_m_ip_axi_data_h2c_01_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_data_h2c_02_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_28/synth/bd_1860_m_ip_axi_data_h2c_02_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_data_h2c_02_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_28/synth/bd_1860_m_ip_axi_data_h2c_02_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_data_h2c_03_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_30/synth/bd_1860_m_ip_axi_data_h2c_03_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_data_h2c_03_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_30/synth/bd_1860_m_ip_axi_data_h2c_03_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_m_ip_axi_data_u2s_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_32/synth/bd_1860_m_ip_axi_data_u2s_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_m_ip_axi_data_u2s_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_32/synth/bd_1860_m_ip_axi_data_u2s_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_ctrl_mgmt_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_7/synth/bd_1860_s_ip_axi_ctrl_mgmt_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_ctrl_mgmt_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_7/synth/bd_1860_s_ip_axi_ctrl_mgmt_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_ctrl_mgmt_01_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_9/synth/bd_1860_s_ip_axi_ctrl_mgmt_01_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_ctrl_mgmt_01_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_9/synth/bd_1860_s_ip_axi_ctrl_mgmt_01_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_ctrl_user_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_11/synth/bd_1860_s_ip_axi_ctrl_user_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_ctrl_user_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_11/synth/bd_1860_s_ip_axi_ctrl_user_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_ctrl_user_01_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_13/synth/bd_1860_s_ip_axi_ctrl_user_01_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_ctrl_user_01_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_13/synth/bd_1860_s_ip_axi_ctrl_user_01_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_ctrl_user_02_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_15/synth/bd_1860_s_ip_axi_ctrl_user_02_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_ctrl_user_02_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_15/synth/bd_1860_s_ip_axi_ctrl_user_02_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_ctrl_user_03_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_17/synth/bd_1860_s_ip_axi_ctrl_user_03_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_ctrl_user_03_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_17/synth/bd_1860_s_ip_axi_ctrl_user_03_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_ctrl_user_debug_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_19/synth/bd_1860_s_ip_axi_ctrl_user_debug_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_ctrl_user_debug_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_19/synth/bd_1860_s_ip_axi_ctrl_user_debug_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_data_c2h_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_21/synth/bd_1860_s_ip_axi_data_c2h_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_data_c2h_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_21/synth/bd_1860_s_ip_axi_data_c2h_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_data_h2c_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_23/synth/bd_1860_s_ip_axi_data_h2c_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_data_h2c_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_23/synth/bd_1860_s_ip_axi_data_h2c_00_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_data_h2c_01_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_25/synth/bd_1860_s_ip_axi_data_h2c_01_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_data_h2c_01_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_25/synth/bd_1860_s_ip_axi_data_h2c_01_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_data_h2c_02_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_27/synth/bd_1860_s_ip_axi_data_h2c_02_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_data_h2c_02_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_27/synth/bd_1860_s_ip_axi_data_h2c_02_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_data_h2c_03_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_29/synth/bd_1860_s_ip_axi_data_h2c_03_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_data_h2c_03_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_29/synth/bd_1860_s_ip_axi_data_h2c_03_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_1860_s_ip_axi_data_u2s_00_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_31/synth/bd_1860_s_ip_axi_data_u2s_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860_s_ip_axi_data_u2s_00_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_31/synth/bd_1860_s_ip_axi_data_u2s_00_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_1860' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/synth/bd_1860.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ii_level1_wire_pxi_ii_core_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/src/ii_level1_wire_pxi_ii_core_0/synth/ii_level1_wire_pxi_ii_core_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ii_level1_wire' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/6fd1/src/ii_level1_wire.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level1_wire_0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/synth/ulp_ii_level1_wire_0.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_28_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_28_axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_28_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_28_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3850.500 ; gain = 491.578 ; free physical = 331 ; free virtual = 15694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3859.406 ; gain = 500.484 ; free physical = 623 ; free virtual = 15943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3859.406 ; gain = 500.484 ; free physical = 623 ; free virtual = 15943
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3859.406 ; gain = 0.000 ; free physical = 354 ; free virtual = 15398
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/src/ii_level1_wire_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4011.684 ; gain = 29.688 ; free physical = 271 ; free virtual = 12508
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/src/ii_level1_wire_ooc.xdc] for cell 'inst'
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/uuid_stamp.xdc] for cell 'inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/uuid_stamp.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/uuid_stamp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_7/bd_1860_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_7/bd_1860_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_7/bd_1860_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_8/bd_1860_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_8/bd_1860_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_8/bd_1860_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_9/bd_1860_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_9/bd_1860_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_9/bd_1860_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_10/bd_1860_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_10/bd_1860_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_10/bd_1860_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_11/bd_1860_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_11/bd_1860_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_11/bd_1860_s_ip_axi_ctrl_user_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_12/bd_1860_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_12/bd_1860_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_12/bd_1860_m_ip_axi_ctrl_user_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_13/bd_1860_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_13/bd_1860_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_13/bd_1860_s_ip_axi_ctrl_user_01_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_14/bd_1860_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_14/bd_1860_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_14/bd_1860_m_ip_axi_ctrl_user_01_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_15/bd_1860_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_15/bd_1860_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_15/bd_1860_s_ip_axi_ctrl_user_02_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_16/bd_1860_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_16/bd_1860_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_16/bd_1860_m_ip_axi_ctrl_user_02_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_17/bd_1860_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_17/bd_1860_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_17/bd_1860_s_ip_axi_ctrl_user_03_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_18/bd_1860_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_18/bd_1860_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_18/bd_1860_m_ip_axi_ctrl_user_03_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_19/bd_1860_s_ip_axi_ctrl_user_debug_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_debug_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_19/bd_1860_s_ip_axi_ctrl_user_debug_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_debug_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_19/bd_1860_s_ip_axi_ctrl_user_debug_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_20/bd_1860_m_ip_axi_ctrl_user_debug_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_debug_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_20/bd_1860_m_ip_axi_ctrl_user_debug_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_debug_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_20/bd_1860_m_ip_axi_ctrl_user_debug_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_21/bd_1860_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_21/bd_1860_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_21/bd_1860_s_ip_axi_data_c2h_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_22/bd_1860_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_22/bd_1860_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_22/bd_1860_m_ip_axi_data_c2h_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_23/bd_1860_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_23/bd_1860_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_23/bd_1860_s_ip_axi_data_h2c_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_24/bd_1860_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_24/bd_1860_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_24/bd_1860_m_ip_axi_data_h2c_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_25/bd_1860_s_ip_axi_data_h2c_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_h2c_01/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_25/bd_1860_s_ip_axi_data_h2c_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_h2c_01/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_25/bd_1860_s_ip_axi_data_h2c_01_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_26/bd_1860_m_ip_axi_data_h2c_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_h2c_01/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_26/bd_1860_m_ip_axi_data_h2c_01_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_h2c_01/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_26/bd_1860_m_ip_axi_data_h2c_01_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_27/bd_1860_s_ip_axi_data_h2c_02_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_h2c_02/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_27/bd_1860_s_ip_axi_data_h2c_02_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_h2c_02/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_27/bd_1860_s_ip_axi_data_h2c_02_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_28/bd_1860_m_ip_axi_data_h2c_02_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_h2c_02/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_28/bd_1860_m_ip_axi_data_h2c_02_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_h2c_02/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_28/bd_1860_m_ip_axi_data_h2c_02_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_29/bd_1860_s_ip_axi_data_h2c_03_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_h2c_03/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_29/bd_1860_s_ip_axi_data_h2c_03_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_h2c_03/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_29/bd_1860_s_ip_axi_data_h2c_03_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_30/bd_1860_m_ip_axi_data_h2c_03_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_h2c_03/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_30/bd_1860_m_ip_axi_data_h2c_03_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_h2c_03/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_30/bd_1860_m_ip_axi_data_h2c_03_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_31/bd_1860_s_ip_axi_data_u2s_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_u2s_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_31/bd_1860_s_ip_axi_data_u2s_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/s_ip_axi_data_u2s_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_31/bd_1860_s_ip_axi_data_u2s_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_32/bd_1860_m_ip_axi_data_u2s_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_u2s_00/inst'
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_32/bd_1860_m_ip_axi_data_u2s_00_0_clocks.xdc] for cell 'inst/pxi_ii_core/inst/m_ip_axi_data_u2s_00/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level1_wire_0/bd_0/ip/ip_32/bd_1860_m_ip_axi_data_u2s_00_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_ii_level1_wire_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_ii_level1_wire_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4011.684 ; gain = 0.000 ; free physical = 275 ; free virtual = 12107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:01 . Memory (MB): peak = 4011.684 ; gain = 0.000 ; free physical = 274 ; free virtual = 11810
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 4011.684 ; gain = 652.762 ; free physical = 362 ; free virtual = 10452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 4011.684 ; gain = 652.762 ; free physical = 370 ; free virtual = 10452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 122).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 125).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 128).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 131).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 134).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 137).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 140).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 143).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 146).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 149).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 152).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 155).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_debug_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 158).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_debug_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 161).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 164).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 167).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 170).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 173).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_h2c_01/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 176).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_h2c_01/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 179).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_h2c_02/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 182).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_h2c_02/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 185).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_h2c_03/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 188).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_h2c_03/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 191).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_u2s_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 194).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_u2s_00/inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 197).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/dont_touch.xdc, line 203).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_aclk_ctrl_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_aclk_pcie_user_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_aclk_freerun_ref_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_aclk_data_u2s_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_aresetn_ctrl_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_aresetn_pcie_user_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_aresetn_data_u2s_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_debug_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_debug_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_h2c_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_h2c_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_h2c_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_h2c_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_h2c_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_h2c_03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/s_ip_axi_data_u2s_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/m_ip_axi_data_u2s_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_data_ddr4_calib_complete_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_data_satellite_ctrl_data_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pxi_ii_core/inst/ip_irq_kernel_00. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 4011.684 ; gain = 652.762 ; free physical = 324 ; free virtual = 10440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 4011.684 ; gain = 652.762 ; free physical = 347 ; free virtual = 10222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4011.684 ; gain = 652.762 ; free physical = 276 ; free virtual = 8479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 4209.449 ; gain = 850.527 ; free physical = 299 ; free virtual = 8051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 4244.020 ; gain = 885.098 ; free physical = 311 ; free virtual = 7332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:26 . Memory (MB): peak = 4267.980 ; gain = 909.059 ; free physical = 312 ; free virtual = 7176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:37 . Memory (MB): peak = 4270.949 ; gain = 912.027 ; free physical = 611 ; free virtual = 9638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:37 . Memory (MB): peak = 4270.949 ; gain = 912.027 ; free physical = 610 ; free virtual = 9638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 4270.949 ; gain = 912.027 ; free physical = 499 ; free virtual = 9549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 4270.949 ; gain = 912.027 ; free physical = 491 ; free virtual = 9544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 4270.949 ; gain = 912.027 ; free physical = 488 ; free virtual = 9542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:38 . Memory (MB): peak = 4270.949 ; gain = 912.027 ; free physical = 427 ; free virtual = 9493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:38 . Memory (MB): peak = 4270.949 ; gain = 912.027 ; free physical = 423 ; free virtual = 9489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 4270.949 ; gain = 759.750 ; free physical = 355 ; free virtual = 9425
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:38 . Memory (MB): peak = 4270.957 ; gain = 912.027 ; free physical = 340 ; free virtual = 9411
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4270.957 ; gain = 0.000 ; free physical = 305 ; free virtual = 8604
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4404.488 ; gain = 0.000 ; free physical = 402 ; free virtual = 7745
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6a20912e
INFO: [Common 17-83] Releasing license: Synthesis
172 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:12 . Memory (MB): peak = 4418.426 ; gain = 2217.387 ; free physical = 556 ; free virtual = 7867
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3271.078; main = 2950.515; forked = 320.563
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5246.098; main = 4418.430; forked = 978.113
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/ulp_ii_level1_wire_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4458.445 ; gain = 40.020 ; free physical = 307 ; free virtual = 7006
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4458.445 ; gain = 0.000 ; free physical = 508 ; free virtual = 5863
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_ii_level1_wire_0, cache-ID = 96f1c4cb41f0dd77
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
INFO: [Common 17-1381] The checkpoint '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level1_wire_0_synth_1/ulp_ii_level1_wire_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4458.445 ; gain = 0.000 ; free physical = 339 ; free virtual = 5481
INFO: [runtcl-4] Executing : report_utilization -file ulp_ii_level1_wire_0_utilization_synth.rpt -pb ulp_ii_level1_wire_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4458.445 ; gain = 0.000 ; free physical = 316 ; free virtual = 4973
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 17:05:50 2024...
