
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010345                       # Number of seconds simulated (Second)
simTicks                                  10345199000                       # Number of ticks simulated (Tick)
finalTick                                 10345199000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     72.99                       # Real time elapsed on the host (Second)
hostTickRate                                141727837                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     666932                       # Number of bytes of host memory used (Byte)
simInsts                                     34932178                       # Number of instructions simulated (Count)
simOps                                       69036779                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   478566                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     945794                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         20690399                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        73031010                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       46                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       71662372                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  28109                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              3994263                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6029304                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  28                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            20463868                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.501898                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.329035                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2917489     14.26%     14.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1871607      9.15%     23.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2433795     11.89%     35.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3338382     16.31%     51.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2707938     13.23%     64.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2253592     11.01%     75.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2607208     12.74%     88.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1505787      7.36%     95.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    828070      4.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20463868                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1565974     90.40%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     90.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  28776      1.66%     92.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     92.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    122      0.01%     92.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  8910      0.51%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                49      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                1      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     92.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  98070      5.66%     98.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1346      0.08%     98.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             12494      0.72%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            16539      0.95%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       866527      1.21%      1.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55354622     77.24%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        89549      0.12%     78.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        910452      1.27%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       366999      0.51%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       279293      0.39%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          338      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       164768      0.23%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       242670      0.34%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       278528      0.39%     81.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        16384      0.02%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       262144      0.37%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7015335      9.79%     91.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4732161      6.60%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       601960      0.84%     99.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       480642      0.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       71662372                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.463557                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1732281                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.024173                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                160012370                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                74252170                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        68486327                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   5536626                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2773466                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2724400                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    69726377                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2801749                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          71287495                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       7577619                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    374871                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12747613                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8406017                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5169994                       # Number of stores executed (Count)
system.cpu.numRate                           3.445438                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           13023                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          226531                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    34932178                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      69036779                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.592302                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.592302                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.688328                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.688328                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  108507331                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  56613994                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     3579846                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    2069464                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    42947319                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   22757822                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  27187128                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        7655997                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5304753                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       245892                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        24085                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 9273910                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           7442782                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146601                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              5191691                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 5145634                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.991129                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  533804                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          109692                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             108764                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              928                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          175                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         3771818                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            138069                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     19913812                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.466779                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.901857                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3465882     17.40%     17.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3136649     15.75%     33.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2389987     12.00%     45.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3190786     16.02%     61.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1687668      8.47%     69.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          712216      3.58%     73.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          388704      1.95%     75.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          631538      3.17%     78.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4310382     21.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     19913812                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             34932178                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               69036779                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12465518                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7353093                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          12                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8157686                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    2719796                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    65681969                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                491730                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       850896      1.23%      1.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     53144293     76.98%     78.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        89549      0.13%     78.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       882475      1.28%     79.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       360603      0.52%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       279104      0.40%     80.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          336      0.00%     80.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       164462      0.24%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       242487      0.35%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       278528      0.40%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        16384      0.02%     81.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       262144      0.38%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6758208      9.79%     91.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4632678      6.71%     98.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       594885      0.86%     99.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       479747      0.69%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     69036779                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4310382                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       11757661                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11757661                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11757661                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11757661                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        11590                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           11590                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        11590                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          11590                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    713685998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    713685998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    713685998                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    713685998                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     11769251                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      11769251                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     11769251                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     11769251                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000985                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000985                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000985                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000985                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61577.739258                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 61577.739258                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61577.739258                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 61577.739258                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          524                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      37.428571                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         2032                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              2032                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         5447                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          5447                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         5447                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         5447                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         6143                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         6143                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         6143                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         6143                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    358111499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    358111499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    358111499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    358111499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58295.865050                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58295.865050                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58295.865050                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58295.865050                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   2120                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6647434                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6647434                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         9391                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          9391                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    588305000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    588305000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6656825                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6656825                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001411                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001411                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 62645.618145                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 62645.618145                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         5445                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         5445                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         3946                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         3946                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    234977500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    234977500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000593                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000593                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59548.276736                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59548.276736                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5110227                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5110227                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2199                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2199                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    125380998                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    125380998                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5112426                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5112426                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000430                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000430                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 57017.279673                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57017.279673                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2197                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2197                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    123133999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    123133999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000430                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000430                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 56046.426491                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 56046.426491                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          3639.280398                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11763804                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               6143                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1914.993326                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  3639.280398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.888496                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.888496                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4023                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          951                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         1402                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4         1527                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.982178                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           23544645                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          23544645                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  5267810                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3395414                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  10558222                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1099909                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 142513                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4859762                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  8649                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               74664703                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 39084                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            5651726                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       37867803                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     9273910                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5788202                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      14660099                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  302304                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           709                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           23                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   4779877                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 35048                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20463868                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.739309                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.553849                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  8089474     39.53%     39.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   857704      4.19%     43.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   690631      3.37%     47.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   562781      2.75%     49.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1238182      6.05%     55.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   985730      4.82%     60.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   487247      2.38%     63.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   628396      3.07%     66.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6923723     33.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20463868                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.448223                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.830211                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4744472                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4744472                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4744472                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4744472                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        35405                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           35405                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        35405                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          35405                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    722047000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    722047000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    722047000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    722047000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4779877                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4779877                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4779877                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4779877                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.007407                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.007407                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.007407                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.007407                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 20393.927411                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 20393.927411                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 20393.927411                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 20393.927411                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          366                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             61                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        25168                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             25168                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         9747                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          9747                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         9747                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         9747                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        25658                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        25658                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        25658                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        25658                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    591291000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    591291000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    591291000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    591291000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005368                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005368                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005368                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005368                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 23045.093148                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 23045.093148                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 23045.093148                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 23045.093148                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                  25168                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4744472                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4744472                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        35405                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         35405                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    722047000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    722047000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4779877                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4779877                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.007407                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.007407                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 20393.927411                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 20393.927411                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         9747                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         9747                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        25658                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        25658                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    591291000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    591291000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005368                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005368                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 23045.093148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 23045.093148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           449.332292                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4770130                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              25658                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             185.911996                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   449.332292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.877602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.877602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          490                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          179                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          172                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.957031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9585412                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9585412                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    142513                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     777687                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   101382                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               73031056                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                38763                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7655997                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5304753                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    18                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     13906                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    83166                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            326                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          69428                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        86511                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               155939                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 71268709                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71210727                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  49750644                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  89465977                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.441728                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.556085                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      939870                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  302904                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   21                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 326                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 192328                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     13                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7353093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.280277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.932531                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7343999     99.88%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   46      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    2      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    5      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    6      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    8      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    7      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   23      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   28      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2883      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3923      0.05%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                140      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                957      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                493      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                114      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                105      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 52      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              231      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              686                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7353093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 7596779                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 5169996                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       197                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       809                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4780001                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       232                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 142513                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5704899                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1008113                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             36                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  11194887                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2413420                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               74012170                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1088963                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  21102                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1182246                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            84988864                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   190716619                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                113786297                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3605722                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              78769355                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6219495                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       4                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4824852                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         88357947                       # The number of ROB reads (Count)
system.cpu.rob.writes                       146167419                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 34932178                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   69036779                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  4123                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples      2621.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1051.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      6133.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.009860092750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          147                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          147                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               44026                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2442                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       31801                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      27200                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     31801                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    27200                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  24617                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 24579                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 31801                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                27200                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    6378                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          147                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      48.768707                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     21.704954                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    196.455965                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63            139     94.56%     94.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127            3      2.04%     96.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191            1      0.68%     97.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255            1      0.68%     97.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-511            1      0.68%     98.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.68%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.68%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           147                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          147                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.612245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.580535                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.049781                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               39     26.53%     26.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               89     60.54%     87.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               18     12.24%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.68%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           147                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1575488                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2035264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1740800                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              196735123.21995935                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              168271291.83305222                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10345184000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     175339.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        67264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       392512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       165696                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 6501953.224872716703                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 37941464.441621668637                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 16016704.946903390810                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        25658                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         6143                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        27200                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     33275500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    164582500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 268673331750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst      1296.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26791.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9877696.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      1642112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       393152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2035264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      1642112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1642112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       130048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       130048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        25658                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         6143                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           31801                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         2032                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           2032                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      158731794                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       38003329                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         196735123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    158731794                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     158731794                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     12570855                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         12570855                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     12570855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     158731794                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      38003329                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        209305979                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 7184                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2589                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                63158000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              35920000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          197858000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8791.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27541.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5739                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2135                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            79.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           82.46                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1887                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   330.107048                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   236.205533                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   272.307486                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          329     17.44%     17.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          543     28.78%     46.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          197     10.44%     56.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          529     28.03%     84.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           42      2.23%     86.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           43      2.28%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           28      1.48%     90.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           23      1.22%     91.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          153      8.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1887                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                459776                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             165696                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               44.443418                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               16.016705                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               80.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         6118980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         3229545                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       25832520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       6749460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 816241920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1339013790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2844966240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5042152455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   487.390572                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7382555000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    345280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2617364000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         7439880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         3931620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       25461240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6765120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 816241920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1579618200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2642352000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5081809980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   491.223995                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6854205000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    345280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3145714000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               29604                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2032                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         25168                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                88                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2197                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2197                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           25658                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3946                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port        76484                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total        76484                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        14406                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total        14406                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   90890                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      3252864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total      3252864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       523200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total       523200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3776064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              31801                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000031                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.005608                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    31800    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                31801                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10345199000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           176313000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          128617500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           32575000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          59089                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        27289                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
