Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Aug  6 00:03:28 2018
| Host         : MICHAELKIRSE6E4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              48 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                              Enable Signal                              |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  clock_BUFG                                                | Program_Counterc36da09d_cc52_43a9_a1d9_c841131cb066/Q[0]_i_2_n_0        | Program_Counterc36da09d_cc52_43a9_a1d9_c841131cb066/clear        |                3 |              8 |
|  clock_BUFG                                                | microCode_SIGNAL_banka29e44c5_d6ee_42ae_b9be_d8ee6e3c7508/Q[2]          |                                                                  |                3 |              8 |
|  clock_BUFG                                                | microCode_SIGNAL_banka29e44c5_d6ee_42ae_b9be_d8ee6e3c7508/Q[22]         |                                                                  |                6 |              8 |
|  clock_BUFG                                                | microCode_SIGNAL_banka29e44c5_d6ee_42ae_b9be_d8ee6e3c7508/Q[14]         |                                                                  |                3 |              8 |
|  clock_BUFG                                                | microCode_SIGNAL_banka29e44c5_d6ee_42ae_b9be_d8ee6e3c7508/Q[7]          |                                                                  |                3 |              8 |
|  clock_BUFG                                                | microCode_SIGNAL_banka29e44c5_d6ee_42ae_b9be_d8ee6e3c7508/Q[18]         |                                                                  |                1 |              8 |
|  clock_BUFG                                                | microCode_SIGNAL_banka29e44c5_d6ee_42ae_b9be_d8ee6e3c7508/Q[16]         |                                                                  |                3 |              8 |
|  invert_clock_signale2c11c96_487a_459d_827c_e49ab66a4801/Q | microcode_step_counterdade7a7c_6f4d_4d87_97e4_e6ad97bc619f/Q[0]_i_2_n_0 | microcode_step_counterdade7a7c_6f4d_4d87_97e4_e6ad97bc619f/clear |                3 |              8 |
|  CLK_IBUF_BUFG                                             |                                                                         |                                                                  |               16 |             40 |
+------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     8 |
| 16+    |                     1 |
+--------+-----------------------+


