--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf PIN.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
dip_switch0<0>|    2.979(R)|      SLOW  |   -0.631(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch0<1>|    2.269(R)|      SLOW  |   -0.012(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch0<2>|    1.785(R)|      SLOW  |    0.270(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch0<3>|    2.418(R)|      SLOW  |   -0.319(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch0<4>|    3.041(R)|      SLOW  |   -0.715(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch0<5>|    2.585(R)|      SLOW  |   -0.406(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch0<6>|    2.578(R)|      SLOW  |   -0.576(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch0<7>|    2.151(R)|      SLOW  |   -0.156(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch1<0>|    3.052(R)|      SLOW  |   -0.843(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch1<1>|    3.267(R)|      SLOW  |   -0.940(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch1<2>|    2.978(R)|      SLOW  |   -0.875(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch1<3>|    3.817(R)|      SLOW  |   -1.302(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch1<4>|    2.788(R)|      SLOW  |   -0.708(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch1<5>|    2.742(R)|      SLOW  |   -0.722(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch1<6>|    3.259(R)|      SLOW  |   -1.112(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch1<7>|    2.909(R)|      SLOW  |   -0.837(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch2<0>|    3.049(R)|      SLOW  |   -0.938(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch2<1>|    2.553(R)|      SLOW  |   -0.620(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch2<2>|    2.142(R)|      SLOW  |   -0.505(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch2<3>|    2.530(R)|      SLOW  |   -0.740(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch2<4>|    1.971(R)|      SLOW  |   -0.261(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch2<5>|    2.326(R)|      SLOW  |   -0.535(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch2<6>|    1.980(R)|      SLOW  |   -0.441(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch2<7>|    1.596(R)|      SLOW  |   -0.063(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch3<0>|    2.151(R)|      SLOW  |   -0.523(R)|      SLOW  |clk_in_BUFGP      |   0.000|
dip_switch3<1>|    4.788(R)|      SLOW  |   -2.112(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch3<2>|    4.876(R)|      SLOW  |   -2.306(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch3<3>|    3.297(R)|      SLOW  |   -1.125(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch3<4>|    4.698(R)|      SLOW  |   -2.016(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch3<5>|    3.289(R)|      SLOW  |   -1.056(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch3<6>|    4.854(R)|      SLOW  |   -2.361(R)|      FAST  |clk_in_BUFGP      |   0.000|
dip_switch3<7>|    4.534(R)|      SLOW  |   -2.201(R)|      FAST  |clk_in_BUFGP      |   0.000|
reset         |   11.882(R)|      SLOW  |   -5.197(R)|      FAST  |clk_in_BUFGP      |   0.000|
user_key<0>   |    2.664(R)|      SLOW  |   -0.180(R)|      SLOW  |clk_in_BUFGP      |   0.000|
user_key<1>   |    5.463(R)|      SLOW  |   -1.249(R)|      FAST  |clk_in_BUFGP      |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
led_light<0> |        11.663(R)|      SLOW  |         5.447(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<1> |        12.641(R)|      SLOW  |         5.978(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<2> |        13.511(R)|      SLOW  |         6.452(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<3> |        13.592(R)|      SLOW  |         6.509(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<4> |        13.126(R)|      SLOW  |         6.237(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<5> |        13.466(R)|      SLOW  |         6.422(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<6> |        13.577(R)|      SLOW  |         6.508(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<7> |        12.021(R)|      SLOW  |         5.638(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<8> |        11.872(R)|      SLOW  |         5.509(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<9> |        13.382(R)|      SLOW  |         6.337(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<10>|        11.965(R)|      SLOW  |         5.584(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<11>|        12.415(R)|      SLOW  |         5.872(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<12>|        11.936(R)|      SLOW  |         5.550(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<13>|        12.830(R)|      SLOW  |         6.083(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<14>|        11.592(R)|      SLOW  |         5.417(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<15>|        12.635(R)|      SLOW  |         5.955(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<16>|        12.734(R)|      SLOW  |         5.996(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<17>|        12.910(R)|      SLOW  |         6.189(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<18>|        12.811(R)|      SLOW  |         6.079(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<19>|        12.706(R)|      SLOW  |         6.024(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<20>|        12.707(R)|      SLOW  |         6.059(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<21>|        12.997(R)|      SLOW  |         6.133(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<22>|        16.245(R)|      SLOW  |         8.087(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<23>|        16.270(R)|      SLOW  |         8.104(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<24>|        17.420(R)|      SLOW  |         8.821(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<25>|        16.421(R)|      SLOW  |         8.201(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<26>|        16.581(R)|      SLOW  |         8.340(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<27>|        16.982(R)|      SLOW  |         8.533(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<28>|        16.688(R)|      SLOW  |         8.359(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<29>|        17.319(R)|      SLOW  |         8.726(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<30>|        16.933(R)|      SLOW  |         8.509(R)|      FAST  |clk_in_BUFGP      |   0.000|
led_light<31>|        17.715(R)|      SLOW  |         9.042(R)|      FAST  |clk_in_BUFGP      |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.454|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 22 23:52:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4694 MB



