/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[163] ? in_data[142] : in_data[182]);
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_2z[1]);
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_9z[1:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z } & { in_data[33:30], celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[123:121] == in_data[181:179];
  assign celloutsig_0_1z = in_data[92:84] >= in_data[39:31];
  assign celloutsig_0_2z = { in_data[30:21], celloutsig_0_0z, celloutsig_0_1z } >= { in_data[62:53], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[65:57] && in_data[21:13];
  assign celloutsig_1_10z = { celloutsig_1_4z[4], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z } && { in_data[156:151], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_14z[4:3], celloutsig_1_3z } && celloutsig_1_9z[5:3];
  assign celloutsig_0_18z = celloutsig_0_9z && celloutsig_0_9z;
  assign celloutsig_1_8z = { in_data[138:121], celloutsig_1_7z } && { celloutsig_1_4z[6:3], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } < { in_data[44:40], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = celloutsig_1_0z & ~(celloutsig_1_5z);
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[143], celloutsig_1_7z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_4z = { celloutsig_1_2z[2:1], celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[141:137], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_11z[11:4], celloutsig_1_5z, celloutsig_1_8z } * { in_data[172:164], celloutsig_1_16z };
  assign celloutsig_0_19z = _00_[3:0] * _01_[3:0];
  assign celloutsig_1_1z = in_data[184:172] != { in_data[172:161], celloutsig_1_0z };
  assign celloutsig_0_11z = { _00_[7], celloutsig_0_6z, celloutsig_0_7z } !== { _00_[8:4], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_7z = celloutsig_0_5z & in_data[89];
  assign celloutsig_1_6z = celloutsig_1_4z[3] & celloutsig_1_0z;
  assign celloutsig_1_11z = { in_data[172:165], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } << { in_data[113:111], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_4z = { in_data[8:7], celloutsig_0_2z } << { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[172:169] << { in_data[128:126], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z[6:2], celloutsig_1_3z, celloutsig_1_3z } << { celloutsig_1_4z[6:1], celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_13z[3:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z } >> in_data[164:154];
  assign celloutsig_0_6z = { celloutsig_0_4z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } <<< in_data[81:70];
  assign celloutsig_1_19z = { celloutsig_1_14z[8:7], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_5z } ~^ celloutsig_1_14z[9:0];
  assign celloutsig_0_3z = ~((celloutsig_0_2z & in_data[46]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign { out_data[137:128], out_data[105:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
