verilog work "full_adder.v"
verilog work "ripple_adder_8.v"
verilog work "alu.v"
