

================================================================
== Vitis HLS Report for 'A_IO_L2_in_0_x0'
================================================================
* Date:           Fri Sep 16 22:13:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   557123|  1089603|  1.857 ms|  3.632 ms|  557123|  1089603|     none|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3  |   557056|  1089536|  68 ~ 133|          -|          -|  8192|        no|
        | + A_IO_L2_in_0_x0_loop_4                                               |       64|       64|         9|          8|          8|     8|       yes|
        | + A_IO_L2_in_0_x0_loop_7                                               |       64|       64|         9|          8|          8|     8|       yes|
        | + A_IO_L2_in_0_x0_loop_9                                               |       64|       64|         9|          8|          8|     8|       yes|
        | + A_IO_L2_in_0_x0_loop_12                                              |       64|       64|         9|          8|          8|     8|       yes|
        |- A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15                       |       64|       64|         2|          1|          1|    64|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9
  * Pipeline-1: initiation interval (II) = 8, depth = 9
  * Pipeline-2: initiation interval (II) = 8, depth = 9
  * Pipeline-3: initiation interval (II) = 8, depth = 9
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 5
  Pipeline-0 : II = 8, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 8, D = 9, States = { 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 8, D = 9, States = { 23 24 25 26 27 28 29 30 31 }
  Pipeline-3 : II = 8, D = 9, States = { 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 1, D = 2, States = { 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 42 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 22 13 
13 --> 22 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 13 
22 --> 2 
23 --> 32 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 23 
32 --> 22 33 
33 --> 22 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 33 
42 --> 44 43 
43 --> 42 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_0_x020, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x05, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0_x04, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_0_x020, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x05, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0_x04, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.20ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:159]   --->   Operation 51 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_51 = getelementptr i512 %local_A_ping_V, i64 0, i64 0" [./dut.cpp:233]   --->   Operation 52 'getelementptr' 'local_A_ping_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_52 = getelementptr i512 %local_A_ping_V, i64 0, i64 1" [./dut.cpp:233]   --->   Operation 53 'getelementptr' 'local_A_ping_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_53 = getelementptr i512 %local_A_ping_V, i64 0, i64 2" [./dut.cpp:233]   --->   Operation 54 'getelementptr' 'local_A_ping_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_54 = getelementptr i512 %local_A_ping_V, i64 0, i64 3" [./dut.cpp:233]   --->   Operation 55 'getelementptr' 'local_A_ping_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_55 = getelementptr i512 %local_A_ping_V, i64 0, i64 4" [./dut.cpp:233]   --->   Operation 56 'getelementptr' 'local_A_ping_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_56 = getelementptr i512 %local_A_ping_V, i64 0, i64 5" [./dut.cpp:233]   --->   Operation 57 'getelementptr' 'local_A_ping_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_57 = getelementptr i512 %local_A_ping_V, i64 0, i64 6" [./dut.cpp:233]   --->   Operation 58 'getelementptr' 'local_A_ping_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_58 = getelementptr i512 %local_A_ping_V, i64 0, i64 7" [./dut.cpp:233]   --->   Operation 59 'getelementptr' 'local_A_ping_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.20ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:161]   --->   Operation 60 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 0" [./dut.cpp:257]   --->   Operation 61 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_44 = getelementptr i512 %local_A_pong_V, i64 0, i64 1" [./dut.cpp:257]   --->   Operation 62 'getelementptr' 'local_A_pong_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_45 = getelementptr i512 %local_A_pong_V, i64 0, i64 2" [./dut.cpp:257]   --->   Operation 63 'getelementptr' 'local_A_pong_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_46 = getelementptr i512 %local_A_pong_V, i64 0, i64 3" [./dut.cpp:257]   --->   Operation 64 'getelementptr' 'local_A_pong_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_47 = getelementptr i512 %local_A_pong_V, i64 0, i64 4" [./dut.cpp:257]   --->   Operation 65 'getelementptr' 'local_A_pong_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_48 = getelementptr i512 %local_A_pong_V, i64 0, i64 5" [./dut.cpp:257]   --->   Operation 66 'getelementptr' 'local_A_pong_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_49 = getelementptr i512 %local_A_pong_V, i64 0, i64 6" [./dut.cpp:257]   --->   Operation 67 'getelementptr' 'local_A_pong_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_50 = getelementptr i512 %local_A_pong_V, i64 0, i64 7" [./dut.cpp:257]   --->   Operation 68 'getelementptr' 'local_A_pong_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln159 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:159]   --->   Operation 69 'specmemcore' 'specmemcore_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln161 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:161]   --->   Operation 70 'specmemcore' 'specmemcore_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln172 = br void" [./dut.cpp:172]   --->   Operation 71 'br' 'br_ln172' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i14 0, void, i14 %add_ln890_408, void %.loopexit436"   --->   Operation 72 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890, void %.loopexit436"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln691, void %.loopexit436"   --->   Operation 74 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit436"   --->   Operation 75 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%arb_32 = phi i1 0, void, i1 %arb, void %.loopexit436"   --->   Operation 76 'phi' 'arb_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln890_408 = add i14 %indvar_flatten13, i14 1"   --->   Operation 77 'add' 'add_ln890_408' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten13, i14 8192"   --->   Operation 78 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader.preheader"   --->   Operation 79 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln890_1711 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 82 'icmp' 'icmp_ln890_1711' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln173)   --->   "%or_ln172 = or i1 %icmp_ln890_1711, i1 %intra_trans_en" [./dut.cpp:172]   --->   Operation 83 'or' 'or_ln172' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.12ns)   --->   "%xor_ln172 = xor i1 %icmp_ln890_1711, i1 1" [./dut.cpp:172]   --->   Operation 84 'xor' 'xor_ln172' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%and_ln172 = and i1 %arb_32, i1 %xor_ln172" [./dut.cpp:172]   --->   Operation 85 'and' 'and_ln172' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.61ns)   --->   "%icmp_ln890131 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 86 'icmp' 'icmp_ln890131' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%and_ln172_1 = and i1 %icmp_ln890131, i1 %xor_ln172" [./dut.cpp:172]   --->   Operation 87 'and' 'and_ln172_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln173 = or i1 %and_ln172_1, i1 %or_ln172" [./dut.cpp:173]   --->   Operation 89 'or' 'or_ln173' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%xor_ln173 = xor i1 %icmp_ln890131, i1 1" [./dut.cpp:173]   --->   Operation 90 'xor' 'xor_ln173' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%or_ln173_1 = or i1 %icmp_ln890_1711, i1 %xor_ln173" [./dut.cpp:173]   --->   Operation 91 'or' 'or_ln173_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln173 = and i1 %and_ln172, i1 %or_ln173_1" [./dut.cpp:173]   --->   Operation 92 'and' 'and_ln173' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_501" [./dut.cpp:174]   --->   Operation 93 'specloopname' 'specloopname_ln174' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %and_ln173, void %.preheader11.preheader, void %.preheader5.preheader" [./dut.cpp:178]   --->   Operation 94 'br' 'br_ln178' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader11"   --->   Operation 95 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln173)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 96 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln173)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 97 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%c3_V_21 = phi i4 %add_ln691_1819, void %.loopexit432, i4 0, void %.preheader11.preheader"   --->   Operation 98 'phi' 'c3_V_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_1819 = add i4 %c3_V_21, i4 1"   --->   Operation 99 'add' 'add_ln691_1819' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.65ns)   --->   "%icmp_ln890_1715 = icmp_eq  i4 %c3_V_21, i4 8"   --->   Operation 100 'icmp' 'icmp_ln890_1715' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln890_1715, void %.split26, void" [./dut.cpp:179]   --->   Operation 102 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.65ns)   --->   "%icmp_ln870_21 = icmp_eq  i4 %c3_V_21, i4 0"   --->   Operation 103 'icmp' 'icmp_ln870_21' <Predicate = (!icmp_ln890_1715)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln870_21, void %.split22.0, void %.split24.0" [./dut.cpp:182]   --->   Operation 104 'br' 'br_ln182' <Predicate = (!icmp_ln890_1715)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln890_1715)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62"   --->   Operation 106 'specpipeline' 'specpipeline_ln1616' <Predicate = (!icmp_ln890_1715)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_562"   --->   Operation 107 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1715)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'read' 'fifo_A_A_IO_L2_in_0_x04_read_1' <Predicate = (!icmp_ln890_1715)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 110 [1/1] (1.20ns)   --->   "%store_ln190 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_1, i3 %local_A_pong_V_addr" [./dut.cpp:190]   --->   Operation 110 'store' 'store_ln190' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 111 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'fifo_A_A_IO_L2_in_0_x04_read_23' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_23" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 113 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'fifo_A_A_IO_L2_in_0_x04_read_16' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 114 [1/1] (1.20ns)   --->   "%store_ln190 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_16, i3 %local_A_pong_V_addr_44" [./dut.cpp:190]   --->   Operation 114 'store' 'store_ln190' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 115 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'fifo_A_A_IO_L2_in_0_x04_read_24' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_24" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 117 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'fifo_A_A_IO_L2_in_0_x04_read_17' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 118 [1/1] (1.20ns)   --->   "%store_ln190 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_17, i3 %local_A_pong_V_addr_45" [./dut.cpp:190]   --->   Operation 118 'store' 'store_ln190' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'fifo_A_A_IO_L2_in_0_x04_read_25' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 120 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_25" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 121 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'fifo_A_A_IO_L2_in_0_x04_read_18' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 122 [1/1] (1.20ns)   --->   "%store_ln190 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_18, i3 %local_A_pong_V_addr_46" [./dut.cpp:190]   --->   Operation 122 'store' 'store_ln190' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 123 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'fifo_A_A_IO_L2_in_0_x04_read_26' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 124 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 125 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'fifo_A_A_IO_L2_in_0_x04_read_19' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 126 [1/1] (1.20ns)   --->   "%store_ln190 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_19, i3 %local_A_pong_V_addr_47" [./dut.cpp:190]   --->   Operation 126 'store' 'store_ln190' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 127 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'fifo_A_A_IO_L2_in_0_x04_read_27' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 128 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_27" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 129 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'fifo_A_A_IO_L2_in_0_x04_read_20' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 130 [1/1] (1.20ns)   --->   "%store_ln190 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_20, i3 %local_A_pong_V_addr_48" [./dut.cpp:190]   --->   Operation 130 'store' 'store_ln190' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 131 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'fifo_A_A_IO_L2_in_0_x04_read_28' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 132 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_28" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = (!icmp_ln890_1715 & !icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 133 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'fifo_A_A_IO_L2_in_0_x04_read_21' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 134 [1/1] (1.20ns)   --->   "%store_ln190 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_21, i3 %local_A_pong_V_addr_49" [./dut.cpp:190]   --->   Operation 134 'store' 'store_ln190' <Predicate = (!icmp_ln890_1715 & icmp_ln870_21)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 135 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'read' 'fifo_A_A_IO_L2_in_0_x04_read_29' <Predicate = (!icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 136 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_29" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = (!icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!icmp_ln870_21)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'read' 'fifo_A_A_IO_L2_in_0_x04_read_22' <Predicate = (icmp_ln870_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 139 [1/1] (1.20ns)   --->   "%store_ln190 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_22, i3 %local_A_pong_V_addr_50" [./dut.cpp:190]   --->   Operation 139 'store' 'store_ln190' <Predicate = (icmp_ln870_21)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln870_21)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.38>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %or_ln173, void %.loopexit436, void %.preheader6.preheader" [./dut.cpp:206]   --->   Operation 141 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 142 'br' 'br_ln890' <Predicate = (or_ln173)> <Delay = 0.38>

State 13 <SV = 4> <Delay = 1.20>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%c6_V_41 = phi i4 %add_ln691_1821, void %.split30, i4 0, void %.preheader6.preheader"   --->   Operation 143 'phi' 'c6_V_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln691_1821 = add i4 %c6_V_41, i4 1"   --->   Operation 144 'add' 'add_ln691_1821' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.65ns)   --->   "%icmp_ln890_1717 = icmp_eq  i4 %c6_V_41, i4 8"   --->   Operation 145 'icmp' 'icmp_ln890_1717' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln890_1717, void %.split30, void %.loopexit436.loopexit166" [./dut.cpp:207]   --->   Operation 147 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_50 = load i3 %local_A_ping_V_addr_51" [./dut.cpp:214]   --->   Operation 148 'load' 'local_A_ping_V_load_50' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_13 : Operation 149 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_51 = load i3 %local_A_ping_V_addr_52" [./dut.cpp:214]   --->   Operation 149 'load' 'local_A_ping_V_load_51' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 14 <SV = 5> <Delay = 2.41>
ST_14 : Operation 150 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_50 = load i3 %local_A_ping_V_addr_51" [./dut.cpp:214]   --->   Operation 150 'load' 'local_A_ping_V_load_50' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 151 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_ping_V_load_50" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'write' 'write_ln174' <Predicate = (!icmp_ln890_1717)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_14 : Operation 152 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_51 = load i3 %local_A_ping_V_addr_52" [./dut.cpp:214]   --->   Operation 152 'load' 'local_A_ping_V_load_51' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 153 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_52 = load i3 %local_A_ping_V_addr_53" [./dut.cpp:214]   --->   Operation 153 'load' 'local_A_ping_V_load_52' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 154 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_53 = load i3 %local_A_ping_V_addr_54" [./dut.cpp:214]   --->   Operation 154 'load' 'local_A_ping_V_load_53' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 15 <SV = 6> <Delay = 1.21>
ST_15 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_ping_V_load_51" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'write' 'write_ln174' <Predicate = (!icmp_ln890_1717)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_15 : Operation 156 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_52 = load i3 %local_A_ping_V_addr_53" [./dut.cpp:214]   --->   Operation 156 'load' 'local_A_ping_V_load_52' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 157 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_53 = load i3 %local_A_ping_V_addr_54" [./dut.cpp:214]   --->   Operation 157 'load' 'local_A_ping_V_load_53' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 158 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_54 = load i3 %local_A_ping_V_addr_55" [./dut.cpp:214]   --->   Operation 158 'load' 'local_A_ping_V_load_54' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 159 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_55 = load i3 %local_A_ping_V_addr_56" [./dut.cpp:214]   --->   Operation 159 'load' 'local_A_ping_V_load_55' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 16 <SV = 7> <Delay = 1.21>
ST_16 : Operation 160 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_ping_V_load_52" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 160 'write' 'write_ln174' <Predicate = (!icmp_ln890_1717)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 161 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_54 = load i3 %local_A_ping_V_addr_55" [./dut.cpp:214]   --->   Operation 161 'load' 'local_A_ping_V_load_54' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 162 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_55 = load i3 %local_A_ping_V_addr_56" [./dut.cpp:214]   --->   Operation 162 'load' 'local_A_ping_V_load_55' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 163 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_56 = load i3 %local_A_ping_V_addr_57" [./dut.cpp:214]   --->   Operation 163 'load' 'local_A_ping_V_load_56' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 164 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_57 = load i3 %local_A_ping_V_addr_58" [./dut.cpp:214]   --->   Operation 164 'load' 'local_A_ping_V_load_57' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 17 <SV = 8> <Delay = 1.21>
ST_17 : Operation 165 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_ping_V_load_53" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 165 'write' 'write_ln174' <Predicate = (!icmp_ln890_1717)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_17 : Operation 166 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_56 = load i3 %local_A_ping_V_addr_57" [./dut.cpp:214]   --->   Operation 166 'load' 'local_A_ping_V_load_56' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_17 : Operation 167 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_57 = load i3 %local_A_ping_V_addr_58" [./dut.cpp:214]   --->   Operation 167 'load' 'local_A_ping_V_load_57' <Predicate = (!icmp_ln890_1717)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 18 <SV = 9> <Delay = 1.21>
ST_18 : Operation 168 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_ping_V_load_54" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 168 'write' 'write_ln174' <Predicate = (!icmp_ln890_1717)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 19 <SV = 10> <Delay = 1.21>
ST_19 : Operation 169 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_ping_V_load_55" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 169 'write' 'write_ln174' <Predicate = (!icmp_ln890_1717)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 20 <SV = 11> <Delay = 1.21>
ST_20 : Operation 170 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_ping_V_load_56" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 170 'write' 'write_ln174' <Predicate = (!icmp_ln890_1717)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 21 <SV = 12> <Delay = 1.21>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln207 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:207]   --->   Operation 171 'specpipeline' 'specpipeline_ln207' <Predicate = (!icmp_ln890_1717)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_563" [./dut.cpp:207]   --->   Operation 172 'specloopname' 'specloopname_ln207' <Predicate = (!icmp_ln890_1717)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_ping_V_load_57" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'write' 'write_ln174' <Predicate = (!icmp_ln890_1717)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 174 'br' 'br_ln0' <Predicate = (!icmp_ln890_1717)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 1.03>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!and_ln173 & or_ln173)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 176 'br' 'br_ln0' <Predicate = (and_ln173 & or_ln173)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln173, i1 1" [./dut.cpp:266]   --->   Operation 177 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln691_1822 = add i6 %c2_V, i6 1"   --->   Operation 178 'add' 'add_ln691_1822' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln172_1, i1 %icmp_ln890_1711"   --->   Operation 179 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691, i6 1, i6 %add_ln691_1822"   --->   Operation 180 'select' 'select_ln691' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.73ns)   --->   "%add_ln890_407 = add i11 %indvar_flatten, i11 1"   --->   Operation 181 'add' 'add_ln890_407' <Predicate = (!icmp_ln890_1711)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.30ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1711, i11 1, i11 %add_ln890_407"   --->   Operation 182 'select' 'select_ln890' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.70>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691_1818, void %.loopexit434, i4 0, void %.preheader5.preheader"   --->   Operation 184 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.70ns)   --->   "%add_ln691_1818 = add i4 %c3_V, i4 1"   --->   Operation 185 'add' 'add_ln691_1818' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/1] (0.65ns)   --->   "%icmp_ln890_1714 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 186 'icmp' 'icmp_ln890_1714' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln890_1714, void %.split16, void" [./dut.cpp:222]   --->   Operation 188 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c3_V, i4 0"   --->   Operation 189 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_1714)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln870, void %.split12.0, void %.split14.0" [./dut.cpp:225]   --->   Operation 190 'br' 'br_ln225' <Predicate = (!icmp_ln890_1714)> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln890_1714)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 2.43>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62"   --->   Operation 192 'specpipeline' 'specpipeline_ln1616' <Predicate = (!icmp_ln890_1714)> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_581"   --->   Operation 193 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1714)> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 194 'read' 'fifo_A_A_IO_L2_in_0_x04_read' <Predicate = (!icmp_ln890_1714)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 195 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'write' 'write_ln174' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 196 [1/1] (1.20ns)   --->   "%store_ln233 = store i512 %fifo_A_A_IO_L2_in_0_x04_read, i3 %local_A_ping_V_addr_51" [./dut.cpp:233]   --->   Operation 196 'store' 'store_ln233' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 25 <SV = 4> <Delay = 2.43>
ST_25 : Operation 197 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'fifo_A_A_IO_L2_in_0_x04_read_9' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 198 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 198 'write' 'write_ln174' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 199 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 199 'read' 'fifo_A_A_IO_L2_in_0_x04_read_2' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 200 [1/1] (1.20ns)   --->   "%store_ln233 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_2, i3 %local_A_ping_V_addr_52" [./dut.cpp:233]   --->   Operation 200 'store' 'store_ln233' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 26 <SV = 5> <Delay = 2.43>
ST_26 : Operation 201 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'read' 'fifo_A_A_IO_L2_in_0_x04_read_10' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 202 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 202 'write' 'write_ln174' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 203 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 203 'read' 'fifo_A_A_IO_L2_in_0_x04_read_3' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 204 [1/1] (1.20ns)   --->   "%store_ln233 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_3, i3 %local_A_ping_V_addr_53" [./dut.cpp:233]   --->   Operation 204 'store' 'store_ln233' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 27 <SV = 6> <Delay = 2.43>
ST_27 : Operation 205 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 205 'read' 'fifo_A_A_IO_L2_in_0_x04_read_11' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 206 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 206 'write' 'write_ln174' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 207 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 207 'read' 'fifo_A_A_IO_L2_in_0_x04_read_4' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 208 [1/1] (1.20ns)   --->   "%store_ln233 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_4, i3 %local_A_ping_V_addr_54" [./dut.cpp:233]   --->   Operation 208 'store' 'store_ln233' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 28 <SV = 7> <Delay = 2.43>
ST_28 : Operation 209 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 209 'read' 'fifo_A_A_IO_L2_in_0_x04_read_12' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 210 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 210 'write' 'write_ln174' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 211 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 211 'read' 'fifo_A_A_IO_L2_in_0_x04_read_5' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 212 [1/1] (1.20ns)   --->   "%store_ln233 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_5, i3 %local_A_ping_V_addr_55" [./dut.cpp:233]   --->   Operation 212 'store' 'store_ln233' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 29 <SV = 8> <Delay = 2.43>
ST_29 : Operation 213 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 213 'read' 'fifo_A_A_IO_L2_in_0_x04_read_13' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 214 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 214 'write' 'write_ln174' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 215 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 215 'read' 'fifo_A_A_IO_L2_in_0_x04_read_6' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 216 [1/1] (1.20ns)   --->   "%store_ln233 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_6, i3 %local_A_ping_V_addr_56" [./dut.cpp:233]   --->   Operation 216 'store' 'store_ln233' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 30 <SV = 9> <Delay = 2.43>
ST_30 : Operation 217 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 217 'read' 'fifo_A_A_IO_L2_in_0_x04_read_14' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 218 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 218 'write' 'write_ln174' <Predicate = (!icmp_ln890_1714 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 219 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 219 'read' 'fifo_A_A_IO_L2_in_0_x04_read_7' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 220 [1/1] (1.20ns)   --->   "%store_ln233 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_7, i3 %local_A_ping_V_addr_57" [./dut.cpp:233]   --->   Operation 220 'store' 'store_ln233' <Predicate = (!icmp_ln890_1714 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 31 <SV = 10> <Delay = 2.43>
ST_31 : Operation 221 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 221 'read' 'fifo_A_A_IO_L2_in_0_x04_read_15' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 222 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05, i512 %fifo_A_A_IO_L2_in_0_x04_read_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 222 'write' 'write_ln174' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 223 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_0_x04_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 224 'read' 'fifo_A_A_IO_L2_in_0_x04_read_8' <Predicate = (icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 225 [1/1] (1.20ns)   --->   "%store_ln233 = store i512 %fifo_A_A_IO_L2_in_0_x04_read_8, i3 %local_A_ping_V_addr_58" [./dut.cpp:233]   --->   Operation 225 'store' 'store_ln233' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_31 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 226 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 0.38>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %or_ln173, void %.loopexit436, void %.preheader1.preheader" [./dut.cpp:249]   --->   Operation 227 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 228 'br' 'br_ln890' <Predicate = (or_ln173)> <Delay = 0.38>

State 33 <SV = 4> <Delay = 1.20>
ST_33 : Operation 229 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_1820, void %.split20, i4 0, void %.preheader1.preheader"   --->   Operation 229 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 230 [1/1] (0.70ns)   --->   "%add_ln691_1820 = add i4 %c6_V, i4 1"   --->   Operation 230 'add' 'add_ln691_1820' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [1/1] (0.65ns)   --->   "%icmp_ln890_1716 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 231 'icmp' 'icmp_ln890_1716' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 232 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln890_1716, void %.split20, void %.loopexit436.loopexit" [./dut.cpp:250]   --->   Operation 233 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr" [./dut.cpp:257]   --->   Operation 234 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_33 : Operation 235 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i3 %local_A_pong_V_addr_44" [./dut.cpp:257]   --->   Operation 235 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 34 <SV = 5> <Delay = 2.41>
ST_34 : Operation 236 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr" [./dut.cpp:257]   --->   Operation 236 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 237 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 237 'write' 'write_ln174' <Predicate = (!icmp_ln890_1716)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_34 : Operation 238 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i3 %local_A_pong_V_addr_44" [./dut.cpp:257]   --->   Operation 238 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 239 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i3 %local_A_pong_V_addr_45" [./dut.cpp:257]   --->   Operation 239 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 240 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i3 %local_A_pong_V_addr_46" [./dut.cpp:257]   --->   Operation 240 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 35 <SV = 6> <Delay = 1.21>
ST_35 : Operation 241 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_pong_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 241 'write' 'write_ln174' <Predicate = (!icmp_ln890_1716)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_35 : Operation 242 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i3 %local_A_pong_V_addr_45" [./dut.cpp:257]   --->   Operation 242 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_35 : Operation 243 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i3 %local_A_pong_V_addr_46" [./dut.cpp:257]   --->   Operation 243 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_35 : Operation 244 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i3 %local_A_pong_V_addr_47" [./dut.cpp:257]   --->   Operation 244 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_35 : Operation 245 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i3 %local_A_pong_V_addr_48" [./dut.cpp:257]   --->   Operation 245 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 36 <SV = 7> <Delay = 1.21>
ST_36 : Operation 246 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_pong_V_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 246 'write' 'write_ln174' <Predicate = (!icmp_ln890_1716)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_36 : Operation 247 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i3 %local_A_pong_V_addr_47" [./dut.cpp:257]   --->   Operation 247 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_36 : Operation 248 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i3 %local_A_pong_V_addr_48" [./dut.cpp:257]   --->   Operation 248 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_36 : Operation 249 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i3 %local_A_pong_V_addr_49" [./dut.cpp:257]   --->   Operation 249 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_36 : Operation 250 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i3 %local_A_pong_V_addr_50" [./dut.cpp:257]   --->   Operation 250 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 37 <SV = 8> <Delay = 1.21>
ST_37 : Operation 251 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_pong_V_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 251 'write' 'write_ln174' <Predicate = (!icmp_ln890_1716)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_37 : Operation 252 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i3 %local_A_pong_V_addr_49" [./dut.cpp:257]   --->   Operation 252 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_37 : Operation 253 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i3 %local_A_pong_V_addr_50" [./dut.cpp:257]   --->   Operation 253 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_1716)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 38 <SV = 9> <Delay = 1.21>
ST_38 : Operation 254 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_pong_V_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'write' 'write_ln174' <Predicate = (!icmp_ln890_1716)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 39 <SV = 10> <Delay = 1.21>
ST_39 : Operation 255 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_pong_V_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 255 'write' 'write_ln174' <Predicate = (!icmp_ln890_1716)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 40 <SV = 11> <Delay = 1.21>
ST_40 : Operation 256 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_pong_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'write' 'write_ln174' <Predicate = (!icmp_ln890_1716)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 41 <SV = 12> <Delay = 1.21>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "%specpipeline_ln250 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:250]   --->   Operation 257 'specpipeline' 'specpipeline_ln250' <Predicate = (!icmp_ln890_1716)> <Delay = 0.00>
ST_41 : Operation 258 [1/1] (0.00ns)   --->   "%specloopname_ln250 = specloopname void @_ssdm_op_SpecLoopName, void @empty_552" [./dut.cpp:250]   --->   Operation 258 'specloopname' 'specloopname_ln250' <Predicate = (!icmp_ln890_1716)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_pong_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 259 'write' 'write_ln174' <Predicate = (!icmp_ln890_1716)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 260 'br' 'br_ln0' <Predicate = (!icmp_ln890_1716)> <Delay = 0.00>

State 42 <SV = 2> <Delay = 2.20>
ST_42 : Operation 261 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln890, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 261 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 262 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 262 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 263 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten21, i7 1"   --->   Operation 263 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 264 [1/1] (0.59ns)   --->   "%icmp_ln890_1712 = icmp_eq  i7 %indvar_flatten21, i7 64"   --->   Operation 264 'icmp' 'icmp_ln890_1712' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1712, void %.preheader, void %.loopexit"   --->   Operation 265 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 266 [1/1] (0.65ns)   --->   "%icmp_ln890_1713 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 266 'icmp' 'icmp_ln890_1713' <Predicate = (!icmp_ln890_1712)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 267 [1/1] (0.35ns)   --->   "%select_ln274 = select i1 %icmp_ln890_1713, i4 0, i4 %c7_V" [./dut.cpp:274]   --->   Operation 267 'select' 'select_ln274' <Predicate = (!icmp_ln890_1712)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %select_ln274"   --->   Operation 268 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_1712)> <Delay = 0.00>
ST_42 : Operation 269 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890" [./dut.cpp:281]   --->   Operation 269 'getelementptr' 'local_A_ping_V_addr' <Predicate = (!icmp_ln890_1712)> <Delay = 0.00>
ST_42 : Operation 270 [2/2] (1.20ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:281]   --->   Operation 270 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_1712)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_42 : Operation 271 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %select_ln274, i4 1"   --->   Operation 271 'add' 'add_ln691' <Predicate = (!icmp_ln890_1712)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 3> <Delay = 2.41>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1712)> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 273 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1712)> <Delay = 0.00>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln276 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:276]   --->   Operation 274 'specpipeline' 'specpipeline_ln276' <Predicate = (!icmp_ln890_1712)> <Delay = 0.00>
ST_43 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln276 = specloopname void @_ssdm_op_SpecLoopName, void @empty_364" [./dut.cpp:276]   --->   Operation 275 'specloopname' 'specloopname_ln276' <Predicate = (!icmp_ln890_1712)> <Delay = 0.00>
ST_43 : Operation 276 [1/2] (1.20ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:281]   --->   Operation 276 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_1712)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_43 : Operation 277 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_0_0_x020, i512 %local_A_ping_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 277 'write' 'write_ln174' <Predicate = (!icmp_ln890_1712)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_43 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 278 'br' 'br_ln0' <Predicate = (!icmp_ln890_1712)> <Delay = 0.00>

State 44 <SV = 3> <Delay = 0.00>
ST_44 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln306 = ret" [./dut.cpp:306]   --->   Operation 279 'ret' 'ret_ln306' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_0_x04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_1_x05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_0_0_x020]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V                  (alloca           ) [ 001111111111111111111111111111111111111111110]
local_A_ping_V_addr_51          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_52          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_53          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_54          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_55          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_56          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_57          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_58          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V                  (alloca           ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_addr             (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_44          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_45          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_46          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_47          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_48          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_49          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_50          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
specmemcore_ln159               (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln161               (specmemcore      ) [ 000000000000000000000000000000000000000000000]
br_ln172                        (br               ) [ 011111111111111111111111111111111111111111000]
indvar_flatten13                (phi              ) [ 001000000000000000000000000000000000000000000]
indvar_flatten                  (phi              ) [ 001111111111111111111111111111111111111111000]
c2_V                            (phi              ) [ 001111111111111111111111111111111111111111000]
intra_trans_en                  (phi              ) [ 001000000000000000000000000000000000000000000]
arb_32                          (phi              ) [ 001000000000000000000000000000000000000000000]
add_ln890_408                   (add              ) [ 011111111111111111111111111111111111111111000]
icmp_ln890                      (icmp             ) [ 001111111111111111111111111111111111111111110]
br_ln890                        (br               ) [ 000000000000000000000000000000000000000000000]
specloopname_ln0                (specloopname     ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
icmp_ln890_1711                 (icmp             ) [ 000111111111111111111111111111111111111111000]
or_ln172                        (or               ) [ 000000000000000000000000000000000000000000000]
xor_ln172                       (xor              ) [ 000000000000000000000000000000000000000000000]
and_ln172                       (and              ) [ 000000000000000000000000000000000000000000000]
icmp_ln890131                   (icmp             ) [ 000000000000000000000000000000000000000000000]
and_ln172_1                     (and              ) [ 000111111111111111111111111111111111111111000]
specloopname_ln0                (specloopname     ) [ 000000000000000000000000000000000000000000000]
or_ln173                        (or               ) [ 000111111111111111111111111111111111111111000]
xor_ln173                       (xor              ) [ 000000000000000000000000000000000000000000000]
or_ln173_1                      (or               ) [ 000000000000000000000000000000000000000000000]
and_ln173                       (and              ) [ 001111111111111111111111111111111111111111000]
specloopname_ln174              (specloopname     ) [ 000000000000000000000000000000000000000000000]
br_ln178                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111110]
c3_V_21                         (phi              ) [ 000111111111000000000000000000000000000000000]
add_ln691_1819                  (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_1715                 (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln179                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln870_21                   (icmp             ) [ 000111111111000000000000000000000000000000000]
br_ln182                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 001111111111111111111111111111111111111111000]
specpipeline_ln1616             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1616             (specloopname     ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_1  (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
store_ln190                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_23 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_16 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln190                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_24 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_17 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln190                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_25 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_18 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln190                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_26 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_19 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln190                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_27 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_20 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln190                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_28 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_21 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln190                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_29 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_22 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln190                     (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
br_ln206                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111000]
c6_V_41                         (phi              ) [ 000000000000010000000000000000000000000000000]
add_ln691_1821                  (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_1717                 (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln207                        (br               ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_50          (load             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_51          (load             ) [ 000000000000000100000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_52          (load             ) [ 000000000000000010000000000000000000000000000]
local_A_ping_V_load_53          (load             ) [ 000000000000000011000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_54          (load             ) [ 000000000000000001100000000000000000000000000]
local_A_ping_V_load_55          (load             ) [ 000000000000000001110000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_56          (load             ) [ 000000000000000000111000000000000000000000000]
local_A_ping_V_load_57          (load             ) [ 000000000000010000111100000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln207              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln207              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 001111111111111111111111111111111111111111000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
arb                             (xor              ) [ 011111111111111111111111111111111111111111000]
add_ln691_1822                  (add              ) [ 000000000000000000000000000000000000000000000]
or_ln691                        (or               ) [ 000000000000000000000000000000000000000000000]
select_ln691                    (select           ) [ 011111111111111111111111111111111111111111000]
add_ln890_407                   (add              ) [ 000000000000000000000000000000000000000000000]
select_ln890                    (select           ) [ 011111111111111111111111111111111111111111000]
br_ln0                          (br               ) [ 011111111111111111111111111111111111111111000]
c3_V                            (phi              ) [ 000000000000000000000001111111110000000000000]
add_ln691_1818                  (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_1714                 (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln222                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln870                      (icmp             ) [ 000000000000000000000001111111110000000000000]
br_ln225                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 001111111111111111111111111111111111111111000]
specpipeline_ln1616             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1616             (specloopname     ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read    (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
store_ln233                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_9  (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_2  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln233                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_10 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_3  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln233                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_11 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_4  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln233                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_12 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_5  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln233                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_13 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_6  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln233                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_14 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_7  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln233                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_15 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_0_x04_read_8  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln233                     (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
br_ln249                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111000]
c6_V                            (phi              ) [ 000000000000000000000000000000000100000000000]
add_ln691_1820                  (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_1716                 (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln250                        (br               ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load             (load             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load_1           (load             ) [ 000000000000000000000000000000000001000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load_2           (load             ) [ 000000000000000000000000000000000000100000000]
local_A_pong_V_load_3           (load             ) [ 000000000000000000000000000000000000110000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load_4           (load             ) [ 000000000000000000000000000000000000011000000]
local_A_pong_V_load_5           (load             ) [ 000000000000000000000000000000000000011100000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load_6           (load             ) [ 000000000000000000000000000000000000001110000]
local_A_pong_V_load_7           (load             ) [ 000000000000000000000000000000000100001111000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln250              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln250              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 001111111111111111111111111111111111111111000]
indvar_flatten21                (phi              ) [ 000000000000000000000000000000000000000000100]
c7_V                            (phi              ) [ 000000000000000000000000000000000000000000100]
add_ln890                       (add              ) [ 001000000000000000000000000000000000000000110]
icmp_ln890_1712                 (icmp             ) [ 000000000000000000000000000000000000000000110]
br_ln890                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln890_1713                 (icmp             ) [ 000000000000000000000000000000000000000000000]
select_ln274                    (select           ) [ 000000000000000000000000000000000000000000000]
zext_ln890                      (zext             ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000110]
add_ln691                       (add              ) [ 001000000000000000000000000000000000000000110]
specloopname_ln0                (specloopname     ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specpipeline_ln276              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln276              (specloopname     ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load             (load             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 001000000000000000000000000000000000000000110]
ret_ln306                       (ret              ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_0_x04">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_x04"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_1_x05">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_x05"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_0_0_x020">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_0_x020"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_348"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_501"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_562"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_563"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_581"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_552"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_364"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="local_A_ping_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_A_pong_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="512" slack="0"/>
<pin id="122" dir="0" index="1" bw="512" slack="0"/>
<pin id="123" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_A_A_IO_L2_in_0_x04_read_1/4 fifo_A_A_IO_L2_in_0_x04_read_23/5 fifo_A_A_IO_L2_in_0_x04_read_16/5 fifo_A_A_IO_L2_in_0_x04_read_24/6 fifo_A_A_IO_L2_in_0_x04_read_17/6 fifo_A_A_IO_L2_in_0_x04_read_25/7 fifo_A_A_IO_L2_in_0_x04_read_18/7 fifo_A_A_IO_L2_in_0_x04_read_26/8 fifo_A_A_IO_L2_in_0_x04_read_19/8 fifo_A_A_IO_L2_in_0_x04_read_27/9 fifo_A_A_IO_L2_in_0_x04_read_20/9 fifo_A_A_IO_L2_in_0_x04_read_28/10 fifo_A_A_IO_L2_in_0_x04_read_21/10 fifo_A_A_IO_L2_in_0_x04_read_29/11 fifo_A_A_IO_L2_in_0_x04_read_22/11 fifo_A_A_IO_L2_in_0_x04_read/24 fifo_A_A_IO_L2_in_0_x04_read_9/25 fifo_A_A_IO_L2_in_0_x04_read_2/25 fifo_A_A_IO_L2_in_0_x04_read_10/26 fifo_A_A_IO_L2_in_0_x04_read_3/26 fifo_A_A_IO_L2_in_0_x04_read_11/27 fifo_A_A_IO_L2_in_0_x04_read_4/27 fifo_A_A_IO_L2_in_0_x04_read_12/28 fifo_A_A_IO_L2_in_0_x04_read_5/28 fifo_A_A_IO_L2_in_0_x04_read_13/29 fifo_A_A_IO_L2_in_0_x04_read_6/29 fifo_A_A_IO_L2_in_0_x04_read_14/30 fifo_A_A_IO_L2_in_0_x04_read_7/30 fifo_A_A_IO_L2_in_0_x04_read_15/31 fifo_A_A_IO_L2_in_0_x04_read_8/31 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="512" slack="0"/>
<pin id="129" dir="0" index="2" bw="512" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/5 write_ln174/6 write_ln174/7 write_ln174/8 write_ln174/9 write_ln174/10 write_ln174/11 write_ln174/24 write_ln174/25 write_ln174/26 write_ln174/27 write_ln174/28 write_ln174/29 write_ln174/30 write_ln174/31 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="0" index="2" bw="512" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 write_ln174/15 write_ln174/16 write_ln174/17 write_ln174/18 write_ln174/19 write_ln174/20 write_ln174/21 write_ln174/34 write_ln174/35 write_ln174/36 write_ln174/37 write_ln174/38 write_ln174/39 write_ln174/40 write_ln174/41 write_ln174/43 "/>
</bind>
</comp>

<comp id="141" class="1004" name="local_A_ping_V_addr_51_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="512" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_51/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="local_A_ping_V_addr_52_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="512" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_52/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="local_A_ping_V_addr_53_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="512" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_53/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="local_A_ping_V_addr_54_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="512" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_54/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="local_A_ping_V_addr_55_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="512" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_55/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="local_A_ping_V_addr_56_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="512" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_56/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="local_A_ping_V_addr_57_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="512" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_57/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="local_A_ping_V_addr_58_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="512" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_58/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="local_A_pong_V_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="512" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="local_A_pong_V_addr_44_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="512" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_44/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="local_A_pong_V_addr_45_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="512" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_45/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="local_A_pong_V_addr_46_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="512" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_46/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="local_A_pong_V_addr_47_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="512" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_47/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="local_A_pong_V_addr_48_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="512" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_48/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="local_A_pong_V_addr_49_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="512" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_49/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="local_A_pong_V_addr_50_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_50/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="4"/>
<pin id="271" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="3"/>
<pin id="274" dir="0" index="4" bw="3" slack="0"/>
<pin id="275" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="512" slack="1"/>
<pin id="277" dir="1" index="7" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln190/4 store_ln190/5 store_ln190/6 store_ln190/7 store_ln190/8 store_ln190/9 store_ln190/10 store_ln190/11 local_A_pong_V_load/33 local_A_pong_V_load_1/33 local_A_pong_V_load_2/34 local_A_pong_V_load_3/34 local_A_pong_V_load_4/35 local_A_pong_V_load_5/35 local_A_pong_V_load_6/36 local_A_pong_V_load_7/36 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="3"/>
<pin id="284" dir="0" index="4" bw="3" slack="0"/>
<pin id="285" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="512" slack="0"/>
<pin id="287" dir="1" index="7" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="local_A_ping_V_load_50/13 local_A_ping_V_load_51/13 local_A_ping_V_load_52/14 local_A_ping_V_load_53/14 local_A_ping_V_load_54/15 local_A_ping_V_load_55/15 local_A_ping_V_load_56/16 local_A_ping_V_load_57/16 store_ln233/24 store_ln233/25 store_ln233/26 store_ln233/27 store_ln233/28 store_ln233/29 store_ln233/30 store_ln233/31 local_A_ping_V_load/42 "/>
</bind>
</comp>

<comp id="291" class="1004" name="local_A_ping_V_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr/42 "/>
</bind>
</comp>

<comp id="299" class="1005" name="indvar_flatten13_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="1"/>
<pin id="301" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="indvar_flatten13_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="14" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="indvar_flatten_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="1"/>
<pin id="312" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvar_flatten_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="11" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="c2_V_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="1"/>
<pin id="324" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="c2_V_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="6" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="intra_trans_en_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="intra_trans_en_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="arb_32_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_32 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="arb_32_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_32/2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="c3_V_21_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V_21 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="c3_V_21_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V_21/3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="c6_V_41_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="1"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_41 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="c6_V_41_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_41/13 "/>
</bind>
</comp>

<comp id="380" class="1005" name="c3_V_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="1"/>
<pin id="382" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="c3_V_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/23 "/>
</bind>
</comp>

<comp id="391" class="1005" name="c6_V_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="c6_V_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/33 "/>
</bind>
</comp>

<comp id="402" class="1005" name="indvar_flatten21_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="1"/>
<pin id="404" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="indvar_flatten21_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/42 "/>
</bind>
</comp>

<comp id="413" class="1005" name="c7_V_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="c7_V_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="1" slack="1"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/42 "/>
</bind>
</comp>

<comp id="424" class="1005" name="reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="512" slack="1"/>
<pin id="426" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_load_51 local_A_ping_V_load_52 local_A_ping_V_load_54 "/>
</bind>
</comp>

<comp id="430" class="1005" name="reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="512" slack="2"/>
<pin id="432" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="local_A_ping_V_load_53 local_A_ping_V_load_56 "/>
</bind>
</comp>

<comp id="436" class="1005" name="reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="512" slack="1"/>
<pin id="438" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_1 local_A_pong_V_load_2 local_A_pong_V_load_4 "/>
</bind>
</comp>

<comp id="442" class="1005" name="reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="512" slack="2"/>
<pin id="444" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_3 local_A_pong_V_load_6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln890_408_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="14" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_408/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln890_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="0" index="1" bw="14" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln890_1711_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1711/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln172_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln172/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln172_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln172/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln172_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln890131_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890131/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln172_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172_1/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln173_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln173/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln173_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln173_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln173_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="and_ln173_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln691_1819_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1819/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln890_1715_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1715/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln870_21_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_21/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln691_1821_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1821/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln890_1717_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1717/13 "/>
</bind>
</comp>

<comp id="550" class="1004" name="arb_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="4"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/22 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln691_1822_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="4"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1822/22 "/>
</bind>
</comp>

<comp id="561" class="1004" name="or_ln691_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="4"/>
<pin id="563" dir="0" index="1" bw="1" slack="4"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln691/22 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln691_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691/22 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln890_407_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="11" slack="4"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_407/22 "/>
</bind>
</comp>

<comp id="579" class="1004" name="select_ln890_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="4"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="0" index="2" bw="11" slack="0"/>
<pin id="583" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/22 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln691_1818_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1818/23 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln890_1714_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="0" index="1" bw="4" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1714/23 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln870_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/23 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln691_1820_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1820/33 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln890_1716_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="4" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1716/33 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln890_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/42 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln890_1712_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="0"/>
<pin id="624" dir="0" index="1" bw="7" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1712/42 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln890_1713_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="0"/>
<pin id="630" dir="0" index="1" bw="4" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1713/42 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln274_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="4" slack="0"/>
<pin id="638" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/42 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln890_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/42 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln691_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/42 "/>
</bind>
</comp>

<comp id="653" class="1005" name="local_A_ping_V_addr_51_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="3"/>
<pin id="655" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_51 "/>
</bind>
</comp>

<comp id="658" class="1005" name="local_A_ping_V_addr_52_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="4"/>
<pin id="660" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_52 "/>
</bind>
</comp>

<comp id="664" class="1005" name="local_A_ping_V_addr_53_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="5"/>
<pin id="666" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_53 "/>
</bind>
</comp>

<comp id="669" class="1005" name="local_A_ping_V_addr_54_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="5"/>
<pin id="671" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_54 "/>
</bind>
</comp>

<comp id="675" class="1005" name="local_A_ping_V_addr_55_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="6"/>
<pin id="677" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_55 "/>
</bind>
</comp>

<comp id="680" class="1005" name="local_A_ping_V_addr_56_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="6"/>
<pin id="682" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_56 "/>
</bind>
</comp>

<comp id="686" class="1005" name="local_A_ping_V_addr_57_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="7"/>
<pin id="688" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_57 "/>
</bind>
</comp>

<comp id="691" class="1005" name="local_A_ping_V_addr_58_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="7"/>
<pin id="693" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_58 "/>
</bind>
</comp>

<comp id="697" class="1005" name="local_A_pong_V_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="3"/>
<pin id="699" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="local_A_pong_V_addr_44_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="4"/>
<pin id="704" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_44 "/>
</bind>
</comp>

<comp id="708" class="1005" name="local_A_pong_V_addr_45_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="5"/>
<pin id="710" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_45 "/>
</bind>
</comp>

<comp id="713" class="1005" name="local_A_pong_V_addr_46_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="5"/>
<pin id="715" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_46 "/>
</bind>
</comp>

<comp id="719" class="1005" name="local_A_pong_V_addr_47_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="6"/>
<pin id="721" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_47 "/>
</bind>
</comp>

<comp id="724" class="1005" name="local_A_pong_V_addr_48_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="3" slack="6"/>
<pin id="726" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_48 "/>
</bind>
</comp>

<comp id="730" class="1005" name="local_A_pong_V_addr_49_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="7"/>
<pin id="732" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_49 "/>
</bind>
</comp>

<comp id="735" class="1005" name="local_A_pong_V_addr_50_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="7"/>
<pin id="737" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_50 "/>
</bind>
</comp>

<comp id="741" class="1005" name="add_ln890_408_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="14" slack="0"/>
<pin id="743" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_408 "/>
</bind>
</comp>

<comp id="746" class="1005" name="icmp_ln890_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="750" class="1005" name="icmp_ln890_1711_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="4"/>
<pin id="752" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln890_1711 "/>
</bind>
</comp>

<comp id="756" class="1005" name="and_ln172_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="4"/>
<pin id="758" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln172_1 "/>
</bind>
</comp>

<comp id="761" class="1005" name="or_ln173_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="2"/>
<pin id="763" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln173 "/>
</bind>
</comp>

<comp id="765" class="1005" name="and_ln173_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln173 "/>
</bind>
</comp>

<comp id="770" class="1005" name="add_ln691_1819_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="4" slack="0"/>
<pin id="772" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1819 "/>
</bind>
</comp>

<comp id="775" class="1005" name="icmp_ln890_1715_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1715 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln870_21_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870_21 "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln691_1821_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="4" slack="0"/>
<pin id="785" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1821 "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln890_1717_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1717 "/>
</bind>
</comp>

<comp id="792" class="1005" name="local_A_ping_V_load_55_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="512" slack="3"/>
<pin id="794" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="local_A_ping_V_load_55 "/>
</bind>
</comp>

<comp id="797" class="1005" name="local_A_ping_V_load_57_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="512" slack="4"/>
<pin id="799" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="local_A_ping_V_load_57 "/>
</bind>
</comp>

<comp id="802" class="1005" name="arb_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

<comp id="807" class="1005" name="select_ln691_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="1"/>
<pin id="809" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln691 "/>
</bind>
</comp>

<comp id="812" class="1005" name="select_ln890_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="1"/>
<pin id="814" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="817" class="1005" name="add_ln691_1818_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1818 "/>
</bind>
</comp>

<comp id="822" class="1005" name="icmp_ln890_1714_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1714 "/>
</bind>
</comp>

<comp id="826" class="1005" name="icmp_ln870_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="830" class="1005" name="add_ln691_1820_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="0"/>
<pin id="832" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1820 "/>
</bind>
</comp>

<comp id="835" class="1005" name="icmp_ln890_1716_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1716 "/>
</bind>
</comp>

<comp id="839" class="1005" name="local_A_pong_V_load_5_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="512" slack="3"/>
<pin id="841" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_5 "/>
</bind>
</comp>

<comp id="844" class="1005" name="local_A_pong_V_load_7_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="512" slack="4"/>
<pin id="846" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_7 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln890_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="0"/>
<pin id="851" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="854" class="1005" name="icmp_ln890_1712_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1712 "/>
</bind>
</comp>

<comp id="858" class="1005" name="local_A_ping_V_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="1"/>
<pin id="860" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln691_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="0"/>
<pin id="865" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="84" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="86" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="120" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="86" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="112" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="112" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="112" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="112" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="112" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="112" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="112" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="112" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="116" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="116" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="116" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="116" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="116" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="116" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="116" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="116" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="278"><net_src comp="120" pin="2"/><net_sink comp="269" pin=4"/></net>

<net id="288"><net_src comp="279" pin="7"/><net_sink comp="134" pin=2"/></net>

<net id="289"><net_src comp="120" pin="2"/><net_sink comp="279" pin=4"/></net>

<net id="290"><net_src comp="269" pin="7"/><net_sink comp="134" pin=2"/></net>

<net id="296"><net_src comp="24" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="279" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="298"><net_src comp="291" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="334" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="334" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="70" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="98" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="427"><net_src comp="279" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="429"><net_src comp="279" pin="7"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="279" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="435"><net_src comp="279" pin="7"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="269" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="441"><net_src comp="269" pin="7"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="269" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="447"><net_src comp="269" pin="7"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="303" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="303" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="52" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="314" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="339" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="460" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="48" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="351" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="326" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="472" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="466" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="484" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="460" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="478" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="362" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="362" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="362" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="373" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="72" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="373" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="48" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="322" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="90" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="90" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="555" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="310" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="92" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="92" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="573" pin="2"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="384" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="72" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="384" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="74" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="384" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="70" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="395" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="72" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="395" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="74" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="406" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="100" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="406" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="102" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="417" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="74" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="70" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="417" pin="4"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="634" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="651"><net_src comp="634" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="72" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="141" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="661"><net_src comp="149" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="667"><net_src comp="157" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="672"><net_src comp="165" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="678"><net_src comp="173" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="683"><net_src comp="181" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="689"><net_src comp="189" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="694"><net_src comp="197" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="700"><net_src comp="205" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="705"><net_src comp="213" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="711"><net_src comp="221" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="716"><net_src comp="229" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="722"><net_src comp="237" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="727"><net_src comp="245" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="733"><net_src comp="253" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="738"><net_src comp="261" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="744"><net_src comp="448" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="749"><net_src comp="454" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="460" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="759"><net_src comp="490" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="764"><net_src comp="496" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="514" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="773"><net_src comp="520" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="778"><net_src comp="526" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="532" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="538" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="791"><net_src comp="544" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="279" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="800"><net_src comp="279" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="805"><net_src comp="550" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="810"><net_src comp="565" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="815"><net_src comp="579" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="820"><net_src comp="586" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="825"><net_src comp="592" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="598" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="604" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="838"><net_src comp="610" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="269" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="847"><net_src comp="269" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="852"><net_src comp="616" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="857"><net_src comp="622" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="291" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="866"><net_src comp="647" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="417" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_1_x05 | {4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 }
	Port: fifo_A_PE_0_0_x020 | {14 15 16 17 18 19 20 21 34 35 36 37 38 39 40 41 43 }
 - Input state : 
	Port: A_IO_L2_in_0_x0 : fifo_A_A_IO_L2_in_0_x04 | {4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 }
  - Chain level:
	State 1
		local_A_ping_V_addr_51 : 1
		local_A_ping_V_addr_52 : 1
		local_A_ping_V_addr_53 : 1
		local_A_ping_V_addr_54 : 1
		local_A_ping_V_addr_55 : 1
		local_A_ping_V_addr_56 : 1
		local_A_ping_V_addr_57 : 1
		local_A_ping_V_addr_58 : 1
		local_A_pong_V_addr : 1
		local_A_pong_V_addr_44 : 1
		local_A_pong_V_addr_45 : 1
		local_A_pong_V_addr_46 : 1
		local_A_pong_V_addr_47 : 1
		local_A_pong_V_addr_48 : 1
		local_A_pong_V_addr_49 : 1
		local_A_pong_V_addr_50 : 1
		specmemcore_ln159 : 1
		specmemcore_ln161 : 1
	State 2
		add_ln890_408 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_1711 : 1
		or_ln172 : 2
		xor_ln172 : 2
		and_ln172 : 2
		icmp_ln890131 : 1
		and_ln172_1 : 2
		or_ln173 : 2
		xor_ln173 : 2
		or_ln173_1 : 2
		and_ln173 : 2
		br_ln178 : 2
	State 3
		add_ln691_1819 : 1
		icmp_ln890_1715 : 1
		br_ln179 : 2
		icmp_ln870_21 : 1
		br_ln182 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln691_1821 : 1
		icmp_ln890_1717 : 1
		br_ln207 : 2
	State 14
		write_ln174 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		select_ln890 : 1
	State 23
		add_ln691_1818 : 1
		icmp_ln890_1714 : 1
		br_ln222 : 2
		icmp_ln870 : 1
		br_ln225 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		add_ln691_1820 : 1
		icmp_ln890_1716 : 1
		br_ln250 : 2
	State 34
		write_ln174 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		add_ln890 : 1
		icmp_ln890_1712 : 1
		br_ln890 : 2
		icmp_ln890_1713 : 1
		select_ln274 : 2
		zext_ln890 : 3
		local_A_ping_V_addr : 4
		local_A_ping_V_load : 5
		add_ln691 : 3
	State 43
		write_ln174 : 1
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |  add_ln890_408_fu_448  |    0    |    21   |
|          |  add_ln691_1819_fu_520 |    0    |    12   |
|          |  add_ln691_1821_fu_538 |    0    |    12   |
|          |  add_ln691_1822_fu_555 |    0    |    13   |
|    add   |  add_ln890_407_fu_573  |    0    |    18   |
|          |  add_ln691_1818_fu_586 |    0    |    12   |
|          |  add_ln691_1820_fu_604 |    0    |    12   |
|          |    add_ln890_fu_616    |    0    |    14   |
|          |    add_ln691_fu_647    |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_454   |    0    |    12   |
|          | icmp_ln890_1711_fu_460 |    0    |    11   |
|          |  icmp_ln890131_fu_484  |    0    |    10   |
|          | icmp_ln890_1715_fu_526 |    0    |    9    |
|          |  icmp_ln870_21_fu_532  |    0    |    9    |
|   icmp   | icmp_ln890_1717_fu_544 |    0    |    9    |
|          | icmp_ln890_1714_fu_592 |    0    |    9    |
|          |    icmp_ln870_fu_598   |    0    |    9    |
|          | icmp_ln890_1716_fu_610 |    0    |    9    |
|          | icmp_ln890_1712_fu_622 |    0    |    10   |
|          | icmp_ln890_1713_fu_628 |    0    |    9    |
|----------|------------------------|---------|---------|
|          |   select_ln691_fu_565  |    0    |    6    |
|  select  |   select_ln890_fu_579  |    0    |    11   |
|          |   select_ln274_fu_634  |    0    |    4    |
|----------|------------------------|---------|---------|
|          |     or_ln172_fu_466    |    0    |    2    |
|    or    |     or_ln173_fu_496    |    0    |    2    |
|          |    or_ln173_1_fu_508   |    0    |    2    |
|          |     or_ln691_fu_561    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    xor_ln172_fu_472    |    0    |    2    |
|    xor   |    xor_ln173_fu_502    |    0    |    2    |
|          |       arb_fu_550       |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    and_ln172_fu_478    |    0    |    2    |
|    and   |   and_ln172_1_fu_490   |    0    |    2    |
|          |    and_ln173_fu_514    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_120    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_126    |    0    |    0    |
|          |    grp_write_fu_134    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln890_fu_642   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   273   |
|----------|------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_A_ping_V|    8   |    0   |    0   |
|local_A_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   16   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    add_ln691_1818_reg_817    |    4   |
|    add_ln691_1819_reg_770    |    4   |
|    add_ln691_1820_reg_830    |    4   |
|    add_ln691_1821_reg_783    |    4   |
|       add_ln691_reg_863      |    4   |
|     add_ln890_408_reg_741    |   14   |
|       add_ln890_reg_849      |    7   |
|      and_ln172_1_reg_756     |    1   |
|       and_ln173_reg_765      |    1   |
|        arb_32_reg_347        |    1   |
|          arb_reg_802         |    1   |
|         c2_V_reg_322         |    6   |
|        c3_V_21_reg_358       |    4   |
|         c3_V_reg_380         |    4   |
|        c6_V_41_reg_369       |    4   |
|         c6_V_reg_391         |    4   |
|         c7_V_reg_413         |    4   |
|     icmp_ln870_21_reg_779    |    1   |
|      icmp_ln870_reg_826      |    1   |
|    icmp_ln890_1711_reg_750   |    1   |
|    icmp_ln890_1712_reg_854   |    1   |
|    icmp_ln890_1714_reg_822   |    1   |
|    icmp_ln890_1715_reg_775   |    1   |
|    icmp_ln890_1716_reg_835   |    1   |
|    icmp_ln890_1717_reg_788   |    1   |
|      icmp_ln890_reg_746      |    1   |
|   indvar_flatten13_reg_299   |   14   |
|   indvar_flatten21_reg_402   |    7   |
|    indvar_flatten_reg_310    |   11   |
|    intra_trans_en_reg_334    |    1   |
|local_A_ping_V_addr_51_reg_653|    3   |
|local_A_ping_V_addr_52_reg_658|    3   |
|local_A_ping_V_addr_53_reg_664|    3   |
|local_A_ping_V_addr_54_reg_669|    3   |
|local_A_ping_V_addr_55_reg_675|    3   |
|local_A_ping_V_addr_56_reg_680|    3   |
|local_A_ping_V_addr_57_reg_686|    3   |
|local_A_ping_V_addr_58_reg_691|    3   |
|  local_A_ping_V_addr_reg_858 |    3   |
|local_A_ping_V_load_55_reg_792|   512  |
|local_A_ping_V_load_57_reg_797|   512  |
|local_A_pong_V_addr_44_reg_702|    3   |
|local_A_pong_V_addr_45_reg_708|    3   |
|local_A_pong_V_addr_46_reg_713|    3   |
|local_A_pong_V_addr_47_reg_719|    3   |
|local_A_pong_V_addr_48_reg_724|    3   |
|local_A_pong_V_addr_49_reg_730|    3   |
|local_A_pong_V_addr_50_reg_735|    3   |
|  local_A_pong_V_addr_reg_697 |    3   |
| local_A_pong_V_load_5_reg_839|   512  |
| local_A_pong_V_load_7_reg_844|   512  |
|       or_ln173_reg_761       |    1   |
|            reg_424           |   512  |
|            reg_430           |   512  |
|            reg_436           |   512  |
|            reg_442           |   512  |
|     select_ln691_reg_807     |    6   |
|     select_ln890_reg_812     |   11   |
+------------------------------+--------+
|             Total            |  4278  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_134    |  p2  |  11  |  512 |  5632  ||    59   |
|    grp_access_fu_269   |  p0  |   4  |   3  |   12   ||    20   |
|    grp_access_fu_269   |  p2  |   8  |   0  |    0   ||    43   |
|    grp_access_fu_279   |  p0  |   6  |   3  |   18   ||    31   |
|    grp_access_fu_279   |  p2  |   8  |   0  |    0   ||    43   |
| indvar_flatten_reg_310 |  p0  |   2  |  11  |   22   ||    9    |
|      c2_V_reg_322      |  p0  |   2  |   6  |   12   ||    9    |
| intra_trans_en_reg_334 |  p0  |   2  |   1  |    2   |
|         reg_424        |  p0  |   2  |  512 |  1024  ||    9    |
|         reg_430        |  p0  |   2  |  512 |  1024  ||    9    |
|         reg_436        |  p0  |   2  |  512 |  1024  ||    9    |
|         reg_442        |  p0  |   2  |  512 |  1024  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  9794  ||  5.4661 ||   250   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   273  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   250  |
|  Register |    -   |    -   |  4278  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    5   |  4278  |   523  |
+-----------+--------+--------+--------+--------+
