python3  -m "efx_dbg.DbgWizard" --device  "T8F81" --family  "Trion" --in_profile_name  "/home/vlad/Documents/level_project/debug_profile.wizard.json" --out_dbg_vdb  "debug_top.post.vdb" --out_profile_name  "/home/vlad/Documents/level_project/debug_profile.wizard.json" --out_dir  "work_dbg"
efx_map  --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --bram_output_regs_packing "1" --retiming "1" --seq_opt "1" --blast_const_operand_adders "1" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --I "/home/vlad/Documents/level_project" --I "/home/vlad/Documents/level_project/ip/i2c_interface" --family "Trion" --device "T8F81" --root "edb_top" --v "/home/vlad/Documents/level_project/work_dbg/debug_top.v" --write-postmap-module "/home/vlad/Documents/level_project/work_dbg/debug_top.post.vdb" --generate_sig_profile "false" --work-dir "/home/vlad/Documents/level_project/work_dbg" --output-dir "/home/vlad/Documents/level_project/outflow"
efx_map  --family "Trion" --device "T8F81" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --bram_output_regs_packing "1" --retiming "1" --seq_opt "1" --blast_const_operand_adders "1" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --I "/home/vlad/Documents/level_project" --I "/home/vlad/Documents/level_project/ip/i2c_interface" --root "level" --vdb "/home/vlad/Documents/level_project/outflow/level.elab.vdb" --vdb "/home/vlad/Documents/level_project/work_dbg/debug_top.post.vdb" --write-efx-verilog "/home/vlad/Documents/level_project/work_dbg/level.dbg.map.v" --binary-db "/home/vlad/Documents/level_project/work_dbg/level.dbg.vdb" --merge_vdbs=1 --conn "/home/vlad/Documents/level_project/debug_profile.wizard.json" --generate_sig_profile "false" --work-dir "/home/vlad/Documents/level_project/work_dbg" --output-dir "/home/vlad/Documents/level_project/outflow"
python3  "/home/vlad/efinity/2021.1/scripts/efx_pt_jtag_util.py" --device "T8F81" --project "level" --design_file "/home/vlad/Documents/level_project/level.peri.xml" --action "add" --jtag_user "JTAG_USER1" --output "/home/vlad/Documents/level_project/level.dbg.peri.xml"
python 
