{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572990824773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572990824774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 22:53:44 2019 " "Processing started: Tue Nov  5 22:53:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572990824774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990824774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zad2 -c zad2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off zad2 -c zad2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990824774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572990825037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572990825037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad2.v 1 1 " "Found 1 design units, including 1 entities, in source file zad2.v" { { "Info" "ISGN_ENTITY_NAME" "1 zad2 " "Found entity 1: zad2" {  } { { "zad2.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/zad2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990831184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990831184 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \")\" BCD_thing.v(7) " "Verilog HDL syntax error at BCD_thing.v(7) near text: \"or\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572990831185 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" BCD_thing.v(10) " "Verilog HDL syntax error at BCD_thing.v(10) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572990831185 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BCD_counter BCD_thing.v(1) " "Ignored design unit \"BCD_counter\" at BCD_thing.v(1) due to previous errors" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572990831185 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BCD_timer BCD_thing.v(17) " "Ignored design unit \"BCD_timer\" at BCD_thing.v(17) due to previous errors" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572990831186 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BCD_to_HEX_screen BCD_thing.v(27) " "Ignored design unit \"BCD_to_HEX_screen\" at BCD_thing.v(27) due to previous errors" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 27 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572990831186 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_1_BCD_adder BCD_thing.v(44) " "Ignored design unit \"_1_BCD_adder\" at BCD_thing.v(44) due to previous errors" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 44 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572990831186 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_9s_com BCD_thing.v(52) " "Ignored design unit \"_9s_com\" at BCD_thing.v(52) due to previous errors" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 52 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572990831186 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_1_BCD_substractor BCD_thing.v(60) " "Ignored design unit \"_1_BCD_substractor\" at BCD_thing.v(60) due to previous errors" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 60 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572990831186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_thing.v 0 0 " "Found 0 design units, including 0 entities, in source file BCD_thing.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990831186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_sec " "Found entity 1: count_sec" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990831190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990831190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572990831238 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  5 22:53:51 2019 " "Processing ended: Tue Nov  5 22:53:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572990831238 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572990831238 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572990831238 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990831238 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990831360 ""}
