Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Dec 17 21:35:34 2021
| Host         : tennin running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -file /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_6/post_synth_timing_summary.rpt
| Design       : myproject
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 34 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.177        0.000                      0                  722        0.159        0.000                      0                  592        4.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               3.846        0.000                      0                  592        0.159        0.000                      0                  592        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clock                   8.200        0.000                      0                  149                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       clock                                     1.177        0.000                      0                   48                                                                        
**default**       input port clock                          4.771        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        3.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 4.133ns (72.099%)  route 1.599ns (27.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, unplaced)       0.584     2.406    _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/CLK
                         DSP48E1                                      r  _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     6.415 r  _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/P[10]
                         net (fo=1, unplaced)         0.800     7.215    _myproject_i0/Datapath_i/MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0/P[0]
                         LUT3 (Prop_lut3_I0_O)        0.124     7.339 r  _myproject_i0/Datapath_i/MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0/multiple_elements.memory_reg_i_22/O
                         net (fo=1, unplaced)         0.800     8.139    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/DIADI[0]
                         RAMB36E1                                     r  _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, unplaced)       0.439    12.078    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/CLK
                         RAMB36E1                                     r  _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/CLKARDCLK
                         clock pessimism              0.183    12.261    
                         clock uncertainty           -0.035    12.226    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    11.985    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  3.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 _myproject_i0/Datapath_i/reg_5/reg_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _myproject_i0/Datapath_i/reg_33/reg_out1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, unplaced)       0.114     0.628    _myproject_i0/Datapath_i/reg_5/CLK
                         FDRE                                         r  _myproject_i0/Datapath_i/reg_5/reg_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.775 r  _myproject_i0/Datapath_i/reg_5/reg_out1_reg[1]/Q
                         net (fo=3, unplaced)         0.148     0.923    _myproject_i0/Datapath_i/reg_33/Q[1]
                         FDRE                                         r  _myproject_i0/Datapath_i/reg_33/reg_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, unplaced)       0.259     0.982    _myproject_i0/Datapath_i/reg_33/CLK
                         FDRE                                         r  _myproject_i0/Datapath_i/reg_33/reg_out1_reg[5]/C
                         clock pessimism             -0.209     0.773    
                         FDRE (Hold_fdre_C_D)        -0.009     0.764    _myproject_i0/Datapath_i/reg_33/reg_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                _myproject_i0/Controller_i/_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                _myproject_i0/Controller_i/_present_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 start_port
                            (input port)
  Destination:            _myproject_i0/Controller_i/_present_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.897ns  (logic 1.293ns (33.189%)  route 2.604ns (66.811%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  start_port (IN)
                         net (fo=0)                   0.000     0.000    start_port
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 f  start_port_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.721    _myproject_i0/Controller_i/start_port_IBUF
                         LUT3 (Prop_lut3_I1_O)        0.124     1.845 f  _myproject_i0/Controller_i/_present_state[4]_i_6/O
                         net (fo=1, unplaced)         0.902     2.747    _myproject_i0/Controller_i/_present_state[4]_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.871 r  _myproject_i0/Controller_i/_present_state[4]_i_3/O
                         net (fo=1, unplaced)         0.902     3.773    _myproject_i0/Controller_i/_present_state[4]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     3.897 r  _myproject_i0/Controller_i/_present_state[4]_i_1/O
                         net (fo=1, unplaced)         0.000     3.897    _myproject_i0/Controller_i/_next_state[4]
                         FDSE                                         r  _myproject_i0/Controller_i/_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                                                      0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, unplaced)       0.439    12.078    _myproject_i0/Controller_i/CLK
                         FDSE                                         r  _myproject_i0/Controller_i/_present_state_reg[4]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.025    12.053    
                         FDSE (Setup_fdse_C_D)        0.044    12.097    _myproject_i0/Controller_i/_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  8.200    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.177ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 _myproject_i0/Controller_i/_present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer2_out_address0[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.417ns  (logic 3.605ns (56.183%)  route 2.812ns (43.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, unplaced)       0.584     2.406    _myproject_i0/Controller_i/CLK
                         FDRE                                         r  _myproject_i0/Controller_i/_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.884 f  _myproject_i0/Controller_i/_present_state_reg[0]/Q
                         net (fo=10, unplaced)        1.008     3.892    _myproject_i0/Controller_i/_present_state[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.187 r  _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_2/O
                         net (fo=6, unplaced)         0.481     4.668    _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.792 r  _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     5.315    _myproject_i0/Controller_i/selector_MUX_69_layer2_out_bambu_artificial_ParmMgr_modgen_68_i1_3_0_0
                         LUT3 (Prop_lut3_I1_O)        0.124     5.439 r  _myproject_i0/Controller_i/layer2_out_address0_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.239    layer2_out_address1_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.584     8.823 r  layer2_out_address0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.823    layer2_out_address0[1]
                                                                      r  layer2_out_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  1.177    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.771ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 start_port
                            (input port)
  Destination:            const_size_in_1_vld
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        5.229ns  (logic 3.630ns (69.413%)  route 1.599ns (30.587%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  start_port (IN)
                         net (fo=0)                   0.000     0.000    start_port
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  start_port_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.721    _myproject_i0/Controller_i/start_port_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     1.845 r  _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.645    const_size_out_1_vld_OBUF
                         OBUF (Prop_obuf_I_O)         2.584     5.229 r  const_size_in_1_vld_OBUF_inst/O
                         net (fo=0)                   0.000     5.229    const_size_in_1_vld
                                                                      r  const_size_in_1_vld (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  4.771    





