$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 1 # A $end
   $var wire 1 $ B $end
   $var wire 1 % C $end
   $var wire 1 & D $end
   $var wire 1 ' S0 $end
   $var wire 1 ( S1 $end
   $var wire 1 ) Y $end
   $scope module m $end
    $var wire 1 # A $end
    $var wire 1 $ B $end
    $var wire 1 % C $end
    $var wire 1 & D $end
    $var wire 1 ' S0 $end
    $var wire 1 ( S1 $end
    $var wire 1 ) Y $end
    $var wire 1 * m1out $end
    $var wire 1 + m2out $end
    $scope module m1 $end
     $var wire 1 ' S $end
     $var wire 1 # A $end
     $var wire 1 $ B $end
     $var wire 1 * Y $end
    $upscope $end
    $scope module m2 $end
     $var wire 1 ' S $end
     $var wire 1 % A $end
     $var wire 1 & B $end
     $var wire 1 + Y $end
    $upscope $end
    $scope module m3 $end
     $var wire 1 ( S $end
     $var wire 1 * A $end
     $var wire 1 + B $end
     $var wire 1 ) Y $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
0&
0'
0(
0)
0*
1+
#1
#2
1'
0+
#3
0'
1(
1)
1+
#4
1'
0)
0+
#5
