Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov  4 15:04:33 2024
| Host         : YangZhengyu-Portable running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   154 |
|    Minimum number of control sets                        |   154 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   645 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   154 |
| >= 0 to < 4        |    75 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     3 |
| >= 16              |    63 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8513 |         3730 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             618 |          406 |
| Yes          | No                    | No                     |             528 |          216 |
| Yes          | No                    | Yes                    |              32 |           10 |
| Yes          | Yes                   | No                     |            1280 |          450 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                   Enable Signal                   |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  vga/c2i1/inst_reg[115]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[32]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[114]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[113]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[42]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[36]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[35]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[38]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[49]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[46]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[48]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[52]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[58]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[59]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[113]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[56]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[114]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[32]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[35]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[115]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[38]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[46]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[36]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[42]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[48]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[49]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[52]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[56]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[58]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[59]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[113]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[114]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[32]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[115]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[36]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[35]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[46]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[38]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[42]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[48]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[52]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[49]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[56]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[58]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[113]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[114]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[59]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[115]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[36]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[32]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[38]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[35]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[48]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[49]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[42]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[46]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[52]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[59]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[58]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[56]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[115]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[114]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[113]/G0 |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[32]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[35]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[36]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[42]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[38]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[46]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[48]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[52]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[49]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[59]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[56]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[58]/G0  |                                                   |                                  |                1 |              1 |         1.00 |
|  debug_clk                 | core/CMU/CACHE/E[0]                               | rst_all                          |                1 |              4 |         4.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/data_count[3]_i_1__0_n_0          | rst_all                          |                1 |              4 |         4.00 |
|  CLK_GEN/CLK_OUT1          |                                                   | vga/U12/v_count_reg[8]_16        |                3 |              5 |         1.67 |
|  CLK_GEN/CLK_OUT3          | BTN_SCAN/p_0_in                                   |                                  |                2 |              5 |         2.50 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/next_data_count                   | rst_all                          |                2 |              6 |         3.00 |
|  CLK_GEN/CLK_OUT1          | vga/U12/E[0]                                      |                                  |                6 |              7 |         1.17 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff_0                            | DISPLAY/P2S_LED/buff[16]_i_1_n_0 |                2 |              7 |         3.50 |
|  CLK_GEN/CLK_OUT3          | vga/U12/v_count                                   |                                  |                3 |             10 |         3.33 |
|  CLK_GEN/CLK_OUT3          |                                                   | vga/U12/h_count[9]_i_1_n_0       |                4 |             10 |         2.50 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff_0                            |                                  |                4 |             10 |         2.50 |
|  CLK_GEN/CLK_OUT3          |                                                   | vga/U12/rdn_reg_n_0              |                3 |             12 |         4.00 |
|  CLK_GEN/CLK_OUT1          |                                                   | vga/U12/v_count_reg[8]_15        |                7 |             13 |         1.86 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                              | DISPLAY/P2S_SEG/buff[64]_i_1_n_0 |                3 |             13 |         4.33 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                              |                                  |                3 |             14 |         4.67 |
|  debug_clk                 | core/CMU/CACHE/rst_all_reg_2                      | core/CMU/CACHE/rst_all_reg_1     |                5 |             15 |         3.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                              | DISPLAY/P2S_SEG/buff[63]_i_1_n_0 |                3 |             15 |         5.00 |
|  CLK_GEN/CLK_OUT4          |                                                   |                                  |                5 |             17 |         3.40 |
|  debug_clk                 | core/reg_ID_EX/rst_all_reg_0                      | rst_all                          |                9 |             22 |         2.44 |
|  debug_clk                 | core/CMU/CACHE/FSM_sequential_state_reg[1]_309[0] | core/CMU/CACHE/rst_all_reg       |                9 |             25 |         2.78 |
|  CLK_GEN/CLK_OUT3          |                                                   |                                  |               12 |             26 |         2.17 |
|  CLK_GEN/CLK_OUT3          |                                                   | rst_all                          |               11 |             28 |         2.55 |
|  CLK_GEN/CLK_OUT1          |                                                   |                                  |               16 |             31 |         1.94 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_21[0]             | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_22[0]             | rst_all                          |               10 |             32 |         3.20 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_7[0]              | rst_all                          |               18 |             32 |         1.78 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_26[0]             | rst_all                          |                9 |             32 |         3.56 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_24[0]             | rst_all                          |               22 |             32 |         1.45 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_25[0]             | rst_all                          |                6 |             32 |         5.33 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_9[0]              | rst_all                          |                9 |             32 |         3.56 |
|  debug_clk                 | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0            | rst_all                          |                8 |             32 |         4.00 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_5[0]              | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_30[0]             | rst_all                          |                9 |             32 |         3.56 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_4[0]              | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_29[0]             | rst_all                          |                8 |             32 |         4.00 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_6[0]              | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_14[0]             | rst_all                          |                9 |             32 |         3.56 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_27[0]             | rst_all                          |               10 |             32 |         3.20 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_28[0]             | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_23[0]             | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_3[0]              | rst_all                          |               11 |             32 |         2.91 |
|  debug_clk                 | core/CMU/CACHE/FSM_sequential_state_reg[1]_280[0] | rst_all                          |               10 |             32 |         3.20 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_8[0]              | rst_all                          |               19 |             32 |         1.68 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_0[0]              | rst_all                          |                8 |             32 |         4.00 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_10[0]             | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_12[0]             | rst_all                          |               10 |             32 |         3.20 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_1[0]              | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_11[0]             | rst_all                          |                7 |             32 |         4.57 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_18[0]             | rst_all                          |               10 |             32 |         3.20 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_13[0]             | rst_all                          |               10 |             32 |         3.20 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_17[0]             | rst_all                          |                7 |             32 |         4.57 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_16[0]             | rst_all                          |                9 |             32 |         3.56 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_19[0]             | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_15[0]             | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_2[0]              | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_20[0]             | rst_all                          |                9 |             32 |         3.56 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_1                          |                                  |               15 |             36 |         2.40 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_4                          |                                  |               15 |             36 |         2.40 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_3                          |                                  |               12 |             36 |         3.00 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_2                          |                                  |               14 |             36 |         2.57 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_0                          |                                  |               17 |             36 |         2.12 |
|  CLK_GEN/CLK_OUT1          | vga/U12/should_latch_debug_data                   |                                  |                6 |             44 |         7.33 |
|  debug_clk                 | core/RAM/cache_replace                            |                                  |               16 |             64 |         4.00 |
|  debug_clk                 | core/CMU/CACHE/rst_all_reg_2                      |                                  |               32 |             88 |         2.75 |
|  inst_reg[150]_i_2__0_n_0  |                                                   | vga/c2i2/inst_reg[150]_i_3_n_0   |               73 |            110 |         1.51 |
|  inst_reg[150]_i_2__1_n_0  |                                                   | vga/c2i3/inst_reg[150]_i_3_n_0   |               85 |            110 |         1.29 |
|  inst_reg[150]_i_2__2_n_0  |                                                   | vga/c2i4/inst_reg[150]_i_3_n_0   |               77 |            110 |         1.43 |
|  inst_reg[150]_i_2__3_n_0  |                                                   | vga/c2i5/inst_reg[150]_i_3_n_0   |               72 |            110 |         1.53 |
|  inst_reg[150]_i_2_n_0     |                                                   | vga/c2i1/inst_reg[150]_i_3_n_0   |               71 |            110 |         1.55 |
|  debug_clk                 | core/CMU/CACHE/ALUO_MEM_reg[10]_0                 |                                  |               32 |            128 |         4.00 |
|  debug_clk                 | core/CMU/CACHE/ALUO_MEM_reg[11]_0                 |                                  |               32 |            128 |         4.00 |
|  debug_clk                 | core/CMU/CACHE/ALUO_MEM_reg[12]_0                 |                                  |               32 |            128 |         4.00 |
|  debug_clk                 | core/CMU/CACHE/ALUO_MEM_reg[10]_1                 |                                  |               32 |            128 |         4.00 |
|  debug_clk                 | core/CMU/CACHE/state_reg[0]                       |                                  |               32 |            128 |         4.00 |
|  debug_clk                 | core/CMU/CACHE/state_reg[0]_0                     |                                  |               32 |            128 |         4.00 |
|  debug_clk                 | core/CMU/CACHE/state_reg[0]_2                     |                                  |               32 |            128 |         4.00 |
|  debug_clk                 | core/CMU/CACHE/state_reg[0]_1                     |                                  |               32 |            128 |         4.00 |
|  debug_clk                 | core/CMU/CACHE/FSM_sequential_state_reg[1]_309[0] | rst_all                          |               48 |            145 |         3.02 |
|  debug_clk                 | core/CMU/CACHE/rst_all_reg_0                      |                                  |               93 |            221 |         2.38 |
|  debug_clk                 |                                                   |                                  |             3622 |           8364 |         2.31 |
+----------------------------+---------------------------------------------------+----------------------------------+------------------+----------------+--------------+


