{
   "ActiveEmotionalView":"No Loops",
   "Color Coded_ScaleFactor":"0.475958",
   "Color Coded_TopLeft":"0,-443",
   "Default View_Layers":"/axi_dma_0_mm2s_introut:true|/axi_dma_0_s2mm_introut:true|/processing_system7_0_FCLK_RESET0_N:true|/myproject_axi_0_interrupt:true|/processing_system7_0_FCLK_CLK0:true|/rst_ps7_0_100M_peripheral_aresetn:true|",
   "Default View_ScaleFactor":"0.954865",
   "Default View_TopLeft":"-30,-559",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.967972",
   "Grouping and No Loops_TopLeft":"0,10",
   "Interfaces View_Layers":"/rst_ps7_0_100M_peripheral_aresetn:false|/processing_system7_0_FCLK_RESET0_N:false|/axi_dma_0_mm2s_introut:false|/axi_dma_0_s2mm_introut:false|/processing_system7_0_FCLK_CLK0:false|/myproject_axi_0_interrupt:false|",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"0,-273",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/rst_ps7_0_100M_peripheral_aresetn:true|/processing_system7_0_FCLK_RESET0_N:true|/axi_dma_0_mm2s_introut:true|/axi_dma_0_s2mm_introut:true|/processing_system7_0_FCLK_CLK0:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2600 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2600 -y 180 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2350 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 114 115 113 116 112} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 20R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 0L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 60L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 360L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 380L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 340L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 460L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 320L
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1520 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 92 93 94 97 90 95 96 91 98} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_SG right -pinY M_AXI_SG 160R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 180R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 200R -pinDir M_AXIS_MM2S left -pinY M_AXIS_MM2S 60L -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 80L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 160L -pinDir m_axi_sg_aclk left -pinY m_axi_sg_aclk 180L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 200L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 220L -pinDir axi_resetn left -pinY axi_resetn 120L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 220R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 240R -pinDir mm2s_introut left -pinY mm2s_introut 140L -pinDir s2mm_introut left -pinY s2mm_introut 240L
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 640 -y 60 -swap {56 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 0 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 39 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 97 93 98 94 99 95 100 96 101} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 300R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 60R -pinDir M02_AXI right -pinY M02_AXI 540R -pinDir ACLK left -pinY ACLK 360L -pinDir ARESETN left -pinY ARESETN 460L -pinDir S00_ACLK left -pinY S00_ACLK 380L -pinDir S00_ARESETN left -pinY S00_ARESETN 480L -pinDir M00_ACLK left -pinY M00_ACLK 400L -pinDir M00_ARESETN left -pinY M00_ARESETN 500L -pinDir M01_ACLK left -pinY M01_ACLK 420L -pinDir M01_ARESETN left -pinY M01_ARESETN 520L -pinDir M02_ACLK left -pinY M02_ACLK 440L -pinDir M02_ARESETN left -pinY M02_ARESETN 540L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 180 -y 580 -swap {0 9 2 3 4 1 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1930 -y 220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 105 101 106 102 107 103 108 104 109} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir S02_AXI left -pinY S02_AXI 40L -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 160L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 180L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 200L -pinDir S01_ACLK left -pinY S01_ACLK 120L -pinDir S01_ARESETN left -pinY S01_ARESETN 220L -pinDir S02_ACLK left -pinY S02_ACLK 140L -pinDir S02_ARESETN left -pinY S02_ARESETN 240L
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 640 -y 810 -swap {2 1 0 3} -defaultsOSRD -pinBusDir In0 right -pinBusY In0 40R -pinBusDir In1 right -pinBusY In1 20R -pinBusDir In2 right -pinBusY In2 0R -pinBusDir dout right -pinBusY dout 60R
preplace inst axi_intc_0 -pg 1 -lvl 3 -x 1135 -y 600 -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinDir interrupt right -pinY interrupt 0R -pinDir interrupt.irq right -pinY interrupt.irq 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L -pinBusDir intr left -pinBusY intr 220L
preplace inst myproject_axi_0 -pg 1 -lvl 3 -x 1135 -y 120 -defaultsOSRD -pinDir s_axi_AXILiteS left -pinY s_axi_AXILiteS 0L -pinDir in_r right -pinY in_r 0R -pinDir out_r right -pinY out_r 20R -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst_n left -pinY ap_rst_n 40L -pinDir interrupt left -pinY interrupt 60L
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 380 710 810 380 1340 380 1760 140 2080
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 5 360J 750 870J 420 NJ 420 1700J 100 2120
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 4 400 730 790 40 1320 440 1780
preplace netloc axi_dma_0_mm2s_introut 1 2 2 890 320 1300J
preplace netloc axi_dma_0_s2mm_introut 1 2 2 850 300 NJ
preplace netloc axi_intc_0_irq 1 3 3 1340J 400 1720J 120 2100
preplace netloc xlconcat_0_dout 1 2 1 910 820n
preplace netloc myproject_axi_0_interrupt 1 2 1 830 180n
preplace netloc processing_system7_0_M_AXI_GP0 1 2 4 NJ 360 NJ 360 1740J 160 N
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 N 260
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ 180
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 N 220
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 2 NJ 60 N
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 N 240
preplace netloc processing_system7_0_DDR 1 6 1 NJ 160
preplace netloc axi_dma_0_M_AXI_SG 1 4 1 N 220
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 N 600
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 N 120
preplace netloc myproject_axi_0_out_r 1 3 1 N 140
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 1 N 120
levelinfo -pg 1 0 180 640 1135 1520 1930 2350 2600
pagesize -pg 1 -db -bbox -sgen 0 -20 2720 930
",
   "No Loops_ScaleFactor":"0.788732",
   "No Loops_TopLeft":"0,-169",
   "Reduced Jogs_ScaleFactor":"0.859982",
   "Reduced Jogs_TopLeft":"0,-216",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1880 -y -150 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1880 -y -130 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 920 -y -100 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 1 -x 470 -y -50 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1700 -y -10 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -x 1350 -y 10 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1700 -y -350 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 920 -y 90 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 2 -x 920 -y 260 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 0 -180 680 20 1160 -110 1540
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 1 1150 -50n
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 0 4 0 160 NJ 160 1170J -100 1550
preplace netloc axi_dma_0_mm2s_introut 1 1 1 660 0n
preplace netloc axi_dma_0_s2mm_introut 1 1 1 650 20n
preplace netloc processing_system7_0_DDR 1 2 3 NJ -150 N -150 N
preplace netloc ps7_0_axi_periph_M00_AXI 1 0 5 -10 -530 NJ -530 NJ -530 NJ -530 1850
preplace netloc processing_system7_0_M_AXI_GP0 1 2 2 NJ -90 1530
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 3 660 -450 NJ -450 NJ
preplace netloc axi_dma_0_M_AXI_SG 1 1 3 650J -460 NJ -460 1550
preplace netloc axi_mem_intercon_M00_AXI 1 1 4 690 -540 NJ -540 NJ -540 1860
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 3 670 10 1140J -430 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 3 NJ -130 N -130 N
levelinfo -pg 1 -30 470 920 1350 1700 1880
pagesize -pg 1 -db -bbox -sgen -30 -720 2000 350
"
}
{
   "da_axi4_cnt":"12",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"2"
}
