
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f30  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800203c  0800203c  0001203c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020a4  080020a4  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  080020a4  080020a4  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020a4  080020a4  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020a4  080020a4  000120a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020a8  080020a8  000120a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080020ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  20000090  0800213c  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  0800213c  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000389e  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011c8  00000000  00000000  00023957  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004b0  00000000  00000000  00024b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000003f8  00000000  00000000  00024fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017215  00000000  00000000  000253c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006fdd  00000000  00000000  0003c5dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000803cf  00000000  00000000  000435ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c3989  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001450  00000000  00000000  000c39dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08002024 	.word	0x08002024

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08002024 	.word	0x08002024

0800014c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000152:	f000 fbcd 	bl	80008f0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000156:	f000 f85f 	bl	8000218 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800015a:	f000 f8a3 	bl	80002a4 <MX_GPIO_Init>
	/* USER CODE BEGIN 2 */

	Alcd_Init(&my_Lcd, 2, 16);
 800015e:	2210      	movs	r2, #16
 8000160:	2102      	movs	r1, #2
 8000162:	4828      	ldr	r0, [pc, #160]	; (8000204 <main+0xb8>)
 8000164:	f000 fa9c 	bl	80006a0 <Alcd_Init>
//							HAL_Delay(1000);
//					Alcd_PutAt_n(&my_Lcd, 0, 0, str, Len);
//				}
//			}
//		}
		uint8_t Len = sprintf(str, "%02d:%02d:%02d" , HH , MM , SS) ;
 8000168:	4b27      	ldr	r3, [pc, #156]	; (8000208 <main+0xbc>)
 800016a:	781b      	ldrb	r3, [r3, #0]
 800016c:	461a      	mov	r2, r3
 800016e:	4b27      	ldr	r3, [pc, #156]	; (800020c <main+0xc0>)
 8000170:	781b      	ldrb	r3, [r3, #0]
 8000172:	4619      	mov	r1, r3
 8000174:	4b26      	ldr	r3, [pc, #152]	; (8000210 <main+0xc4>)
 8000176:	781b      	ldrb	r3, [r3, #0]
 8000178:	1d38      	adds	r0, r7, #4
 800017a:	9300      	str	r3, [sp, #0]
 800017c:	460b      	mov	r3, r1
 800017e:	4925      	ldr	r1, [pc, #148]	; (8000214 <main+0xc8>)
 8000180:	f001 fad6 	bl	8001730 <siprintf>
 8000184:	4603      	mov	r3, r0
 8000186:	75fb      	strb	r3, [r7, #23]
		Alcd_PutAt_n(&my_Lcd, 0, 0, str, Len);
 8000188:	1d3a      	adds	r2, r7, #4
 800018a:	7dfb      	ldrb	r3, [r7, #23]
 800018c:	9300      	str	r3, [sp, #0]
 800018e:	4613      	mov	r3, r2
 8000190:	2200      	movs	r2, #0
 8000192:	2100      	movs	r1, #0
 8000194:	481b      	ldr	r0, [pc, #108]	; (8000204 <main+0xb8>)
 8000196:	f000 fb3e 	bl	8000816 <Alcd_PutAt_n>
		HAL_Delay(500) ;
 800019a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800019e:	f000 fc09 	bl	80009b4 <HAL_Delay>
		SS++;
 80001a2:	4b1b      	ldr	r3, [pc, #108]	; (8000210 <main+0xc4>)
 80001a4:	781b      	ldrb	r3, [r3, #0]
 80001a6:	3301      	adds	r3, #1
 80001a8:	b2da      	uxtb	r2, r3
 80001aa:	4b19      	ldr	r3, [pc, #100]	; (8000210 <main+0xc4>)
 80001ac:	701a      	strb	r2, [r3, #0]
		if(SS==60){
 80001ae:	4b18      	ldr	r3, [pc, #96]	; (8000210 <main+0xc4>)
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	2b3c      	cmp	r3, #60	; 0x3c
 80001b4:	d108      	bne.n	80001c8 <main+0x7c>
			MM++ ;
 80001b6:	4b15      	ldr	r3, [pc, #84]	; (800020c <main+0xc0>)
 80001b8:	781b      	ldrb	r3, [r3, #0]
 80001ba:	3301      	adds	r3, #1
 80001bc:	b2da      	uxtb	r2, r3
 80001be:	4b13      	ldr	r3, [pc, #76]	; (800020c <main+0xc0>)
 80001c0:	701a      	strb	r2, [r3, #0]
			SS= 0 ;
 80001c2:	4b13      	ldr	r3, [pc, #76]	; (8000210 <main+0xc4>)
 80001c4:	2200      	movs	r2, #0
 80001c6:	701a      	strb	r2, [r3, #0]
		}
		if (MM==60){
 80001c8:	4b10      	ldr	r3, [pc, #64]	; (800020c <main+0xc0>)
 80001ca:	781b      	ldrb	r3, [r3, #0]
 80001cc:	2b3c      	cmp	r3, #60	; 0x3c
 80001ce:	d10b      	bne.n	80001e8 <main+0x9c>
			HH++ ;
 80001d0:	4b0d      	ldr	r3, [pc, #52]	; (8000208 <main+0xbc>)
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	3301      	adds	r3, #1
 80001d6:	b2da      	uxtb	r2, r3
 80001d8:	4b0b      	ldr	r3, [pc, #44]	; (8000208 <main+0xbc>)
 80001da:	701a      	strb	r2, [r3, #0]
			MM = 0 ;
 80001dc:	4b0b      	ldr	r3, [pc, #44]	; (800020c <main+0xc0>)
 80001de:	2200      	movs	r2, #0
 80001e0:	701a      	strb	r2, [r3, #0]
			SS = 0 ;
 80001e2:	4b0b      	ldr	r3, [pc, #44]	; (8000210 <main+0xc4>)
 80001e4:	2200      	movs	r2, #0
 80001e6:	701a      	strb	r2, [r3, #0]
		}
		if (HH==24){
 80001e8:	4b07      	ldr	r3, [pc, #28]	; (8000208 <main+0xbc>)
 80001ea:	781b      	ldrb	r3, [r3, #0]
 80001ec:	2b18      	cmp	r3, #24
 80001ee:	d1bb      	bne.n	8000168 <main+0x1c>
			HH=0 ;
 80001f0:	4b05      	ldr	r3, [pc, #20]	; (8000208 <main+0xbc>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	701a      	strb	r2, [r3, #0]
			MM=0 ;
 80001f6:	4b05      	ldr	r3, [pc, #20]	; (800020c <main+0xc0>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	701a      	strb	r2, [r3, #0]
			SS=0 ;
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <main+0xc4>)
 80001fe:	2200      	movs	r2, #0
 8000200:	701a      	strb	r2, [r3, #0]
	while (1) {
 8000202:	e7b1      	b.n	8000168 <main+0x1c>
 8000204:	20000000 	.word	0x20000000
 8000208:	200000ac 	.word	0x200000ac
 800020c:	200000ad 	.word	0x200000ad
 8000210:	200000ae 	.word	0x200000ae
 8000214:	0800203c 	.word	0x0800203c

08000218 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000218:	b580      	push	{r7, lr}
 800021a:	b090      	sub	sp, #64	; 0x40
 800021c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800021e:	f107 0318 	add.w	r3, r7, #24
 8000222:	2228      	movs	r2, #40	; 0x28
 8000224:	2100      	movs	r1, #0
 8000226:	4618      	mov	r0, r3
 8000228:	f001 fa7a 	bl	8001720 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800022c:	1d3b      	adds	r3, r7, #4
 800022e:	2200      	movs	r2, #0
 8000230:	601a      	str	r2, [r3, #0]
 8000232:	605a      	str	r2, [r3, #4]
 8000234:	609a      	str	r2, [r3, #8]
 8000236:	60da      	str	r2, [r3, #12]
 8000238:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800023a:	2301      	movs	r3, #1
 800023c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800023e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000242:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000244:	2300      	movs	r3, #0
 8000246:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000248:	2301      	movs	r3, #1
 800024a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800024c:	2302      	movs	r3, #2
 800024e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000250:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000254:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000256:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800025a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800025c:	f107 0318 	add.w	r3, r7, #24
 8000260:	4618      	mov	r0, r3
 8000262:	f000 fe4b 	bl	8000efc <HAL_RCC_OscConfig>
 8000266:	4603      	mov	r3, r0
 8000268:	2b00      	cmp	r3, #0
 800026a:	d001      	beq.n	8000270 <SystemClock_Config+0x58>
		Error_Handler();
 800026c:	f000 f83c 	bl	80002e8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000270:	230f      	movs	r3, #15
 8000272:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000274:	2302      	movs	r3, #2
 8000276:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000278:	2300      	movs	r3, #0
 800027a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800027c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000280:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	2102      	movs	r1, #2
 800028a:	4618      	mov	r0, r3
 800028c:	f001 f8b8 	bl	8001400 <HAL_RCC_ClockConfig>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <SystemClock_Config+0x82>
		Error_Handler();
 8000296:	f000 f827 	bl	80002e8 <Error_Handler>
	}
}
 800029a:	bf00      	nop
 800029c:	3740      	adds	r7, #64	; 0x40
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
	...

080002a4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80002a4:	b480      	push	{r7}
 80002a6:	b083      	sub	sp, #12
 80002a8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80002aa:	4b0e      	ldr	r3, [pc, #56]	; (80002e4 <MX_GPIO_Init+0x40>)
 80002ac:	699b      	ldr	r3, [r3, #24]
 80002ae:	4a0d      	ldr	r2, [pc, #52]	; (80002e4 <MX_GPIO_Init+0x40>)
 80002b0:	f043 0320 	orr.w	r3, r3, #32
 80002b4:	6193      	str	r3, [r2, #24]
 80002b6:	4b0b      	ldr	r3, [pc, #44]	; (80002e4 <MX_GPIO_Init+0x40>)
 80002b8:	699b      	ldr	r3, [r3, #24]
 80002ba:	f003 0320 	and.w	r3, r3, #32
 80002be:	607b      	str	r3, [r7, #4]
 80002c0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80002c2:	4b08      	ldr	r3, [pc, #32]	; (80002e4 <MX_GPIO_Init+0x40>)
 80002c4:	699b      	ldr	r3, [r3, #24]
 80002c6:	4a07      	ldr	r2, [pc, #28]	; (80002e4 <MX_GPIO_Init+0x40>)
 80002c8:	f043 0304 	orr.w	r3, r3, #4
 80002cc:	6193      	str	r3, [r2, #24]
 80002ce:	4b05      	ldr	r3, [pc, #20]	; (80002e4 <MX_GPIO_Init+0x40>)
 80002d0:	699b      	ldr	r3, [r3, #24]
 80002d2:	f003 0304 	and.w	r3, r3, #4
 80002d6:	603b      	str	r3, [r7, #0]
 80002d8:	683b      	ldr	r3, [r7, #0]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80002da:	bf00      	nop
 80002dc:	370c      	adds	r7, #12
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	40021000 	.word	0x40021000

080002e8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002ec:	b672      	cpsid	i
}
 80002ee:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80002f0:	e7fe      	b.n	80002f0 <Error_Handler+0x8>
	...

080002f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b085      	sub	sp, #20
 80002f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002fa:	4b15      	ldr	r3, [pc, #84]	; (8000350 <HAL_MspInit+0x5c>)
 80002fc:	699b      	ldr	r3, [r3, #24]
 80002fe:	4a14      	ldr	r2, [pc, #80]	; (8000350 <HAL_MspInit+0x5c>)
 8000300:	f043 0301 	orr.w	r3, r3, #1
 8000304:	6193      	str	r3, [r2, #24]
 8000306:	4b12      	ldr	r3, [pc, #72]	; (8000350 <HAL_MspInit+0x5c>)
 8000308:	699b      	ldr	r3, [r3, #24]
 800030a:	f003 0301 	and.w	r3, r3, #1
 800030e:	60bb      	str	r3, [r7, #8]
 8000310:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000312:	4b0f      	ldr	r3, [pc, #60]	; (8000350 <HAL_MspInit+0x5c>)
 8000314:	69db      	ldr	r3, [r3, #28]
 8000316:	4a0e      	ldr	r2, [pc, #56]	; (8000350 <HAL_MspInit+0x5c>)
 8000318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800031c:	61d3      	str	r3, [r2, #28]
 800031e:	4b0c      	ldr	r3, [pc, #48]	; (8000350 <HAL_MspInit+0x5c>)
 8000320:	69db      	ldr	r3, [r3, #28]
 8000322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800032a:	4b0a      	ldr	r3, [pc, #40]	; (8000354 <HAL_MspInit+0x60>)
 800032c:	685b      	ldr	r3, [r3, #4]
 800032e:	60fb      	str	r3, [r7, #12]
 8000330:	68fb      	ldr	r3, [r7, #12]
 8000332:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000336:	60fb      	str	r3, [r7, #12]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800033e:	60fb      	str	r3, [r7, #12]
 8000340:	4a04      	ldr	r2, [pc, #16]	; (8000354 <HAL_MspInit+0x60>)
 8000342:	68fb      	ldr	r3, [r7, #12]
 8000344:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000346:	bf00      	nop
 8000348:	3714      	adds	r7, #20
 800034a:	46bd      	mov	sp, r7
 800034c:	bc80      	pop	{r7}
 800034e:	4770      	bx	lr
 8000350:	40021000 	.word	0x40021000
 8000354:	40010000 	.word	0x40010000

08000358 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800035c:	e7fe      	b.n	800035c <NMI_Handler+0x4>

0800035e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800035e:	b480      	push	{r7}
 8000360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000362:	e7fe      	b.n	8000362 <HardFault_Handler+0x4>

08000364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000368:	e7fe      	b.n	8000368 <MemManage_Handler+0x4>

0800036a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800036a:	b480      	push	{r7}
 800036c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800036e:	e7fe      	b.n	800036e <BusFault_Handler+0x4>

08000370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000374:	e7fe      	b.n	8000374 <UsageFault_Handler+0x4>

08000376 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000376:	b480      	push	{r7}
 8000378:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800037a:	bf00      	nop
 800037c:	46bd      	mov	sp, r7
 800037e:	bc80      	pop	{r7}
 8000380:	4770      	bx	lr

08000382 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000382:	b480      	push	{r7}
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000386:	bf00      	nop
 8000388:	46bd      	mov	sp, r7
 800038a:	bc80      	pop	{r7}
 800038c:	4770      	bx	lr

0800038e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800038e:	b480      	push	{r7}
 8000390:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000392:	bf00      	nop
 8000394:	46bd      	mov	sp, r7
 8000396:	bc80      	pop	{r7}
 8000398:	4770      	bx	lr

0800039a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800039a:	b580      	push	{r7, lr}
 800039c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800039e:	f000 faed 	bl	800097c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003a2:	bf00      	nop
 80003a4:	bd80      	pop	{r7, pc}
	...

080003a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b086      	sub	sp, #24
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80003b0:	4a14      	ldr	r2, [pc, #80]	; (8000404 <_sbrk+0x5c>)
 80003b2:	4b15      	ldr	r3, [pc, #84]	; (8000408 <_sbrk+0x60>)
 80003b4:	1ad3      	subs	r3, r2, r3
 80003b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80003b8:	697b      	ldr	r3, [r7, #20]
 80003ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80003bc:	4b13      	ldr	r3, [pc, #76]	; (800040c <_sbrk+0x64>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d102      	bne.n	80003ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80003c4:	4b11      	ldr	r3, [pc, #68]	; (800040c <_sbrk+0x64>)
 80003c6:	4a12      	ldr	r2, [pc, #72]	; (8000410 <_sbrk+0x68>)
 80003c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80003ca:	4b10      	ldr	r3, [pc, #64]	; (800040c <_sbrk+0x64>)
 80003cc:	681a      	ldr	r2, [r3, #0]
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4413      	add	r3, r2
 80003d2:	693a      	ldr	r2, [r7, #16]
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d207      	bcs.n	80003e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80003d8:	f001 f978 	bl	80016cc <__errno>
 80003dc:	4603      	mov	r3, r0
 80003de:	220c      	movs	r2, #12
 80003e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80003e2:	f04f 33ff 	mov.w	r3, #4294967295
 80003e6:	e009      	b.n	80003fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80003e8:	4b08      	ldr	r3, [pc, #32]	; (800040c <_sbrk+0x64>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80003ee:	4b07      	ldr	r3, [pc, #28]	; (800040c <_sbrk+0x64>)
 80003f0:	681a      	ldr	r2, [r3, #0]
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	4413      	add	r3, r2
 80003f6:	4a05      	ldr	r2, [pc, #20]	; (800040c <_sbrk+0x64>)
 80003f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80003fa:	68fb      	ldr	r3, [r7, #12]
}
 80003fc:	4618      	mov	r0, r3
 80003fe:	3718      	adds	r7, #24
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	20005000 	.word	0x20005000
 8000408:	00000400 	.word	0x00000400
 800040c:	200000b0 	.word	0x200000b0
 8000410:	200000c8 	.word	0x200000c8

08000414 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	bc80      	pop	{r7}
 800041e:	4770      	bx	lr

08000420 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000420:	f7ff fff8 	bl	8000414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000424:	480b      	ldr	r0, [pc, #44]	; (8000454 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000426:	490c      	ldr	r1, [pc, #48]	; (8000458 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000428:	4a0c      	ldr	r2, [pc, #48]	; (800045c <LoopFillZerobss+0x16>)
  movs r3, #0
 800042a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800042c:	e002      	b.n	8000434 <LoopCopyDataInit>

0800042e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800042e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000432:	3304      	adds	r3, #4

08000434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000438:	d3f9      	bcc.n	800042e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800043a:	4a09      	ldr	r2, [pc, #36]	; (8000460 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800043c:	4c09      	ldr	r4, [pc, #36]	; (8000464 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800043e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000440:	e001      	b.n	8000446 <LoopFillZerobss>

08000442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000444:	3204      	adds	r2, #4

08000446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000448:	d3fb      	bcc.n	8000442 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800044a:	f001 f945 	bl	80016d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800044e:	f7ff fe7d 	bl	800014c <main>
  bx lr
 8000452:	4770      	bx	lr
  ldr r0, =_sdata
 8000454:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000458:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 800045c:	080020ac 	.word	0x080020ac
  ldr r2, =_sbss
 8000460:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000464:	200000c8 	.word	0x200000c8

08000468 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000468:	e7fe      	b.n	8000468 <ADC1_2_IRQHandler>
	...

0800046c <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000470:	4b14      	ldr	r3, [pc, #80]	; (80004c4 <DWT_Delay_Init+0x58>)
 8000472:	68db      	ldr	r3, [r3, #12]
 8000474:	4a13      	ldr	r2, [pc, #76]	; (80004c4 <DWT_Delay_Init+0x58>)
 8000476:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800047a:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800047c:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <DWT_Delay_Init+0x58>)
 800047e:	68db      	ldr	r3, [r3, #12]
 8000480:	4a10      	ldr	r2, [pc, #64]	; (80004c4 <DWT_Delay_Init+0x58>)
 8000482:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000486:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000488:	4b0f      	ldr	r3, [pc, #60]	; (80004c8 <DWT_Delay_Init+0x5c>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a0e      	ldr	r2, [pc, #56]	; (80004c8 <DWT_Delay_Init+0x5c>)
 800048e:	f023 0301 	bic.w	r3, r3, #1
 8000492:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000494:	4b0c      	ldr	r3, [pc, #48]	; (80004c8 <DWT_Delay_Init+0x5c>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a0b      	ldr	r2, [pc, #44]	; (80004c8 <DWT_Delay_Init+0x5c>)
 800049a:	f043 0301 	orr.w	r3, r3, #1
 800049e:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80004a0:	4b09      	ldr	r3, [pc, #36]	; (80004c8 <DWT_Delay_Init+0x5c>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80004a6:	bf00      	nop
     __ASM volatile ("NOP");
 80004a8:	bf00      	nop
  __ASM volatile ("NOP");
 80004aa:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80004ac:	4b06      	ldr	r3, [pc, #24]	; (80004c8 <DWT_Delay_Init+0x5c>)
 80004ae:	685b      	ldr	r3, [r3, #4]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d001      	beq.n	80004b8 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80004b4:	2300      	movs	r3, #0
 80004b6:	e000      	b.n	80004ba <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80004b8:	2301      	movs	r3, #1
  }
}
 80004ba:	4618      	mov	r0, r3
 80004bc:	46bd      	mov	sp, r7
 80004be:	bc80      	pop	{r7}
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop
 80004c4:	e000edf0 	.word	0xe000edf0
 80004c8:	e0001000 	.word	0xe0001000

080004cc <DWT_Delay_us>:

/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	uint32_t clk_cycle_start = DWT->CYCCNT;
 80004d4:	4b0d      	ldr	r3, [pc, #52]	; (800050c <DWT_Delay_us+0x40>)
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	60fb      	str	r3, [r7, #12]

	/* Go to number of cycles for system */
	microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80004da:	f001 f8cf 	bl	800167c <HAL_RCC_GetHCLKFreq>
 80004de:	4603      	mov	r3, r0
 80004e0:	4a0b      	ldr	r2, [pc, #44]	; (8000510 <DWT_Delay_us+0x44>)
 80004e2:	fba2 2303 	umull	r2, r3, r2, r3
 80004e6:	0c9b      	lsrs	r3, r3, #18
 80004e8:	687a      	ldr	r2, [r7, #4]
 80004ea:	fb02 f303 	mul.w	r3, r2, r3
 80004ee:	607b      	str	r3, [r7, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 80004f0:	bf00      	nop
 80004f2:	4b06      	ldr	r3, [pc, #24]	; (800050c <DWT_Delay_us+0x40>)
 80004f4:	685a      	ldr	r2, [r3, #4]
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	1ad2      	subs	r2, r2, r3
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	429a      	cmp	r2, r3
 80004fe:	d3f8      	bcc.n	80004f2 <DWT_Delay_us+0x26>
		;
}
 8000500:	bf00      	nop
 8000502:	bf00      	nop
 8000504:	3710      	adds	r7, #16
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	e0001000 	.word	0xe0001000
 8000510:	431bde83 	.word	0x431bde83

08000514 <usDelay>:
    usDelay(100); \
  } while (0)

/* Hardware interface functions */
static void usDelay(uint16_t delay_us)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	4603      	mov	r3, r0
 800051c:	80fb      	strh	r3, [r7, #6]
	DWT_Delay_us(delay_us);
 800051e:	88fb      	ldrh	r3, [r7, #6]
 8000520:	4618      	mov	r0, r3
 8000522:	f7ff ffd3 	bl	80004cc <DWT_Delay_us>
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}

0800052e <Write_HalfByte>:
/// the top 4 bits are ignored
/// transfers the status of the 4-bit data to the hardware GPIO pins
static void Write_HalfByte(Alcd_t *lcd, uint8_t HalfByte)
{
 800052e:	b480      	push	{r7}
 8000530:	b083      	sub	sp, #12
 8000532:	af00      	add	r7, sp, #0
 8000534:	6078      	str	r0, [r7, #4]
 8000536:	460b      	mov	r3, r1
 8000538:	70fb      	strb	r3, [r7, #3]
	lcd->Data_GPIO->ODR &= ~(0xf << lcd->Data_GPIO_Start_Pin);
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	685b      	ldr	r3, [r3, #4]
 800053e:	68da      	ldr	r2, [r3, #12]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	7a1b      	ldrb	r3, [r3, #8]
 8000544:	4619      	mov	r1, r3
 8000546:	230f      	movs	r3, #15
 8000548:	408b      	lsls	r3, r1
 800054a:	43db      	mvns	r3, r3
 800054c:	4619      	mov	r1, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	685b      	ldr	r3, [r3, #4]
 8000552:	400a      	ands	r2, r1
 8000554:	60da      	str	r2, [r3, #12]
	lcd->Data_GPIO->ODR |= HalfByte << lcd->Data_GPIO_Start_Pin;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	685b      	ldr	r3, [r3, #4]
 800055a:	68da      	ldr	r2, [r3, #12]
 800055c:	78fb      	ldrb	r3, [r7, #3]
 800055e:	6879      	ldr	r1, [r7, #4]
 8000560:	7a09      	ldrb	r1, [r1, #8]
 8000562:	408b      	lsls	r3, r1
 8000564:	4619      	mov	r1, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	685b      	ldr	r3, [r3, #4]
 800056a:	430a      	orrs	r2, r1
 800056c:	60da      	str	r2, [r3, #12]
}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr

08000578 <RS_SET>:
/// @brief 1 for set and 0 for reset
static void RS_SET(Alcd_t *lcd, uint8_t R_S_Stat)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
 8000580:	460b      	mov	r3, r1
 8000582:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->RS_GPIO, lcd->RS_GPIO_Pin, R_S_Stat);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	6958      	ldr	r0, [r3, #20]
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	8b1b      	ldrh	r3, [r3, #24]
 800058c:	78fa      	ldrb	r2, [r7, #3]
 800058e:	4619      	mov	r1, r3
 8000590:	f000 fc9c 	bl	8000ecc <HAL_GPIO_WritePin>
}
 8000594:	bf00      	nop
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}

0800059c <EN_SET>:
/// @brief 1 for set and 0 for reset
static void EN_SET(Alcd_t *lcd, uint8_t EN_Stat)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->EN_GPIO, lcd->EN_GPIO_Pin, EN_Stat);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	68d8      	ldr	r0, [r3, #12]
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	8a1b      	ldrh	r3, [r3, #16]
 80005b0:	78fa      	ldrb	r2, [r7, #3]
 80005b2:	4619      	mov	r1, r3
 80005b4:	f000 fc8a 	bl	8000ecc <HAL_GPIO_WritePin>
}
 80005b8:	bf00      	nop
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <Alcd_Init_GPIO>:

static void Alcd_Init_GPIO(Alcd_t *lcd)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef G =
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]
	{ .Mode = GPIO_MODE_OUTPUT_PP, .Pin = lcd->RS_GPIO_Pin, .Speed = GPIO_SPEED_FREQ_LOW };
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	8b1b      	ldrh	r3, [r3, #24]
	GPIO_InitTypeDef G =
 80005da:	60bb      	str	r3, [r7, #8]
 80005dc:	2301      	movs	r3, #1
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	2302      	movs	r3, #2
 80005e2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(lcd->RS_GPIO, &G);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	695b      	ldr	r3, [r3, #20]
 80005e8:	f107 0208 	add.w	r2, r7, #8
 80005ec:	4611      	mov	r1, r2
 80005ee:	4618      	mov	r0, r3
 80005f0:	f000 fae8 	bl	8000bc4 <HAL_GPIO_Init>
	G.Pin = lcd->EN_GPIO_Pin;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	8a1b      	ldrh	r3, [r3, #16]
 80005f8:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->EN_GPIO, &G);
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	f107 0208 	add.w	r2, r7, #8
 8000602:	4611      	mov	r1, r2
 8000604:	4618      	mov	r0, r3
 8000606:	f000 fadd 	bl	8000bc4 <HAL_GPIO_Init>

	G.Pin = 0xf << lcd->Data_GPIO_Start_Pin;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	7a1b      	ldrb	r3, [r3, #8]
 800060e:	461a      	mov	r2, r3
 8000610:	230f      	movs	r3, #15
 8000612:	4093      	lsls	r3, r2
 8000614:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->Data_GPIO, &G);
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	685b      	ldr	r3, [r3, #4]
 800061a:	f107 0208 	add.w	r2, r7, #8
 800061e:	4611      	mov	r1, r2
 8000620:	4618      	mov	r0, r3
 8000622:	f000 facf 	bl	8000bc4 <HAL_GPIO_Init>
}
 8000626:	bf00      	nop
 8000628:	3718      	adds	r7, #24
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}

0800062e <Alcd_SendByte>:

/* User Functions  */
void Alcd_Display(Alcd_t *lcd, uint8_t ON_OFF);

static inline void Alcd_SendByte(Alcd_t *lcd, uint8_t CMD_Data, uint8_t value)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	b082      	sub	sp, #8
 8000632:	af00      	add	r7, sp, #0
 8000634:	6078      	str	r0, [r7, #4]
 8000636:	460b      	mov	r3, r1
 8000638:	70fb      	strb	r3, [r7, #3]
 800063a:	4613      	mov	r3, r2
 800063c:	70bb      	strb	r3, [r7, #2]
	RS_SET(lcd, CMD_Data);
 800063e:	78fb      	ldrb	r3, [r7, #3]
 8000640:	4619      	mov	r1, r3
 8000642:	6878      	ldr	r0, [r7, #4]
 8000644:	f7ff ff98 	bl	8000578 <RS_SET>
	// send the higher 4 bits
	Write_HalfByte(lcd, value >> 4);
 8000648:	78bb      	ldrb	r3, [r7, #2]
 800064a:	091b      	lsrs	r3, r3, #4
 800064c:	b2db      	uxtb	r3, r3
 800064e:	4619      	mov	r1, r3
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f7ff ff6c 	bl	800052e <Write_HalfByte>
	// pulse the enable pin
	PulseEn
 8000656:	2101      	movs	r1, #1
 8000658:	6878      	ldr	r0, [r7, #4]
 800065a:	f7ff ff9f 	bl	800059c <EN_SET>
 800065e:	200a      	movs	r0, #10
 8000660:	f7ff ff58 	bl	8000514 <usDelay>
 8000664:	2100      	movs	r1, #0
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f7ff ff98 	bl	800059c <EN_SET>
 800066c:	2064      	movs	r0, #100	; 0x64
 800066e:	f7ff ff51 	bl	8000514 <usDelay>
	;
	Write_HalfByte(lcd, value);
 8000672:	78bb      	ldrb	r3, [r7, #2]
 8000674:	4619      	mov	r1, r3
 8000676:	6878      	ldr	r0, [r7, #4]
 8000678:	f7ff ff59 	bl	800052e <Write_HalfByte>
	PulseEn
 800067c:	2101      	movs	r1, #1
 800067e:	6878      	ldr	r0, [r7, #4]
 8000680:	f7ff ff8c 	bl	800059c <EN_SET>
 8000684:	200a      	movs	r0, #10
 8000686:	f7ff ff45 	bl	8000514 <usDelay>
 800068a:	2100      	movs	r1, #0
 800068c:	6878      	ldr	r0, [r7, #4]
 800068e:	f7ff ff85 	bl	800059c <EN_SET>
 8000692:	2064      	movs	r0, #100	; 0x64
 8000694:	f7ff ff3e 	bl	8000514 <usDelay>
	;
}
 8000698:	bf00      	nop
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <Alcd_Init>:

void Alcd_Init(Alcd_t *lcd, uint8_t Lines, uint8_t Chars)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	460b      	mov	r3, r1
 80006aa:	70fb      	strb	r3, [r7, #3]
 80006ac:	4613      	mov	r3, r2
 80006ae:	70bb      	strb	r3, [r7, #2]
	//INitialize the delay function using the ARM core cycle counter
	DWT_Delay_Init();
 80006b0:	f7ff fedc 	bl	800046c <DWT_Delay_Init>
	Alcd_Init_GPIO(lcd);
 80006b4:	6878      	ldr	r0, [r7, #4]
 80006b6:	f7ff ff83 	bl	80005c0 <Alcd_Init_GPIO>
	uint8_t x;

	lcd->RowOffsets[0] = 0;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	2200      	movs	r2, #0
 80006be:	769a      	strb	r2, [r3, #26]
	lcd->RowOffsets[1] = 0x40;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2240      	movs	r2, #64	; 0x40
 80006c4:	76da      	strb	r2, [r3, #27]
	lcd->RowOffsets[2] = 0 + Chars;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	78ba      	ldrb	r2, [r7, #2]
 80006ca:	771a      	strb	r2, [r3, #28]
	lcd->RowOffsets[3] = 0x40 + Chars;
 80006cc:	78bb      	ldrb	r3, [r7, #2]
 80006ce:	3340      	adds	r3, #64	; 0x40
 80006d0:	b2da      	uxtb	r2, r3
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	775a      	strb	r2, [r3, #29]

	RS_SET(lcd, 0);
 80006d6:	2100      	movs	r1, #0
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f7ff ff4d 	bl	8000578 <RS_SET>
	EN_SET(lcd, 0);
 80006de:	2100      	movs	r1, #0
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff ff5b 	bl	800059c <EN_SET>
	usDelay(50000);
 80006e6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80006ea:	f7ff ff13 	bl	8000514 <usDelay>

	// init display in 4-bit mode
	for (x = 0; x < 2; x++)
 80006ee:	2300      	movs	r3, #0
 80006f0:	73fb      	strb	r3, [r7, #15]
 80006f2:	e018      	b.n	8000726 <Alcd_Init+0x86>
	{
		Write_HalfByte(lcd, 0x03);
 80006f4:	2103      	movs	r1, #3
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f7ff ff19 	bl	800052e <Write_HalfByte>
		PulseEn
 80006fc:	2101      	movs	r1, #1
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f7ff ff4c 	bl	800059c <EN_SET>
 8000704:	200a      	movs	r0, #10
 8000706:	f7ff ff05 	bl	8000514 <usDelay>
 800070a:	2100      	movs	r1, #0
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff ff45 	bl	800059c <EN_SET>
 8000712:	2064      	movs	r0, #100	; 0x64
 8000714:	f7ff fefe 	bl	8000514 <usDelay>
		;
		usDelay(4500);
 8000718:	f241 1094 	movw	r0, #4500	; 0x1194
 800071c:	f7ff fefa 	bl	8000514 <usDelay>
	for (x = 0; x < 2; x++)
 8000720:	7bfb      	ldrb	r3, [r7, #15]
 8000722:	3301      	adds	r3, #1
 8000724:	73fb      	strb	r3, [r7, #15]
 8000726:	7bfb      	ldrb	r3, [r7, #15]
 8000728:	2b01      	cmp	r3, #1
 800072a:	d9e3      	bls.n	80006f4 <Alcd_Init+0x54>
	}
	Write_HalfByte(lcd, 0x03);
 800072c:	2103      	movs	r1, #3
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	f7ff fefd 	bl	800052e <Write_HalfByte>
	PulseEn
 8000734:	2101      	movs	r1, #1
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f7ff ff30 	bl	800059c <EN_SET>
 800073c:	200a      	movs	r0, #10
 800073e:	f7ff fee9 	bl	8000514 <usDelay>
 8000742:	2100      	movs	r1, #0
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	f7ff ff29 	bl	800059c <EN_SET>
 800074a:	2064      	movs	r0, #100	; 0x64
 800074c:	f7ff fee2 	bl	8000514 <usDelay>
	;
	usDelay(150);
 8000750:	2096      	movs	r0, #150	; 0x96
 8000752:	f7ff fedf 	bl	8000514 <usDelay>
	Write_HalfByte(lcd, 0x02);
 8000756:	2102      	movs	r1, #2
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f7ff fee8 	bl	800052e <Write_HalfByte>
	PulseEn
 800075e:	2101      	movs	r1, #1
 8000760:	6878      	ldr	r0, [r7, #4]
 8000762:	f7ff ff1b 	bl	800059c <EN_SET>
 8000766:	200a      	movs	r0, #10
 8000768:	f7ff fed4 	bl	8000514 <usDelay>
 800076c:	2100      	movs	r1, #0
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f7ff ff14 	bl	800059c <EN_SET>
 8000774:	2064      	movs	r0, #100	; 0x64
 8000776:	f7ff fecd 	bl	8000514 <usDelay>
	;

	// finally, set # lines, font size, etc.
	SendByte(0, LCD_FUNCTIONSET | LCD_2LINE | LCD_5x8DOTS);
 800077a:	2228      	movs	r2, #40	; 0x28
 800077c:	2100      	movs	r1, #0
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff ff55 	bl	800062e <Alcd_SendByte>

	// turn the display on with no cursor or blinking default
	// lcd->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;

	// turn on the display
	Alcd_Display_Control(lcd, 1, 0, 0);
 8000784:	2300      	movs	r3, #0
 8000786:	2200      	movs	r2, #0
 8000788:	2101      	movs	r1, #1
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f000 f86d 	bl	800086a <Alcd_Display_Control>
	Alcd_Clear(lcd);
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f000 f859 	bl	8000848 <Alcd_Clear>
}
 8000796:	bf00      	nop
 8000798:	3710      	adds	r7, #16
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}

0800079e <Alcd_CursorAt>:

void Alcd_CursorAt(Alcd_t *lcd, uint8_t Row, uint8_t Col)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	b082      	sub	sp, #8
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	6078      	str	r0, [r7, #4]
 80007a6:	460b      	mov	r3, r1
 80007a8:	70fb      	strb	r3, [r7, #3]
 80007aa:	4613      	mov	r3, r2
 80007ac:	70bb      	strb	r3, [r7, #2]
	SendByte(0, LCD_SETDDRAMADDR | (Col + lcd->RowOffsets[Row]));
 80007ae:	78fb      	ldrb	r3, [r7, #3]
 80007b0:	687a      	ldr	r2, [r7, #4]
 80007b2:	4413      	add	r3, r2
 80007b4:	7e9a      	ldrb	r2, [r3, #26]
 80007b6:	78bb      	ldrb	r3, [r7, #2]
 80007b8:	4413      	add	r3, r2
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	b25b      	sxtb	r3, r3
 80007be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80007c2:	b25b      	sxtb	r3, r3
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	461a      	mov	r2, r3
 80007c8:	2100      	movs	r1, #0
 80007ca:	6878      	ldr	r0, [r7, #4]
 80007cc:	f7ff ff2f 	bl	800062e <Alcd_SendByte>
}
 80007d0:	bf00      	nop
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}

080007d8 <Alcd_Put_n>:

void Alcd_Put_n(Alcd_t *lcd, char *text, uint8_t len)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	4613      	mov	r3, r2
 80007e4:	71fb      	strb	r3, [r7, #7]
	for (uint8_t x = 0; x < len; x++)
 80007e6:	2300      	movs	r3, #0
 80007e8:	75fb      	strb	r3, [r7, #23]
 80007ea:	e00b      	b.n	8000804 <Alcd_Put_n+0x2c>
	{
		SendByte(1, *(text++));
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	1c5a      	adds	r2, r3, #1
 80007f0:	60ba      	str	r2, [r7, #8]
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	461a      	mov	r2, r3
 80007f6:	2101      	movs	r1, #1
 80007f8:	68f8      	ldr	r0, [r7, #12]
 80007fa:	f7ff ff18 	bl	800062e <Alcd_SendByte>
	for (uint8_t x = 0; x < len; x++)
 80007fe:	7dfb      	ldrb	r3, [r7, #23]
 8000800:	3301      	adds	r3, #1
 8000802:	75fb      	strb	r3, [r7, #23]
 8000804:	7dfa      	ldrb	r2, [r7, #23]
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	429a      	cmp	r2, r3
 800080a:	d3ef      	bcc.n	80007ec <Alcd_Put_n+0x14>
	}
}
 800080c:	bf00      	nop
 800080e:	bf00      	nop
 8000810:	3718      	adds	r7, #24
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}

08000816 <Alcd_PutAt_n>:

void Alcd_PutAt_n(Alcd_t *lcd, uint8_t Row, uint8_t Col, char *text, uint8_t len)
{
 8000816:	b580      	push	{r7, lr}
 8000818:	b084      	sub	sp, #16
 800081a:	af00      	add	r7, sp, #0
 800081c:	60f8      	str	r0, [r7, #12]
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	460b      	mov	r3, r1
 8000822:	72fb      	strb	r3, [r7, #11]
 8000824:	4613      	mov	r3, r2
 8000826:	72bb      	strb	r3, [r7, #10]
	Alcd_CursorAt(lcd, Row, Col);
 8000828:	7aba      	ldrb	r2, [r7, #10]
 800082a:	7afb      	ldrb	r3, [r7, #11]
 800082c:	4619      	mov	r1, r3
 800082e:	68f8      	ldr	r0, [r7, #12]
 8000830:	f7ff ffb5 	bl	800079e <Alcd_CursorAt>
	Alcd_Put_n(lcd, text, len);
 8000834:	7e3b      	ldrb	r3, [r7, #24]
 8000836:	461a      	mov	r2, r3
 8000838:	6879      	ldr	r1, [r7, #4]
 800083a:	68f8      	ldr	r0, [r7, #12]
 800083c:	f7ff ffcc 	bl	80007d8 <Alcd_Put_n>
}
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <Alcd_Clear>:
	SendByte(0, LCD_RETURNHOME);
	usDelay(2000);
}

void Alcd_Clear(Alcd_t *lcd)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
	SendByte(0, LCD_CLEARDISPLAY);
 8000850:	2201      	movs	r2, #1
 8000852:	2100      	movs	r1, #0
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff feea 	bl	800062e <Alcd_SendByte>
	usDelay(2000);
 800085a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800085e:	f7ff fe59 	bl	8000514 <usDelay>
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <Alcd_Display_Control>:

void Alcd_Display_Control(Alcd_t *lcd, uint8_t ON_OFF, uint8_t CUR_ON_OFF, uint8_t BLINK_ON_OFF)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b082      	sub	sp, #8
 800086e:	af00      	add	r7, sp, #0
 8000870:	6078      	str	r0, [r7, #4]
 8000872:	4608      	mov	r0, r1
 8000874:	4611      	mov	r1, r2
 8000876:	461a      	mov	r2, r3
 8000878:	4603      	mov	r3, r0
 800087a:	70fb      	strb	r3, [r7, #3]
 800087c:	460b      	mov	r3, r1
 800087e:	70bb      	strb	r3, [r7, #2]
 8000880:	4613      	mov	r3, r2
 8000882:	707b      	strb	r3, [r7, #1]
	lcd->_displaycontrol = 0;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2200      	movs	r2, #0
 8000888:	779a      	strb	r2, [r3, #30]
	if (ON_OFF)
 800088a:	78fb      	ldrb	r3, [r7, #3]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d006      	beq.n	800089e <Alcd_Display_Control+0x34>
	{
		lcd->_displaycontrol |= LCD_DISPLAYON;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	7f9b      	ldrb	r3, [r3, #30]
 8000894:	f043 0304 	orr.w	r3, r3, #4
 8000898:	b2da      	uxtb	r2, r3
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	779a      	strb	r2, [r3, #30]
	}
	if (CUR_ON_OFF)
 800089e:	78bb      	ldrb	r3, [r7, #2]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d006      	beq.n	80008b2 <Alcd_Display_Control+0x48>
	{
		lcd->_displaycontrol |= LCD_CURSORON;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	7f9b      	ldrb	r3, [r3, #30]
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	779a      	strb	r2, [r3, #30]
	}
	if (BLINK_ON_OFF)
 80008b2:	787b      	ldrb	r3, [r7, #1]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d006      	beq.n	80008c6 <Alcd_Display_Control+0x5c>
	{
		lcd->_displaycontrol |= LCD_BLINKON;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	7f9b      	ldrb	r3, [r3, #30]
 80008bc:	f043 0301 	orr.w	r3, r3, #1
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	779a      	strb	r2, [r3, #30]
	}
	lcd->_displaycontrol |= LCD_DISPLAYON;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	7f9b      	ldrb	r3, [r3, #30]
 80008ca:	f043 0304 	orr.w	r3, r3, #4
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	779a      	strb	r2, [r3, #30]
	SendByte(0, LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	7f9b      	ldrb	r3, [r3, #30]
 80008d8:	f043 0308 	orr.w	r3, r3, #8
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	461a      	mov	r2, r3
 80008e0:	2100      	movs	r1, #0
 80008e2:	6878      	ldr	r0, [r7, #4]
 80008e4:	f7ff fea3 	bl	800062e <Alcd_SendByte>
}
 80008e8:	bf00      	nop
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008f4:	4b08      	ldr	r3, [pc, #32]	; (8000918 <HAL_Init+0x28>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a07      	ldr	r2, [pc, #28]	; (8000918 <HAL_Init+0x28>)
 80008fa:	f043 0310 	orr.w	r3, r3, #16
 80008fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000900:	2003      	movs	r0, #3
 8000902:	f000 f92b 	bl	8000b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000906:	200f      	movs	r0, #15
 8000908:	f000 f808 	bl	800091c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800090c:	f7ff fcf2 	bl	80002f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000910:	2300      	movs	r3, #0
}
 8000912:	4618      	mov	r0, r3
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40022000 	.word	0x40022000

0800091c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000924:	4b12      	ldr	r3, [pc, #72]	; (8000970 <HAL_InitTick+0x54>)
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	4b12      	ldr	r3, [pc, #72]	; (8000974 <HAL_InitTick+0x58>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	4619      	mov	r1, r3
 800092e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000932:	fbb3 f3f1 	udiv	r3, r3, r1
 8000936:	fbb2 f3f3 	udiv	r3, r2, r3
 800093a:	4618      	mov	r0, r3
 800093c:	f000 f935 	bl	8000baa <HAL_SYSTICK_Config>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000946:	2301      	movs	r3, #1
 8000948:	e00e      	b.n	8000968 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2b0f      	cmp	r3, #15
 800094e:	d80a      	bhi.n	8000966 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000950:	2200      	movs	r2, #0
 8000952:	6879      	ldr	r1, [r7, #4]
 8000954:	f04f 30ff 	mov.w	r0, #4294967295
 8000958:	f000 f90b 	bl	8000b72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800095c:	4a06      	ldr	r2, [pc, #24]	; (8000978 <HAL_InitTick+0x5c>)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000962:	2300      	movs	r3, #0
 8000964:	e000      	b.n	8000968 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
}
 8000968:	4618      	mov	r0, r3
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000020 	.word	0x20000020
 8000974:	20000028 	.word	0x20000028
 8000978:	20000024 	.word	0x20000024

0800097c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000980:	4b05      	ldr	r3, [pc, #20]	; (8000998 <HAL_IncTick+0x1c>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	461a      	mov	r2, r3
 8000986:	4b05      	ldr	r3, [pc, #20]	; (800099c <HAL_IncTick+0x20>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4413      	add	r3, r2
 800098c:	4a03      	ldr	r2, [pc, #12]	; (800099c <HAL_IncTick+0x20>)
 800098e:	6013      	str	r3, [r2, #0]
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr
 8000998:	20000028 	.word	0x20000028
 800099c:	200000b4 	.word	0x200000b4

080009a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return uwTick;
 80009a4:	4b02      	ldr	r3, [pc, #8]	; (80009b0 <HAL_GetTick+0x10>)
 80009a6:	681b      	ldr	r3, [r3, #0]
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr
 80009b0:	200000b4 	.word	0x200000b4

080009b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009bc:	f7ff fff0 	bl	80009a0 <HAL_GetTick>
 80009c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009cc:	d005      	beq.n	80009da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009ce:	4b0a      	ldr	r3, [pc, #40]	; (80009f8 <HAL_Delay+0x44>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	461a      	mov	r2, r3
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	4413      	add	r3, r2
 80009d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009da:	bf00      	nop
 80009dc:	f7ff ffe0 	bl	80009a0 <HAL_GetTick>
 80009e0:	4602      	mov	r2, r0
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	68fa      	ldr	r2, [r7, #12]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d8f7      	bhi.n	80009dc <HAL_Delay+0x28>
  {
  }
}
 80009ec:	bf00      	nop
 80009ee:	bf00      	nop
 80009f0:	3710      	adds	r7, #16
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000028 	.word	0x20000028

080009fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f003 0307 	and.w	r3, r3, #7
 8000a0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <__NVIC_SetPriorityGrouping+0x44>)
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a12:	68ba      	ldr	r2, [r7, #8]
 8000a14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a18:	4013      	ands	r3, r2
 8000a1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a2e:	4a04      	ldr	r2, [pc, #16]	; (8000a40 <__NVIC_SetPriorityGrouping+0x44>)
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	60d3      	str	r3, [r2, #12]
}
 8000a34:	bf00      	nop
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a48:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <__NVIC_GetPriorityGrouping+0x18>)
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	0a1b      	lsrs	r3, r3, #8
 8000a4e:	f003 0307 	and.w	r3, r3, #7
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bc80      	pop	{r7}
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	e000ed00 	.word	0xe000ed00

08000a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	6039      	str	r1, [r7, #0]
 8000a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	db0a      	blt.n	8000a8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	490c      	ldr	r1, [pc, #48]	; (8000aac <__NVIC_SetPriority+0x4c>)
 8000a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7e:	0112      	lsls	r2, r2, #4
 8000a80:	b2d2      	uxtb	r2, r2
 8000a82:	440b      	add	r3, r1
 8000a84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a88:	e00a      	b.n	8000aa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	b2da      	uxtb	r2, r3
 8000a8e:	4908      	ldr	r1, [pc, #32]	; (8000ab0 <__NVIC_SetPriority+0x50>)
 8000a90:	79fb      	ldrb	r3, [r7, #7]
 8000a92:	f003 030f 	and.w	r3, r3, #15
 8000a96:	3b04      	subs	r3, #4
 8000a98:	0112      	lsls	r2, r2, #4
 8000a9a:	b2d2      	uxtb	r2, r2
 8000a9c:	440b      	add	r3, r1
 8000a9e:	761a      	strb	r2, [r3, #24]
}
 8000aa0:	bf00      	nop
 8000aa2:	370c      	adds	r7, #12
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bc80      	pop	{r7}
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	e000e100 	.word	0xe000e100
 8000ab0:	e000ed00 	.word	0xe000ed00

08000ab4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b089      	sub	sp, #36	; 0x24
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	60f8      	str	r0, [r7, #12]
 8000abc:	60b9      	str	r1, [r7, #8]
 8000abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	f003 0307 	and.w	r3, r3, #7
 8000ac6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ac8:	69fb      	ldr	r3, [r7, #28]
 8000aca:	f1c3 0307 	rsb	r3, r3, #7
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	bf28      	it	cs
 8000ad2:	2304      	movcs	r3, #4
 8000ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ad6:	69fb      	ldr	r3, [r7, #28]
 8000ad8:	3304      	adds	r3, #4
 8000ada:	2b06      	cmp	r3, #6
 8000adc:	d902      	bls.n	8000ae4 <NVIC_EncodePriority+0x30>
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	3b03      	subs	r3, #3
 8000ae2:	e000      	b.n	8000ae6 <NVIC_EncodePriority+0x32>
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8000aec:	69bb      	ldr	r3, [r7, #24]
 8000aee:	fa02 f303 	lsl.w	r3, r2, r3
 8000af2:	43da      	mvns	r2, r3
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	401a      	ands	r2, r3
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000afc:	f04f 31ff 	mov.w	r1, #4294967295
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	fa01 f303 	lsl.w	r3, r1, r3
 8000b06:	43d9      	mvns	r1, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b0c:	4313      	orrs	r3, r2
         );
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3724      	adds	r7, #36	; 0x24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr

08000b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3b01      	subs	r3, #1
 8000b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b28:	d301      	bcc.n	8000b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	e00f      	b.n	8000b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b2e:	4a0a      	ldr	r2, [pc, #40]	; (8000b58 <SysTick_Config+0x40>)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	3b01      	subs	r3, #1
 8000b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b36:	210f      	movs	r1, #15
 8000b38:	f04f 30ff 	mov.w	r0, #4294967295
 8000b3c:	f7ff ff90 	bl	8000a60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b40:	4b05      	ldr	r3, [pc, #20]	; (8000b58 <SysTick_Config+0x40>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b46:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <SysTick_Config+0x40>)
 8000b48:	2207      	movs	r2, #7
 8000b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	e000e010 	.word	0xe000e010

08000b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f7ff ff49 	bl	80009fc <__NVIC_SetPriorityGrouping>
}
 8000b6a:	bf00      	nop
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b086      	sub	sp, #24
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	4603      	mov	r3, r0
 8000b7a:	60b9      	str	r1, [r7, #8]
 8000b7c:	607a      	str	r2, [r7, #4]
 8000b7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b84:	f7ff ff5e 	bl	8000a44 <__NVIC_GetPriorityGrouping>
 8000b88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	68b9      	ldr	r1, [r7, #8]
 8000b8e:	6978      	ldr	r0, [r7, #20]
 8000b90:	f7ff ff90 	bl	8000ab4 <NVIC_EncodePriority>
 8000b94:	4602      	mov	r2, r0
 8000b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b9a:	4611      	mov	r1, r2
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff ff5f 	bl	8000a60 <__NVIC_SetPriority>
}
 8000ba2:	bf00      	nop
 8000ba4:	3718      	adds	r7, #24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b082      	sub	sp, #8
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f7ff ffb0 	bl	8000b18 <SysTick_Config>
 8000bb8:	4603      	mov	r3, r0
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
	...

08000bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b08b      	sub	sp, #44	; 0x2c
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bd6:	e169      	b.n	8000eac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bd8:	2201      	movs	r2, #1
 8000bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000be0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	69fa      	ldr	r2, [r7, #28]
 8000be8:	4013      	ands	r3, r2
 8000bea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bec:	69ba      	ldr	r2, [r7, #24]
 8000bee:	69fb      	ldr	r3, [r7, #28]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	f040 8158 	bne.w	8000ea6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	4a9a      	ldr	r2, [pc, #616]	; (8000e64 <HAL_GPIO_Init+0x2a0>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d05e      	beq.n	8000cbe <HAL_GPIO_Init+0xfa>
 8000c00:	4a98      	ldr	r2, [pc, #608]	; (8000e64 <HAL_GPIO_Init+0x2a0>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d875      	bhi.n	8000cf2 <HAL_GPIO_Init+0x12e>
 8000c06:	4a98      	ldr	r2, [pc, #608]	; (8000e68 <HAL_GPIO_Init+0x2a4>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d058      	beq.n	8000cbe <HAL_GPIO_Init+0xfa>
 8000c0c:	4a96      	ldr	r2, [pc, #600]	; (8000e68 <HAL_GPIO_Init+0x2a4>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d86f      	bhi.n	8000cf2 <HAL_GPIO_Init+0x12e>
 8000c12:	4a96      	ldr	r2, [pc, #600]	; (8000e6c <HAL_GPIO_Init+0x2a8>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d052      	beq.n	8000cbe <HAL_GPIO_Init+0xfa>
 8000c18:	4a94      	ldr	r2, [pc, #592]	; (8000e6c <HAL_GPIO_Init+0x2a8>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d869      	bhi.n	8000cf2 <HAL_GPIO_Init+0x12e>
 8000c1e:	4a94      	ldr	r2, [pc, #592]	; (8000e70 <HAL_GPIO_Init+0x2ac>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d04c      	beq.n	8000cbe <HAL_GPIO_Init+0xfa>
 8000c24:	4a92      	ldr	r2, [pc, #584]	; (8000e70 <HAL_GPIO_Init+0x2ac>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d863      	bhi.n	8000cf2 <HAL_GPIO_Init+0x12e>
 8000c2a:	4a92      	ldr	r2, [pc, #584]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d046      	beq.n	8000cbe <HAL_GPIO_Init+0xfa>
 8000c30:	4a90      	ldr	r2, [pc, #576]	; (8000e74 <HAL_GPIO_Init+0x2b0>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d85d      	bhi.n	8000cf2 <HAL_GPIO_Init+0x12e>
 8000c36:	2b12      	cmp	r3, #18
 8000c38:	d82a      	bhi.n	8000c90 <HAL_GPIO_Init+0xcc>
 8000c3a:	2b12      	cmp	r3, #18
 8000c3c:	d859      	bhi.n	8000cf2 <HAL_GPIO_Init+0x12e>
 8000c3e:	a201      	add	r2, pc, #4	; (adr r2, 8000c44 <HAL_GPIO_Init+0x80>)
 8000c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c44:	08000cbf 	.word	0x08000cbf
 8000c48:	08000c99 	.word	0x08000c99
 8000c4c:	08000cab 	.word	0x08000cab
 8000c50:	08000ced 	.word	0x08000ced
 8000c54:	08000cf3 	.word	0x08000cf3
 8000c58:	08000cf3 	.word	0x08000cf3
 8000c5c:	08000cf3 	.word	0x08000cf3
 8000c60:	08000cf3 	.word	0x08000cf3
 8000c64:	08000cf3 	.word	0x08000cf3
 8000c68:	08000cf3 	.word	0x08000cf3
 8000c6c:	08000cf3 	.word	0x08000cf3
 8000c70:	08000cf3 	.word	0x08000cf3
 8000c74:	08000cf3 	.word	0x08000cf3
 8000c78:	08000cf3 	.word	0x08000cf3
 8000c7c:	08000cf3 	.word	0x08000cf3
 8000c80:	08000cf3 	.word	0x08000cf3
 8000c84:	08000cf3 	.word	0x08000cf3
 8000c88:	08000ca1 	.word	0x08000ca1
 8000c8c:	08000cb5 	.word	0x08000cb5
 8000c90:	4a79      	ldr	r2, [pc, #484]	; (8000e78 <HAL_GPIO_Init+0x2b4>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d013      	beq.n	8000cbe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c96:	e02c      	b.n	8000cf2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	623b      	str	r3, [r7, #32]
          break;
 8000c9e:	e029      	b.n	8000cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	3304      	adds	r3, #4
 8000ca6:	623b      	str	r3, [r7, #32]
          break;
 8000ca8:	e024      	b.n	8000cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	68db      	ldr	r3, [r3, #12]
 8000cae:	3308      	adds	r3, #8
 8000cb0:	623b      	str	r3, [r7, #32]
          break;
 8000cb2:	e01f      	b.n	8000cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	330c      	adds	r3, #12
 8000cba:	623b      	str	r3, [r7, #32]
          break;
 8000cbc:	e01a      	b.n	8000cf4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d102      	bne.n	8000ccc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cc6:	2304      	movs	r3, #4
 8000cc8:	623b      	str	r3, [r7, #32]
          break;
 8000cca:	e013      	b.n	8000cf4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	689b      	ldr	r3, [r3, #8]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d105      	bne.n	8000ce0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cd4:	2308      	movs	r3, #8
 8000cd6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	69fa      	ldr	r2, [r7, #28]
 8000cdc:	611a      	str	r2, [r3, #16]
          break;
 8000cde:	e009      	b.n	8000cf4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ce0:	2308      	movs	r3, #8
 8000ce2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	69fa      	ldr	r2, [r7, #28]
 8000ce8:	615a      	str	r2, [r3, #20]
          break;
 8000cea:	e003      	b.n	8000cf4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000cec:	2300      	movs	r3, #0
 8000cee:	623b      	str	r3, [r7, #32]
          break;
 8000cf0:	e000      	b.n	8000cf4 <HAL_GPIO_Init+0x130>
          break;
 8000cf2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cf4:	69bb      	ldr	r3, [r7, #24]
 8000cf6:	2bff      	cmp	r3, #255	; 0xff
 8000cf8:	d801      	bhi.n	8000cfe <HAL_GPIO_Init+0x13a>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	e001      	b.n	8000d02 <HAL_GPIO_Init+0x13e>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	3304      	adds	r3, #4
 8000d02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d04:	69bb      	ldr	r3, [r7, #24]
 8000d06:	2bff      	cmp	r3, #255	; 0xff
 8000d08:	d802      	bhi.n	8000d10 <HAL_GPIO_Init+0x14c>
 8000d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	e002      	b.n	8000d16 <HAL_GPIO_Init+0x152>
 8000d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d12:	3b08      	subs	r3, #8
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	210f      	movs	r1, #15
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	fa01 f303 	lsl.w	r3, r1, r3
 8000d24:	43db      	mvns	r3, r3
 8000d26:	401a      	ands	r2, r3
 8000d28:	6a39      	ldr	r1, [r7, #32]
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d30:	431a      	orrs	r2, r3
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f000 80b1 	beq.w	8000ea6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d44:	4b4d      	ldr	r3, [pc, #308]	; (8000e7c <HAL_GPIO_Init+0x2b8>)
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	4a4c      	ldr	r2, [pc, #304]	; (8000e7c <HAL_GPIO_Init+0x2b8>)
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	6193      	str	r3, [r2, #24]
 8000d50:	4b4a      	ldr	r3, [pc, #296]	; (8000e7c <HAL_GPIO_Init+0x2b8>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	f003 0301 	and.w	r3, r3, #1
 8000d58:	60bb      	str	r3, [r7, #8]
 8000d5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d5c:	4a48      	ldr	r2, [pc, #288]	; (8000e80 <HAL_GPIO_Init+0x2bc>)
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d60:	089b      	lsrs	r3, r3, #2
 8000d62:	3302      	adds	r3, #2
 8000d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6c:	f003 0303 	and.w	r3, r3, #3
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	220f      	movs	r2, #15
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	68fa      	ldr	r2, [r7, #12]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a40      	ldr	r2, [pc, #256]	; (8000e84 <HAL_GPIO_Init+0x2c0>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d013      	beq.n	8000db0 <HAL_GPIO_Init+0x1ec>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a3f      	ldr	r2, [pc, #252]	; (8000e88 <HAL_GPIO_Init+0x2c4>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d00d      	beq.n	8000dac <HAL_GPIO_Init+0x1e8>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a3e      	ldr	r2, [pc, #248]	; (8000e8c <HAL_GPIO_Init+0x2c8>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d007      	beq.n	8000da8 <HAL_GPIO_Init+0x1e4>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	4a3d      	ldr	r2, [pc, #244]	; (8000e90 <HAL_GPIO_Init+0x2cc>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d101      	bne.n	8000da4 <HAL_GPIO_Init+0x1e0>
 8000da0:	2303      	movs	r3, #3
 8000da2:	e006      	b.n	8000db2 <HAL_GPIO_Init+0x1ee>
 8000da4:	2304      	movs	r3, #4
 8000da6:	e004      	b.n	8000db2 <HAL_GPIO_Init+0x1ee>
 8000da8:	2302      	movs	r3, #2
 8000daa:	e002      	b.n	8000db2 <HAL_GPIO_Init+0x1ee>
 8000dac:	2301      	movs	r3, #1
 8000dae:	e000      	b.n	8000db2 <HAL_GPIO_Init+0x1ee>
 8000db0:	2300      	movs	r3, #0
 8000db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000db4:	f002 0203 	and.w	r2, r2, #3
 8000db8:	0092      	lsls	r2, r2, #2
 8000dba:	4093      	lsls	r3, r2
 8000dbc:	68fa      	ldr	r2, [r7, #12]
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000dc2:	492f      	ldr	r1, [pc, #188]	; (8000e80 <HAL_GPIO_Init+0x2bc>)
 8000dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc6:	089b      	lsrs	r3, r3, #2
 8000dc8:	3302      	adds	r3, #2
 8000dca:	68fa      	ldr	r2, [r7, #12]
 8000dcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d006      	beq.n	8000dea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ddc:	4b2d      	ldr	r3, [pc, #180]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000dde:	689a      	ldr	r2, [r3, #8]
 8000de0:	492c      	ldr	r1, [pc, #176]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000de2:	69bb      	ldr	r3, [r7, #24]
 8000de4:	4313      	orrs	r3, r2
 8000de6:	608b      	str	r3, [r1, #8]
 8000de8:	e006      	b.n	8000df8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dea:	4b2a      	ldr	r3, [pc, #168]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000dec:	689a      	ldr	r2, [r3, #8]
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	43db      	mvns	r3, r3
 8000df2:	4928      	ldr	r1, [pc, #160]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000df4:	4013      	ands	r3, r2
 8000df6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d006      	beq.n	8000e12 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e04:	4b23      	ldr	r3, [pc, #140]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e06:	68da      	ldr	r2, [r3, #12]
 8000e08:	4922      	ldr	r1, [pc, #136]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	60cb      	str	r3, [r1, #12]
 8000e10:	e006      	b.n	8000e20 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e12:	4b20      	ldr	r3, [pc, #128]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e14:	68da      	ldr	r2, [r3, #12]
 8000e16:	69bb      	ldr	r3, [r7, #24]
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	491e      	ldr	r1, [pc, #120]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d006      	beq.n	8000e3a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e2c:	4b19      	ldr	r3, [pc, #100]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e2e:	685a      	ldr	r2, [r3, #4]
 8000e30:	4918      	ldr	r1, [pc, #96]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	604b      	str	r3, [r1, #4]
 8000e38:	e006      	b.n	8000e48 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e3a:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e3c:	685a      	ldr	r2, [r3, #4]
 8000e3e:	69bb      	ldr	r3, [r7, #24]
 8000e40:	43db      	mvns	r3, r3
 8000e42:	4914      	ldr	r1, [pc, #80]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e44:	4013      	ands	r3, r2
 8000e46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d021      	beq.n	8000e98 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e54:	4b0f      	ldr	r3, [pc, #60]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	490e      	ldr	r1, [pc, #56]	; (8000e94 <HAL_GPIO_Init+0x2d0>)
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	600b      	str	r3, [r1, #0]
 8000e60:	e021      	b.n	8000ea6 <HAL_GPIO_Init+0x2e2>
 8000e62:	bf00      	nop
 8000e64:	10320000 	.word	0x10320000
 8000e68:	10310000 	.word	0x10310000
 8000e6c:	10220000 	.word	0x10220000
 8000e70:	10210000 	.word	0x10210000
 8000e74:	10120000 	.word	0x10120000
 8000e78:	10110000 	.word	0x10110000
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	40010000 	.word	0x40010000
 8000e84:	40010800 	.word	0x40010800
 8000e88:	40010c00 	.word	0x40010c00
 8000e8c:	40011000 	.word	0x40011000
 8000e90:	40011400 	.word	0x40011400
 8000e94:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e98:	4b0b      	ldr	r3, [pc, #44]	; (8000ec8 <HAL_GPIO_Init+0x304>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	43db      	mvns	r3, r3
 8000ea0:	4909      	ldr	r1, [pc, #36]	; (8000ec8 <HAL_GPIO_Init+0x304>)
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f47f ae8e 	bne.w	8000bd8 <HAL_GPIO_Init+0x14>
  }
}
 8000ebc:	bf00      	nop
 8000ebe:	bf00      	nop
 8000ec0:	372c      	adds	r7, #44	; 0x2c
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr
 8000ec8:	40010400 	.word	0x40010400

08000ecc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	807b      	strh	r3, [r7, #2]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000edc:	787b      	ldrb	r3, [r7, #1]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d003      	beq.n	8000eea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ee2:	887a      	ldrh	r2, [r7, #2]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ee8:	e003      	b.n	8000ef2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000eea:	887b      	ldrh	r3, [r7, #2]
 8000eec:	041a      	lsls	r2, r3, #16
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	611a      	str	r2, [r3, #16]
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr

08000efc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d101      	bne.n	8000f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e272      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	f000 8087 	beq.w	800102a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f1c:	4b92      	ldr	r3, [pc, #584]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f003 030c 	and.w	r3, r3, #12
 8000f24:	2b04      	cmp	r3, #4
 8000f26:	d00c      	beq.n	8000f42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f28:	4b8f      	ldr	r3, [pc, #572]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	f003 030c 	and.w	r3, r3, #12
 8000f30:	2b08      	cmp	r3, #8
 8000f32:	d112      	bne.n	8000f5a <HAL_RCC_OscConfig+0x5e>
 8000f34:	4b8c      	ldr	r3, [pc, #560]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f40:	d10b      	bne.n	8000f5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f42:	4b89      	ldr	r3, [pc, #548]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d06c      	beq.n	8001028 <HAL_RCC_OscConfig+0x12c>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d168      	bne.n	8001028 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e24c      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f62:	d106      	bne.n	8000f72 <HAL_RCC_OscConfig+0x76>
 8000f64:	4b80      	ldr	r3, [pc, #512]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a7f      	ldr	r2, [pc, #508]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	e02e      	b.n	8000fd0 <HAL_RCC_OscConfig+0xd4>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d10c      	bne.n	8000f94 <HAL_RCC_OscConfig+0x98>
 8000f7a:	4b7b      	ldr	r3, [pc, #492]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a7a      	ldr	r2, [pc, #488]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f84:	6013      	str	r3, [r2, #0]
 8000f86:	4b78      	ldr	r3, [pc, #480]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a77      	ldr	r2, [pc, #476]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f90:	6013      	str	r3, [r2, #0]
 8000f92:	e01d      	b.n	8000fd0 <HAL_RCC_OscConfig+0xd4>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f9c:	d10c      	bne.n	8000fb8 <HAL_RCC_OscConfig+0xbc>
 8000f9e:	4b72      	ldr	r3, [pc, #456]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a71      	ldr	r2, [pc, #452]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fa8:	6013      	str	r3, [r2, #0]
 8000faa:	4b6f      	ldr	r3, [pc, #444]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a6e      	ldr	r2, [pc, #440]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fb4:	6013      	str	r3, [r2, #0]
 8000fb6:	e00b      	b.n	8000fd0 <HAL_RCC_OscConfig+0xd4>
 8000fb8:	4b6b      	ldr	r3, [pc, #428]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a6a      	ldr	r2, [pc, #424]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fc2:	6013      	str	r3, [r2, #0]
 8000fc4:	4b68      	ldr	r3, [pc, #416]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a67      	ldr	r2, [pc, #412]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d013      	beq.n	8001000 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd8:	f7ff fce2 	bl	80009a0 <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fde:	e008      	b.n	8000ff2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe0:	f7ff fcde 	bl	80009a0 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b64      	cmp	r3, #100	; 0x64
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e200      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff2:	4b5d      	ldr	r3, [pc, #372]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d0f0      	beq.n	8000fe0 <HAL_RCC_OscConfig+0xe4>
 8000ffe:	e014      	b.n	800102a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001000:	f7ff fcce 	bl	80009a0 <HAL_GetTick>
 8001004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001008:	f7ff fcca 	bl	80009a0 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b64      	cmp	r3, #100	; 0x64
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e1ec      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800101a:	4b53      	ldr	r3, [pc, #332]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d1f0      	bne.n	8001008 <HAL_RCC_OscConfig+0x10c>
 8001026:	e000      	b.n	800102a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	2b00      	cmp	r3, #0
 8001034:	d063      	beq.n	80010fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001036:	4b4c      	ldr	r3, [pc, #304]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 030c 	and.w	r3, r3, #12
 800103e:	2b00      	cmp	r3, #0
 8001040:	d00b      	beq.n	800105a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001042:	4b49      	ldr	r3, [pc, #292]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f003 030c 	and.w	r3, r3, #12
 800104a:	2b08      	cmp	r3, #8
 800104c:	d11c      	bne.n	8001088 <HAL_RCC_OscConfig+0x18c>
 800104e:	4b46      	ldr	r3, [pc, #280]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d116      	bne.n	8001088 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800105a:	4b43      	ldr	r3, [pc, #268]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	2b00      	cmp	r3, #0
 8001064:	d005      	beq.n	8001072 <HAL_RCC_OscConfig+0x176>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	2b01      	cmp	r3, #1
 800106c:	d001      	beq.n	8001072 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e1c0      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001072:	4b3d      	ldr	r3, [pc, #244]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	00db      	lsls	r3, r3, #3
 8001080:	4939      	ldr	r1, [pc, #228]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001082:	4313      	orrs	r3, r2
 8001084:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001086:	e03a      	b.n	80010fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d020      	beq.n	80010d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001090:	4b36      	ldr	r3, [pc, #216]	; (800116c <HAL_RCC_OscConfig+0x270>)
 8001092:	2201      	movs	r2, #1
 8001094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001096:	f7ff fc83 	bl	80009a0 <HAL_GetTick>
 800109a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800109c:	e008      	b.n	80010b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800109e:	f7ff fc7f 	bl	80009a0 <HAL_GetTick>
 80010a2:	4602      	mov	r2, r0
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d901      	bls.n	80010b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010ac:	2303      	movs	r3, #3
 80010ae:	e1a1      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b0:	4b2d      	ldr	r3, [pc, #180]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0302 	and.w	r3, r3, #2
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d0f0      	beq.n	800109e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010bc:	4b2a      	ldr	r3, [pc, #168]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	00db      	lsls	r3, r3, #3
 80010ca:	4927      	ldr	r1, [pc, #156]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	4313      	orrs	r3, r2
 80010ce:	600b      	str	r3, [r1, #0]
 80010d0:	e015      	b.n	80010fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010d2:	4b26      	ldr	r3, [pc, #152]	; (800116c <HAL_RCC_OscConfig+0x270>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d8:	f7ff fc62 	bl	80009a0 <HAL_GetTick>
 80010dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010de:	e008      	b.n	80010f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010e0:	f7ff fc5e 	bl	80009a0 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d901      	bls.n	80010f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010ee:	2303      	movs	r3, #3
 80010f0:	e180      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010f2:	4b1d      	ldr	r3, [pc, #116]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d1f0      	bne.n	80010e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	2b00      	cmp	r3, #0
 8001108:	d03a      	beq.n	8001180 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d019      	beq.n	8001146 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <HAL_RCC_OscConfig+0x274>)
 8001114:	2201      	movs	r2, #1
 8001116:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001118:	f7ff fc42 	bl	80009a0 <HAL_GetTick>
 800111c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001120:	f7ff fc3e 	bl	80009a0 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e160      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001132:	4b0d      	ldr	r3, [pc, #52]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0f0      	beq.n	8001120 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800113e:	2001      	movs	r0, #1
 8001140:	f000 faa6 	bl	8001690 <RCC_Delay>
 8001144:	e01c      	b.n	8001180 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001146:	4b0a      	ldr	r3, [pc, #40]	; (8001170 <HAL_RCC_OscConfig+0x274>)
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800114c:	f7ff fc28 	bl	80009a0 <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001152:	e00f      	b.n	8001174 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001154:	f7ff fc24 	bl	80009a0 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d908      	bls.n	8001174 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e146      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
 8001166:	bf00      	nop
 8001168:	40021000 	.word	0x40021000
 800116c:	42420000 	.word	0x42420000
 8001170:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001174:	4b92      	ldr	r3, [pc, #584]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1e9      	bne.n	8001154 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0304 	and.w	r3, r3, #4
 8001188:	2b00      	cmp	r3, #0
 800118a:	f000 80a6 	beq.w	80012da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800118e:	2300      	movs	r3, #0
 8001190:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001192:	4b8b      	ldr	r3, [pc, #556]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001194:	69db      	ldr	r3, [r3, #28]
 8001196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d10d      	bne.n	80011ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800119e:	4b88      	ldr	r3, [pc, #544]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 80011a0:	69db      	ldr	r3, [r3, #28]
 80011a2:	4a87      	ldr	r2, [pc, #540]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 80011a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011a8:	61d3      	str	r3, [r2, #28]
 80011aa:	4b85      	ldr	r3, [pc, #532]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 80011ac:	69db      	ldr	r3, [r3, #28]
 80011ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011b6:	2301      	movs	r3, #1
 80011b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ba:	4b82      	ldr	r3, [pc, #520]	; (80013c4 <HAL_RCC_OscConfig+0x4c8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d118      	bne.n	80011f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011c6:	4b7f      	ldr	r3, [pc, #508]	; (80013c4 <HAL_RCC_OscConfig+0x4c8>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a7e      	ldr	r2, [pc, #504]	; (80013c4 <HAL_RCC_OscConfig+0x4c8>)
 80011cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011d2:	f7ff fbe5 	bl	80009a0 <HAL_GetTick>
 80011d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011d8:	e008      	b.n	80011ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011da:	f7ff fbe1 	bl	80009a0 <HAL_GetTick>
 80011de:	4602      	mov	r2, r0
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b64      	cmp	r3, #100	; 0x64
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e103      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ec:	4b75      	ldr	r3, [pc, #468]	; (80013c4 <HAL_RCC_OscConfig+0x4c8>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d0f0      	beq.n	80011da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d106      	bne.n	800120e <HAL_RCC_OscConfig+0x312>
 8001200:	4b6f      	ldr	r3, [pc, #444]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001202:	6a1b      	ldr	r3, [r3, #32]
 8001204:	4a6e      	ldr	r2, [pc, #440]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6213      	str	r3, [r2, #32]
 800120c:	e02d      	b.n	800126a <HAL_RCC_OscConfig+0x36e>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10c      	bne.n	8001230 <HAL_RCC_OscConfig+0x334>
 8001216:	4b6a      	ldr	r3, [pc, #424]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	4a69      	ldr	r2, [pc, #420]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 800121c:	f023 0301 	bic.w	r3, r3, #1
 8001220:	6213      	str	r3, [r2, #32]
 8001222:	4b67      	ldr	r3, [pc, #412]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001224:	6a1b      	ldr	r3, [r3, #32]
 8001226:	4a66      	ldr	r2, [pc, #408]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001228:	f023 0304 	bic.w	r3, r3, #4
 800122c:	6213      	str	r3, [r2, #32]
 800122e:	e01c      	b.n	800126a <HAL_RCC_OscConfig+0x36e>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	2b05      	cmp	r3, #5
 8001236:	d10c      	bne.n	8001252 <HAL_RCC_OscConfig+0x356>
 8001238:	4b61      	ldr	r3, [pc, #388]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 800123a:	6a1b      	ldr	r3, [r3, #32]
 800123c:	4a60      	ldr	r2, [pc, #384]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 800123e:	f043 0304 	orr.w	r3, r3, #4
 8001242:	6213      	str	r3, [r2, #32]
 8001244:	4b5e      	ldr	r3, [pc, #376]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001246:	6a1b      	ldr	r3, [r3, #32]
 8001248:	4a5d      	ldr	r2, [pc, #372]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	6213      	str	r3, [r2, #32]
 8001250:	e00b      	b.n	800126a <HAL_RCC_OscConfig+0x36e>
 8001252:	4b5b      	ldr	r3, [pc, #364]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001254:	6a1b      	ldr	r3, [r3, #32]
 8001256:	4a5a      	ldr	r2, [pc, #360]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001258:	f023 0301 	bic.w	r3, r3, #1
 800125c:	6213      	str	r3, [r2, #32]
 800125e:	4b58      	ldr	r3, [pc, #352]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001260:	6a1b      	ldr	r3, [r3, #32]
 8001262:	4a57      	ldr	r2, [pc, #348]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001264:	f023 0304 	bic.w	r3, r3, #4
 8001268:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	68db      	ldr	r3, [r3, #12]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d015      	beq.n	800129e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001272:	f7ff fb95 	bl	80009a0 <HAL_GetTick>
 8001276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001278:	e00a      	b.n	8001290 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800127a:	f7ff fb91 	bl	80009a0 <HAL_GetTick>
 800127e:	4602      	mov	r2, r0
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	f241 3288 	movw	r2, #5000	; 0x1388
 8001288:	4293      	cmp	r3, r2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e0b1      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001290:	4b4b      	ldr	r3, [pc, #300]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001292:	6a1b      	ldr	r3, [r3, #32]
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	2b00      	cmp	r3, #0
 800129a:	d0ee      	beq.n	800127a <HAL_RCC_OscConfig+0x37e>
 800129c:	e014      	b.n	80012c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800129e:	f7ff fb7f 	bl	80009a0 <HAL_GetTick>
 80012a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012a4:	e00a      	b.n	80012bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012a6:	f7ff fb7b 	bl	80009a0 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d901      	bls.n	80012bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e09b      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012bc:	4b40      	ldr	r3, [pc, #256]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 80012be:	6a1b      	ldr	r3, [r3, #32]
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1ee      	bne.n	80012a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012c8:	7dfb      	ldrb	r3, [r7, #23]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d105      	bne.n	80012da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012ce:	4b3c      	ldr	r3, [pc, #240]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 80012d0:	69db      	ldr	r3, [r3, #28]
 80012d2:	4a3b      	ldr	r2, [pc, #236]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 80012d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f000 8087 	beq.w	80013f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012e4:	4b36      	ldr	r3, [pc, #216]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f003 030c 	and.w	r3, r3, #12
 80012ec:	2b08      	cmp	r3, #8
 80012ee:	d061      	beq.n	80013b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	69db      	ldr	r3, [r3, #28]
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d146      	bne.n	8001386 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012f8:	4b33      	ldr	r3, [pc, #204]	; (80013c8 <HAL_RCC_OscConfig+0x4cc>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012fe:	f7ff fb4f 	bl	80009a0 <HAL_GetTick>
 8001302:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001304:	e008      	b.n	8001318 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001306:	f7ff fb4b 	bl	80009a0 <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	2b02      	cmp	r3, #2
 8001312:	d901      	bls.n	8001318 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e06d      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001318:	4b29      	ldr	r3, [pc, #164]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d1f0      	bne.n	8001306 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a1b      	ldr	r3, [r3, #32]
 8001328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800132c:	d108      	bne.n	8001340 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800132e:	4b24      	ldr	r3, [pc, #144]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	4921      	ldr	r1, [pc, #132]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 800133c:	4313      	orrs	r3, r2
 800133e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001340:	4b1f      	ldr	r3, [pc, #124]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6a19      	ldr	r1, [r3, #32]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001350:	430b      	orrs	r3, r1
 8001352:	491b      	ldr	r1, [pc, #108]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 8001354:	4313      	orrs	r3, r2
 8001356:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001358:	4b1b      	ldr	r3, [pc, #108]	; (80013c8 <HAL_RCC_OscConfig+0x4cc>)
 800135a:	2201      	movs	r2, #1
 800135c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135e:	f7ff fb1f 	bl	80009a0 <HAL_GetTick>
 8001362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001366:	f7ff fb1b 	bl	80009a0 <HAL_GetTick>
 800136a:	4602      	mov	r2, r0
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e03d      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001378:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d0f0      	beq.n	8001366 <HAL_RCC_OscConfig+0x46a>
 8001384:	e035      	b.n	80013f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001386:	4b10      	ldr	r3, [pc, #64]	; (80013c8 <HAL_RCC_OscConfig+0x4cc>)
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138c:	f7ff fb08 	bl	80009a0 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001394:	f7ff fb04 	bl	80009a0 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e026      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013a6:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <HAL_RCC_OscConfig+0x4c4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1f0      	bne.n	8001394 <HAL_RCC_OscConfig+0x498>
 80013b2:	e01e      	b.n	80013f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69db      	ldr	r3, [r3, #28]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d107      	bne.n	80013cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e019      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
 80013c0:	40021000 	.word	0x40021000
 80013c4:	40007000 	.word	0x40007000
 80013c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013cc:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <HAL_RCC_OscConfig+0x500>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a1b      	ldr	r3, [r3, #32]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d106      	bne.n	80013ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d001      	beq.n	80013f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e000      	b.n	80013f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40021000 	.word	0x40021000

08001400 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d101      	bne.n	8001414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e0d0      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001414:	4b6a      	ldr	r3, [pc, #424]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 0307 	and.w	r3, r3, #7
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	429a      	cmp	r2, r3
 8001420:	d910      	bls.n	8001444 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001422:	4b67      	ldr	r3, [pc, #412]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f023 0207 	bic.w	r2, r3, #7
 800142a:	4965      	ldr	r1, [pc, #404]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4313      	orrs	r3, r2
 8001430:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001432:	4b63      	ldr	r3, [pc, #396]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	429a      	cmp	r2, r3
 800143e:	d001      	beq.n	8001444 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e0b8      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d020      	beq.n	8001492 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	2b00      	cmp	r3, #0
 800145a:	d005      	beq.n	8001468 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800145c:	4b59      	ldr	r3, [pc, #356]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	4a58      	ldr	r2, [pc, #352]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001466:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0308 	and.w	r3, r3, #8
 8001470:	2b00      	cmp	r3, #0
 8001472:	d005      	beq.n	8001480 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001474:	4b53      	ldr	r3, [pc, #332]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	4a52      	ldr	r2, [pc, #328]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800147a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800147e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001480:	4b50      	ldr	r3, [pc, #320]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	494d      	ldr	r1, [pc, #308]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800148e:	4313      	orrs	r3, r2
 8001490:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	2b00      	cmp	r3, #0
 800149c:	d040      	beq.n	8001520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d107      	bne.n	80014b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a6:	4b47      	ldr	r3, [pc, #284]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d115      	bne.n	80014de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e07f      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d107      	bne.n	80014ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014be:	4b41      	ldr	r3, [pc, #260]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d109      	bne.n	80014de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e073      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ce:	4b3d      	ldr	r3, [pc, #244]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d101      	bne.n	80014de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e06b      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014de:	4b39      	ldr	r3, [pc, #228]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f023 0203 	bic.w	r2, r3, #3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	4936      	ldr	r1, [pc, #216]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014ec:	4313      	orrs	r3, r2
 80014ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014f0:	f7ff fa56 	bl	80009a0 <HAL_GetTick>
 80014f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014f6:	e00a      	b.n	800150e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014f8:	f7ff fa52 	bl	80009a0 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	f241 3288 	movw	r2, #5000	; 0x1388
 8001506:	4293      	cmp	r3, r2
 8001508:	d901      	bls.n	800150e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e053      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800150e:	4b2d      	ldr	r3, [pc, #180]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f003 020c 	and.w	r2, r3, #12
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	429a      	cmp	r2, r3
 800151e:	d1eb      	bne.n	80014f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001520:	4b27      	ldr	r3, [pc, #156]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0307 	and.w	r3, r3, #7
 8001528:	683a      	ldr	r2, [r7, #0]
 800152a:	429a      	cmp	r2, r3
 800152c:	d210      	bcs.n	8001550 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800152e:	4b24      	ldr	r3, [pc, #144]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f023 0207 	bic.w	r2, r3, #7
 8001536:	4922      	ldr	r1, [pc, #136]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	4313      	orrs	r3, r2
 800153c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800153e:	4b20      	ldr	r3, [pc, #128]	; (80015c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	429a      	cmp	r2, r3
 800154a:	d001      	beq.n	8001550 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e032      	b.n	80015b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	d008      	beq.n	800156e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800155c:	4b19      	ldr	r3, [pc, #100]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	4916      	ldr	r1, [pc, #88]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800156a:	4313      	orrs	r3, r2
 800156c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0308 	and.w	r3, r3, #8
 8001576:	2b00      	cmp	r3, #0
 8001578:	d009      	beq.n	800158e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800157a:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	00db      	lsls	r3, r3, #3
 8001588:	490e      	ldr	r1, [pc, #56]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 800158a:	4313      	orrs	r3, r2
 800158c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800158e:	f000 f821 	bl	80015d4 <HAL_RCC_GetSysClockFreq>
 8001592:	4602      	mov	r2, r0
 8001594:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	091b      	lsrs	r3, r3, #4
 800159a:	f003 030f 	and.w	r3, r3, #15
 800159e:	490a      	ldr	r1, [pc, #40]	; (80015c8 <HAL_RCC_ClockConfig+0x1c8>)
 80015a0:	5ccb      	ldrb	r3, [r1, r3]
 80015a2:	fa22 f303 	lsr.w	r3, r2, r3
 80015a6:	4a09      	ldr	r2, [pc, #36]	; (80015cc <HAL_RCC_ClockConfig+0x1cc>)
 80015a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <HAL_RCC_ClockConfig+0x1d0>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff f9b4 	bl	800091c <HAL_InitTick>

  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40022000 	.word	0x40022000
 80015c4:	40021000 	.word	0x40021000
 80015c8:	0800204c 	.word	0x0800204c
 80015cc:	20000020 	.word	0x20000020
 80015d0:	20000024 	.word	0x20000024

080015d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b087      	sub	sp, #28
 80015d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	2300      	movs	r3, #0
 80015e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015ee:	4b1e      	ldr	r3, [pc, #120]	; (8001668 <HAL_RCC_GetSysClockFreq+0x94>)
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 030c 	and.w	r3, r3, #12
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	d002      	beq.n	8001604 <HAL_RCC_GetSysClockFreq+0x30>
 80015fe:	2b08      	cmp	r3, #8
 8001600:	d003      	beq.n	800160a <HAL_RCC_GetSysClockFreq+0x36>
 8001602:	e027      	b.n	8001654 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001604:	4b19      	ldr	r3, [pc, #100]	; (800166c <HAL_RCC_GetSysClockFreq+0x98>)
 8001606:	613b      	str	r3, [r7, #16]
      break;
 8001608:	e027      	b.n	800165a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	0c9b      	lsrs	r3, r3, #18
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	4a17      	ldr	r2, [pc, #92]	; (8001670 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001614:	5cd3      	ldrb	r3, [r2, r3]
 8001616:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d010      	beq.n	8001644 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001622:	4b11      	ldr	r3, [pc, #68]	; (8001668 <HAL_RCC_GetSysClockFreq+0x94>)
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	0c5b      	lsrs	r3, r3, #17
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	4a11      	ldr	r2, [pc, #68]	; (8001674 <HAL_RCC_GetSysClockFreq+0xa0>)
 800162e:	5cd3      	ldrb	r3, [r2, r3]
 8001630:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a0d      	ldr	r2, [pc, #52]	; (800166c <HAL_RCC_GetSysClockFreq+0x98>)
 8001636:	fb03 f202 	mul.w	r2, r3, r2
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001640:	617b      	str	r3, [r7, #20]
 8001642:	e004      	b.n	800164e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4a0c      	ldr	r2, [pc, #48]	; (8001678 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001648:	fb02 f303 	mul.w	r3, r2, r3
 800164c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	613b      	str	r3, [r7, #16]
      break;
 8001652:	e002      	b.n	800165a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001654:	4b05      	ldr	r3, [pc, #20]	; (800166c <HAL_RCC_GetSysClockFreq+0x98>)
 8001656:	613b      	str	r3, [r7, #16]
      break;
 8001658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800165a:	693b      	ldr	r3, [r7, #16]
}
 800165c:	4618      	mov	r0, r3
 800165e:	371c      	adds	r7, #28
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	40021000 	.word	0x40021000
 800166c:	007a1200 	.word	0x007a1200
 8001670:	0800205c 	.word	0x0800205c
 8001674:	0800206c 	.word	0x0800206c
 8001678:	003d0900 	.word	0x003d0900

0800167c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001680:	4b02      	ldr	r3, [pc, #8]	; (800168c <HAL_RCC_GetHCLKFreq+0x10>)
 8001682:	681b      	ldr	r3, [r3, #0]
}
 8001684:	4618      	mov	r0, r3
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr
 800168c:	20000020 	.word	0x20000020

08001690 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001698:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <RCC_Delay+0x34>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a0a      	ldr	r2, [pc, #40]	; (80016c8 <RCC_Delay+0x38>)
 800169e:	fba2 2303 	umull	r2, r3, r2, r3
 80016a2:	0a5b      	lsrs	r3, r3, #9
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	fb02 f303 	mul.w	r3, r2, r3
 80016aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016ac:	bf00      	nop
  }
  while (Delay --);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	1e5a      	subs	r2, r3, #1
 80016b2:	60fa      	str	r2, [r7, #12]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d1f9      	bne.n	80016ac <RCC_Delay+0x1c>
}
 80016b8:	bf00      	nop
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr
 80016c4:	20000020 	.word	0x20000020
 80016c8:	10624dd3 	.word	0x10624dd3

080016cc <__errno>:
 80016cc:	4b01      	ldr	r3, [pc, #4]	; (80016d4 <__errno+0x8>)
 80016ce:	6818      	ldr	r0, [r3, #0]
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	2000002c 	.word	0x2000002c

080016d8 <__libc_init_array>:
 80016d8:	b570      	push	{r4, r5, r6, lr}
 80016da:	2600      	movs	r6, #0
 80016dc:	4d0c      	ldr	r5, [pc, #48]	; (8001710 <__libc_init_array+0x38>)
 80016de:	4c0d      	ldr	r4, [pc, #52]	; (8001714 <__libc_init_array+0x3c>)
 80016e0:	1b64      	subs	r4, r4, r5
 80016e2:	10a4      	asrs	r4, r4, #2
 80016e4:	42a6      	cmp	r6, r4
 80016e6:	d109      	bne.n	80016fc <__libc_init_array+0x24>
 80016e8:	f000 fc9c 	bl	8002024 <_init>
 80016ec:	2600      	movs	r6, #0
 80016ee:	4d0a      	ldr	r5, [pc, #40]	; (8001718 <__libc_init_array+0x40>)
 80016f0:	4c0a      	ldr	r4, [pc, #40]	; (800171c <__libc_init_array+0x44>)
 80016f2:	1b64      	subs	r4, r4, r5
 80016f4:	10a4      	asrs	r4, r4, #2
 80016f6:	42a6      	cmp	r6, r4
 80016f8:	d105      	bne.n	8001706 <__libc_init_array+0x2e>
 80016fa:	bd70      	pop	{r4, r5, r6, pc}
 80016fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001700:	4798      	blx	r3
 8001702:	3601      	adds	r6, #1
 8001704:	e7ee      	b.n	80016e4 <__libc_init_array+0xc>
 8001706:	f855 3b04 	ldr.w	r3, [r5], #4
 800170a:	4798      	blx	r3
 800170c:	3601      	adds	r6, #1
 800170e:	e7f2      	b.n	80016f6 <__libc_init_array+0x1e>
 8001710:	080020a4 	.word	0x080020a4
 8001714:	080020a4 	.word	0x080020a4
 8001718:	080020a4 	.word	0x080020a4
 800171c:	080020a8 	.word	0x080020a8

08001720 <memset>:
 8001720:	4603      	mov	r3, r0
 8001722:	4402      	add	r2, r0
 8001724:	4293      	cmp	r3, r2
 8001726:	d100      	bne.n	800172a <memset+0xa>
 8001728:	4770      	bx	lr
 800172a:	f803 1b01 	strb.w	r1, [r3], #1
 800172e:	e7f9      	b.n	8001724 <memset+0x4>

08001730 <siprintf>:
 8001730:	b40e      	push	{r1, r2, r3}
 8001732:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001736:	b500      	push	{lr}
 8001738:	b09c      	sub	sp, #112	; 0x70
 800173a:	ab1d      	add	r3, sp, #116	; 0x74
 800173c:	9002      	str	r0, [sp, #8]
 800173e:	9006      	str	r0, [sp, #24]
 8001740:	9107      	str	r1, [sp, #28]
 8001742:	9104      	str	r1, [sp, #16]
 8001744:	4808      	ldr	r0, [pc, #32]	; (8001768 <siprintf+0x38>)
 8001746:	4909      	ldr	r1, [pc, #36]	; (800176c <siprintf+0x3c>)
 8001748:	f853 2b04 	ldr.w	r2, [r3], #4
 800174c:	9105      	str	r1, [sp, #20]
 800174e:	6800      	ldr	r0, [r0, #0]
 8001750:	a902      	add	r1, sp, #8
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	f000 f868 	bl	8001828 <_svfiprintf_r>
 8001758:	2200      	movs	r2, #0
 800175a:	9b02      	ldr	r3, [sp, #8]
 800175c:	701a      	strb	r2, [r3, #0]
 800175e:	b01c      	add	sp, #112	; 0x70
 8001760:	f85d eb04 	ldr.w	lr, [sp], #4
 8001764:	b003      	add	sp, #12
 8001766:	4770      	bx	lr
 8001768:	2000002c 	.word	0x2000002c
 800176c:	ffff0208 	.word	0xffff0208

08001770 <__ssputs_r>:
 8001770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001774:	688e      	ldr	r6, [r1, #8]
 8001776:	4682      	mov	sl, r0
 8001778:	429e      	cmp	r6, r3
 800177a:	460c      	mov	r4, r1
 800177c:	4690      	mov	r8, r2
 800177e:	461f      	mov	r7, r3
 8001780:	d838      	bhi.n	80017f4 <__ssputs_r+0x84>
 8001782:	898a      	ldrh	r2, [r1, #12]
 8001784:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001788:	d032      	beq.n	80017f0 <__ssputs_r+0x80>
 800178a:	6825      	ldr	r5, [r4, #0]
 800178c:	6909      	ldr	r1, [r1, #16]
 800178e:	3301      	adds	r3, #1
 8001790:	eba5 0901 	sub.w	r9, r5, r1
 8001794:	6965      	ldr	r5, [r4, #20]
 8001796:	444b      	add	r3, r9
 8001798:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800179c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80017a0:	106d      	asrs	r5, r5, #1
 80017a2:	429d      	cmp	r5, r3
 80017a4:	bf38      	it	cc
 80017a6:	461d      	movcc	r5, r3
 80017a8:	0553      	lsls	r3, r2, #21
 80017aa:	d531      	bpl.n	8001810 <__ssputs_r+0xa0>
 80017ac:	4629      	mov	r1, r5
 80017ae:	f000 fb6f 	bl	8001e90 <_malloc_r>
 80017b2:	4606      	mov	r6, r0
 80017b4:	b950      	cbnz	r0, 80017cc <__ssputs_r+0x5c>
 80017b6:	230c      	movs	r3, #12
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295
 80017bc:	f8ca 3000 	str.w	r3, [sl]
 80017c0:	89a3      	ldrh	r3, [r4, #12]
 80017c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017c6:	81a3      	strh	r3, [r4, #12]
 80017c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80017cc:	464a      	mov	r2, r9
 80017ce:	6921      	ldr	r1, [r4, #16]
 80017d0:	f000 face 	bl	8001d70 <memcpy>
 80017d4:	89a3      	ldrh	r3, [r4, #12]
 80017d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80017da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017de:	81a3      	strh	r3, [r4, #12]
 80017e0:	6126      	str	r6, [r4, #16]
 80017e2:	444e      	add	r6, r9
 80017e4:	6026      	str	r6, [r4, #0]
 80017e6:	463e      	mov	r6, r7
 80017e8:	6165      	str	r5, [r4, #20]
 80017ea:	eba5 0509 	sub.w	r5, r5, r9
 80017ee:	60a5      	str	r5, [r4, #8]
 80017f0:	42be      	cmp	r6, r7
 80017f2:	d900      	bls.n	80017f6 <__ssputs_r+0x86>
 80017f4:	463e      	mov	r6, r7
 80017f6:	4632      	mov	r2, r6
 80017f8:	4641      	mov	r1, r8
 80017fa:	6820      	ldr	r0, [r4, #0]
 80017fc:	f000 fac6 	bl	8001d8c <memmove>
 8001800:	68a3      	ldr	r3, [r4, #8]
 8001802:	2000      	movs	r0, #0
 8001804:	1b9b      	subs	r3, r3, r6
 8001806:	60a3      	str	r3, [r4, #8]
 8001808:	6823      	ldr	r3, [r4, #0]
 800180a:	4433      	add	r3, r6
 800180c:	6023      	str	r3, [r4, #0]
 800180e:	e7db      	b.n	80017c8 <__ssputs_r+0x58>
 8001810:	462a      	mov	r2, r5
 8001812:	f000 fbb1 	bl	8001f78 <_realloc_r>
 8001816:	4606      	mov	r6, r0
 8001818:	2800      	cmp	r0, #0
 800181a:	d1e1      	bne.n	80017e0 <__ssputs_r+0x70>
 800181c:	4650      	mov	r0, sl
 800181e:	6921      	ldr	r1, [r4, #16]
 8001820:	f000 face 	bl	8001dc0 <_free_r>
 8001824:	e7c7      	b.n	80017b6 <__ssputs_r+0x46>
	...

08001828 <_svfiprintf_r>:
 8001828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800182c:	4698      	mov	r8, r3
 800182e:	898b      	ldrh	r3, [r1, #12]
 8001830:	4607      	mov	r7, r0
 8001832:	061b      	lsls	r3, r3, #24
 8001834:	460d      	mov	r5, r1
 8001836:	4614      	mov	r4, r2
 8001838:	b09d      	sub	sp, #116	; 0x74
 800183a:	d50e      	bpl.n	800185a <_svfiprintf_r+0x32>
 800183c:	690b      	ldr	r3, [r1, #16]
 800183e:	b963      	cbnz	r3, 800185a <_svfiprintf_r+0x32>
 8001840:	2140      	movs	r1, #64	; 0x40
 8001842:	f000 fb25 	bl	8001e90 <_malloc_r>
 8001846:	6028      	str	r0, [r5, #0]
 8001848:	6128      	str	r0, [r5, #16]
 800184a:	b920      	cbnz	r0, 8001856 <_svfiprintf_r+0x2e>
 800184c:	230c      	movs	r3, #12
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	f04f 30ff 	mov.w	r0, #4294967295
 8001854:	e0d1      	b.n	80019fa <_svfiprintf_r+0x1d2>
 8001856:	2340      	movs	r3, #64	; 0x40
 8001858:	616b      	str	r3, [r5, #20]
 800185a:	2300      	movs	r3, #0
 800185c:	9309      	str	r3, [sp, #36]	; 0x24
 800185e:	2320      	movs	r3, #32
 8001860:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001864:	2330      	movs	r3, #48	; 0x30
 8001866:	f04f 0901 	mov.w	r9, #1
 800186a:	f8cd 800c 	str.w	r8, [sp, #12]
 800186e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001a14 <_svfiprintf_r+0x1ec>
 8001872:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001876:	4623      	mov	r3, r4
 8001878:	469a      	mov	sl, r3
 800187a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800187e:	b10a      	cbz	r2, 8001884 <_svfiprintf_r+0x5c>
 8001880:	2a25      	cmp	r2, #37	; 0x25
 8001882:	d1f9      	bne.n	8001878 <_svfiprintf_r+0x50>
 8001884:	ebba 0b04 	subs.w	fp, sl, r4
 8001888:	d00b      	beq.n	80018a2 <_svfiprintf_r+0x7a>
 800188a:	465b      	mov	r3, fp
 800188c:	4622      	mov	r2, r4
 800188e:	4629      	mov	r1, r5
 8001890:	4638      	mov	r0, r7
 8001892:	f7ff ff6d 	bl	8001770 <__ssputs_r>
 8001896:	3001      	adds	r0, #1
 8001898:	f000 80aa 	beq.w	80019f0 <_svfiprintf_r+0x1c8>
 800189c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800189e:	445a      	add	r2, fp
 80018a0:	9209      	str	r2, [sp, #36]	; 0x24
 80018a2:	f89a 3000 	ldrb.w	r3, [sl]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f000 80a2 	beq.w	80019f0 <_svfiprintf_r+0x1c8>
 80018ac:	2300      	movs	r3, #0
 80018ae:	f04f 32ff 	mov.w	r2, #4294967295
 80018b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80018b6:	f10a 0a01 	add.w	sl, sl, #1
 80018ba:	9304      	str	r3, [sp, #16]
 80018bc:	9307      	str	r3, [sp, #28]
 80018be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80018c2:	931a      	str	r3, [sp, #104]	; 0x68
 80018c4:	4654      	mov	r4, sl
 80018c6:	2205      	movs	r2, #5
 80018c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018cc:	4851      	ldr	r0, [pc, #324]	; (8001a14 <_svfiprintf_r+0x1ec>)
 80018ce:	f000 fa41 	bl	8001d54 <memchr>
 80018d2:	9a04      	ldr	r2, [sp, #16]
 80018d4:	b9d8      	cbnz	r0, 800190e <_svfiprintf_r+0xe6>
 80018d6:	06d0      	lsls	r0, r2, #27
 80018d8:	bf44      	itt	mi
 80018da:	2320      	movmi	r3, #32
 80018dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80018e0:	0711      	lsls	r1, r2, #28
 80018e2:	bf44      	itt	mi
 80018e4:	232b      	movmi	r3, #43	; 0x2b
 80018e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80018ea:	f89a 3000 	ldrb.w	r3, [sl]
 80018ee:	2b2a      	cmp	r3, #42	; 0x2a
 80018f0:	d015      	beq.n	800191e <_svfiprintf_r+0xf6>
 80018f2:	4654      	mov	r4, sl
 80018f4:	2000      	movs	r0, #0
 80018f6:	f04f 0c0a 	mov.w	ip, #10
 80018fa:	9a07      	ldr	r2, [sp, #28]
 80018fc:	4621      	mov	r1, r4
 80018fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001902:	3b30      	subs	r3, #48	; 0x30
 8001904:	2b09      	cmp	r3, #9
 8001906:	d94e      	bls.n	80019a6 <_svfiprintf_r+0x17e>
 8001908:	b1b0      	cbz	r0, 8001938 <_svfiprintf_r+0x110>
 800190a:	9207      	str	r2, [sp, #28]
 800190c:	e014      	b.n	8001938 <_svfiprintf_r+0x110>
 800190e:	eba0 0308 	sub.w	r3, r0, r8
 8001912:	fa09 f303 	lsl.w	r3, r9, r3
 8001916:	4313      	orrs	r3, r2
 8001918:	46a2      	mov	sl, r4
 800191a:	9304      	str	r3, [sp, #16]
 800191c:	e7d2      	b.n	80018c4 <_svfiprintf_r+0x9c>
 800191e:	9b03      	ldr	r3, [sp, #12]
 8001920:	1d19      	adds	r1, r3, #4
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	9103      	str	r1, [sp, #12]
 8001926:	2b00      	cmp	r3, #0
 8001928:	bfbb      	ittet	lt
 800192a:	425b      	neglt	r3, r3
 800192c:	f042 0202 	orrlt.w	r2, r2, #2
 8001930:	9307      	strge	r3, [sp, #28]
 8001932:	9307      	strlt	r3, [sp, #28]
 8001934:	bfb8      	it	lt
 8001936:	9204      	strlt	r2, [sp, #16]
 8001938:	7823      	ldrb	r3, [r4, #0]
 800193a:	2b2e      	cmp	r3, #46	; 0x2e
 800193c:	d10c      	bne.n	8001958 <_svfiprintf_r+0x130>
 800193e:	7863      	ldrb	r3, [r4, #1]
 8001940:	2b2a      	cmp	r3, #42	; 0x2a
 8001942:	d135      	bne.n	80019b0 <_svfiprintf_r+0x188>
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	3402      	adds	r4, #2
 8001948:	1d1a      	adds	r2, r3, #4
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	9203      	str	r2, [sp, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	bfb8      	it	lt
 8001952:	f04f 33ff 	movlt.w	r3, #4294967295
 8001956:	9305      	str	r3, [sp, #20]
 8001958:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8001a18 <_svfiprintf_r+0x1f0>
 800195c:	2203      	movs	r2, #3
 800195e:	4650      	mov	r0, sl
 8001960:	7821      	ldrb	r1, [r4, #0]
 8001962:	f000 f9f7 	bl	8001d54 <memchr>
 8001966:	b140      	cbz	r0, 800197a <_svfiprintf_r+0x152>
 8001968:	2340      	movs	r3, #64	; 0x40
 800196a:	eba0 000a 	sub.w	r0, r0, sl
 800196e:	fa03 f000 	lsl.w	r0, r3, r0
 8001972:	9b04      	ldr	r3, [sp, #16]
 8001974:	3401      	adds	r4, #1
 8001976:	4303      	orrs	r3, r0
 8001978:	9304      	str	r3, [sp, #16]
 800197a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800197e:	2206      	movs	r2, #6
 8001980:	4826      	ldr	r0, [pc, #152]	; (8001a1c <_svfiprintf_r+0x1f4>)
 8001982:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001986:	f000 f9e5 	bl	8001d54 <memchr>
 800198a:	2800      	cmp	r0, #0
 800198c:	d038      	beq.n	8001a00 <_svfiprintf_r+0x1d8>
 800198e:	4b24      	ldr	r3, [pc, #144]	; (8001a20 <_svfiprintf_r+0x1f8>)
 8001990:	bb1b      	cbnz	r3, 80019da <_svfiprintf_r+0x1b2>
 8001992:	9b03      	ldr	r3, [sp, #12]
 8001994:	3307      	adds	r3, #7
 8001996:	f023 0307 	bic.w	r3, r3, #7
 800199a:	3308      	adds	r3, #8
 800199c:	9303      	str	r3, [sp, #12]
 800199e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019a0:	4433      	add	r3, r6
 80019a2:	9309      	str	r3, [sp, #36]	; 0x24
 80019a4:	e767      	b.n	8001876 <_svfiprintf_r+0x4e>
 80019a6:	460c      	mov	r4, r1
 80019a8:	2001      	movs	r0, #1
 80019aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80019ae:	e7a5      	b.n	80018fc <_svfiprintf_r+0xd4>
 80019b0:	2300      	movs	r3, #0
 80019b2:	f04f 0c0a 	mov.w	ip, #10
 80019b6:	4619      	mov	r1, r3
 80019b8:	3401      	adds	r4, #1
 80019ba:	9305      	str	r3, [sp, #20]
 80019bc:	4620      	mov	r0, r4
 80019be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80019c2:	3a30      	subs	r2, #48	; 0x30
 80019c4:	2a09      	cmp	r2, #9
 80019c6:	d903      	bls.n	80019d0 <_svfiprintf_r+0x1a8>
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d0c5      	beq.n	8001958 <_svfiprintf_r+0x130>
 80019cc:	9105      	str	r1, [sp, #20]
 80019ce:	e7c3      	b.n	8001958 <_svfiprintf_r+0x130>
 80019d0:	4604      	mov	r4, r0
 80019d2:	2301      	movs	r3, #1
 80019d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80019d8:	e7f0      	b.n	80019bc <_svfiprintf_r+0x194>
 80019da:	ab03      	add	r3, sp, #12
 80019dc:	9300      	str	r3, [sp, #0]
 80019de:	462a      	mov	r2, r5
 80019e0:	4638      	mov	r0, r7
 80019e2:	4b10      	ldr	r3, [pc, #64]	; (8001a24 <_svfiprintf_r+0x1fc>)
 80019e4:	a904      	add	r1, sp, #16
 80019e6:	f3af 8000 	nop.w
 80019ea:	1c42      	adds	r2, r0, #1
 80019ec:	4606      	mov	r6, r0
 80019ee:	d1d6      	bne.n	800199e <_svfiprintf_r+0x176>
 80019f0:	89ab      	ldrh	r3, [r5, #12]
 80019f2:	065b      	lsls	r3, r3, #25
 80019f4:	f53f af2c 	bmi.w	8001850 <_svfiprintf_r+0x28>
 80019f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80019fa:	b01d      	add	sp, #116	; 0x74
 80019fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a00:	ab03      	add	r3, sp, #12
 8001a02:	9300      	str	r3, [sp, #0]
 8001a04:	462a      	mov	r2, r5
 8001a06:	4638      	mov	r0, r7
 8001a08:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <_svfiprintf_r+0x1fc>)
 8001a0a:	a904      	add	r1, sp, #16
 8001a0c:	f000 f87c 	bl	8001b08 <_printf_i>
 8001a10:	e7eb      	b.n	80019ea <_svfiprintf_r+0x1c2>
 8001a12:	bf00      	nop
 8001a14:	0800206e 	.word	0x0800206e
 8001a18:	08002074 	.word	0x08002074
 8001a1c:	08002078 	.word	0x08002078
 8001a20:	00000000 	.word	0x00000000
 8001a24:	08001771 	.word	0x08001771

08001a28 <_printf_common>:
 8001a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a2c:	4616      	mov	r6, r2
 8001a2e:	4699      	mov	r9, r3
 8001a30:	688a      	ldr	r2, [r1, #8]
 8001a32:	690b      	ldr	r3, [r1, #16]
 8001a34:	4607      	mov	r7, r0
 8001a36:	4293      	cmp	r3, r2
 8001a38:	bfb8      	it	lt
 8001a3a:	4613      	movlt	r3, r2
 8001a3c:	6033      	str	r3, [r6, #0]
 8001a3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001a42:	460c      	mov	r4, r1
 8001a44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001a48:	b10a      	cbz	r2, 8001a4e <_printf_common+0x26>
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	6033      	str	r3, [r6, #0]
 8001a4e:	6823      	ldr	r3, [r4, #0]
 8001a50:	0699      	lsls	r1, r3, #26
 8001a52:	bf42      	ittt	mi
 8001a54:	6833      	ldrmi	r3, [r6, #0]
 8001a56:	3302      	addmi	r3, #2
 8001a58:	6033      	strmi	r3, [r6, #0]
 8001a5a:	6825      	ldr	r5, [r4, #0]
 8001a5c:	f015 0506 	ands.w	r5, r5, #6
 8001a60:	d106      	bne.n	8001a70 <_printf_common+0x48>
 8001a62:	f104 0a19 	add.w	sl, r4, #25
 8001a66:	68e3      	ldr	r3, [r4, #12]
 8001a68:	6832      	ldr	r2, [r6, #0]
 8001a6a:	1a9b      	subs	r3, r3, r2
 8001a6c:	42ab      	cmp	r3, r5
 8001a6e:	dc28      	bgt.n	8001ac2 <_printf_common+0x9a>
 8001a70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001a74:	1e13      	subs	r3, r2, #0
 8001a76:	6822      	ldr	r2, [r4, #0]
 8001a78:	bf18      	it	ne
 8001a7a:	2301      	movne	r3, #1
 8001a7c:	0692      	lsls	r2, r2, #26
 8001a7e:	d42d      	bmi.n	8001adc <_printf_common+0xb4>
 8001a80:	4649      	mov	r1, r9
 8001a82:	4638      	mov	r0, r7
 8001a84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001a88:	47c0      	blx	r8
 8001a8a:	3001      	adds	r0, #1
 8001a8c:	d020      	beq.n	8001ad0 <_printf_common+0xa8>
 8001a8e:	6823      	ldr	r3, [r4, #0]
 8001a90:	68e5      	ldr	r5, [r4, #12]
 8001a92:	f003 0306 	and.w	r3, r3, #6
 8001a96:	2b04      	cmp	r3, #4
 8001a98:	bf18      	it	ne
 8001a9a:	2500      	movne	r5, #0
 8001a9c:	6832      	ldr	r2, [r6, #0]
 8001a9e:	f04f 0600 	mov.w	r6, #0
 8001aa2:	68a3      	ldr	r3, [r4, #8]
 8001aa4:	bf08      	it	eq
 8001aa6:	1aad      	subeq	r5, r5, r2
 8001aa8:	6922      	ldr	r2, [r4, #16]
 8001aaa:	bf08      	it	eq
 8001aac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	bfc4      	itt	gt
 8001ab4:	1a9b      	subgt	r3, r3, r2
 8001ab6:	18ed      	addgt	r5, r5, r3
 8001ab8:	341a      	adds	r4, #26
 8001aba:	42b5      	cmp	r5, r6
 8001abc:	d11a      	bne.n	8001af4 <_printf_common+0xcc>
 8001abe:	2000      	movs	r0, #0
 8001ac0:	e008      	b.n	8001ad4 <_printf_common+0xac>
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	4652      	mov	r2, sl
 8001ac6:	4649      	mov	r1, r9
 8001ac8:	4638      	mov	r0, r7
 8001aca:	47c0      	blx	r8
 8001acc:	3001      	adds	r0, #1
 8001ace:	d103      	bne.n	8001ad8 <_printf_common+0xb0>
 8001ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ad8:	3501      	adds	r5, #1
 8001ada:	e7c4      	b.n	8001a66 <_printf_common+0x3e>
 8001adc:	2030      	movs	r0, #48	; 0x30
 8001ade:	18e1      	adds	r1, r4, r3
 8001ae0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001ae4:	1c5a      	adds	r2, r3, #1
 8001ae6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001aea:	4422      	add	r2, r4
 8001aec:	3302      	adds	r3, #2
 8001aee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001af2:	e7c5      	b.n	8001a80 <_printf_common+0x58>
 8001af4:	2301      	movs	r3, #1
 8001af6:	4622      	mov	r2, r4
 8001af8:	4649      	mov	r1, r9
 8001afa:	4638      	mov	r0, r7
 8001afc:	47c0      	blx	r8
 8001afe:	3001      	adds	r0, #1
 8001b00:	d0e6      	beq.n	8001ad0 <_printf_common+0xa8>
 8001b02:	3601      	adds	r6, #1
 8001b04:	e7d9      	b.n	8001aba <_printf_common+0x92>
	...

08001b08 <_printf_i>:
 8001b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001b0c:	7e0f      	ldrb	r7, [r1, #24]
 8001b0e:	4691      	mov	r9, r2
 8001b10:	2f78      	cmp	r7, #120	; 0x78
 8001b12:	4680      	mov	r8, r0
 8001b14:	460c      	mov	r4, r1
 8001b16:	469a      	mov	sl, r3
 8001b18:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001b1a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001b1e:	d807      	bhi.n	8001b30 <_printf_i+0x28>
 8001b20:	2f62      	cmp	r7, #98	; 0x62
 8001b22:	d80a      	bhi.n	8001b3a <_printf_i+0x32>
 8001b24:	2f00      	cmp	r7, #0
 8001b26:	f000 80d9 	beq.w	8001cdc <_printf_i+0x1d4>
 8001b2a:	2f58      	cmp	r7, #88	; 0x58
 8001b2c:	f000 80a4 	beq.w	8001c78 <_printf_i+0x170>
 8001b30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001b34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001b38:	e03a      	b.n	8001bb0 <_printf_i+0xa8>
 8001b3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001b3e:	2b15      	cmp	r3, #21
 8001b40:	d8f6      	bhi.n	8001b30 <_printf_i+0x28>
 8001b42:	a101      	add	r1, pc, #4	; (adr r1, 8001b48 <_printf_i+0x40>)
 8001b44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001b48:	08001ba1 	.word	0x08001ba1
 8001b4c:	08001bb5 	.word	0x08001bb5
 8001b50:	08001b31 	.word	0x08001b31
 8001b54:	08001b31 	.word	0x08001b31
 8001b58:	08001b31 	.word	0x08001b31
 8001b5c:	08001b31 	.word	0x08001b31
 8001b60:	08001bb5 	.word	0x08001bb5
 8001b64:	08001b31 	.word	0x08001b31
 8001b68:	08001b31 	.word	0x08001b31
 8001b6c:	08001b31 	.word	0x08001b31
 8001b70:	08001b31 	.word	0x08001b31
 8001b74:	08001cc3 	.word	0x08001cc3
 8001b78:	08001be5 	.word	0x08001be5
 8001b7c:	08001ca5 	.word	0x08001ca5
 8001b80:	08001b31 	.word	0x08001b31
 8001b84:	08001b31 	.word	0x08001b31
 8001b88:	08001ce5 	.word	0x08001ce5
 8001b8c:	08001b31 	.word	0x08001b31
 8001b90:	08001be5 	.word	0x08001be5
 8001b94:	08001b31 	.word	0x08001b31
 8001b98:	08001b31 	.word	0x08001b31
 8001b9c:	08001cad 	.word	0x08001cad
 8001ba0:	682b      	ldr	r3, [r5, #0]
 8001ba2:	1d1a      	adds	r2, r3, #4
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	602a      	str	r2, [r5, #0]
 8001ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001bac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e0a4      	b.n	8001cfe <_printf_i+0x1f6>
 8001bb4:	6820      	ldr	r0, [r4, #0]
 8001bb6:	6829      	ldr	r1, [r5, #0]
 8001bb8:	0606      	lsls	r6, r0, #24
 8001bba:	f101 0304 	add.w	r3, r1, #4
 8001bbe:	d50a      	bpl.n	8001bd6 <_printf_i+0xce>
 8001bc0:	680e      	ldr	r6, [r1, #0]
 8001bc2:	602b      	str	r3, [r5, #0]
 8001bc4:	2e00      	cmp	r6, #0
 8001bc6:	da03      	bge.n	8001bd0 <_printf_i+0xc8>
 8001bc8:	232d      	movs	r3, #45	; 0x2d
 8001bca:	4276      	negs	r6, r6
 8001bcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001bd0:	230a      	movs	r3, #10
 8001bd2:	485e      	ldr	r0, [pc, #376]	; (8001d4c <_printf_i+0x244>)
 8001bd4:	e019      	b.n	8001c0a <_printf_i+0x102>
 8001bd6:	680e      	ldr	r6, [r1, #0]
 8001bd8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001bdc:	602b      	str	r3, [r5, #0]
 8001bde:	bf18      	it	ne
 8001be0:	b236      	sxthne	r6, r6
 8001be2:	e7ef      	b.n	8001bc4 <_printf_i+0xbc>
 8001be4:	682b      	ldr	r3, [r5, #0]
 8001be6:	6820      	ldr	r0, [r4, #0]
 8001be8:	1d19      	adds	r1, r3, #4
 8001bea:	6029      	str	r1, [r5, #0]
 8001bec:	0601      	lsls	r1, r0, #24
 8001bee:	d501      	bpl.n	8001bf4 <_printf_i+0xec>
 8001bf0:	681e      	ldr	r6, [r3, #0]
 8001bf2:	e002      	b.n	8001bfa <_printf_i+0xf2>
 8001bf4:	0646      	lsls	r6, r0, #25
 8001bf6:	d5fb      	bpl.n	8001bf0 <_printf_i+0xe8>
 8001bf8:	881e      	ldrh	r6, [r3, #0]
 8001bfa:	2f6f      	cmp	r7, #111	; 0x6f
 8001bfc:	bf0c      	ite	eq
 8001bfe:	2308      	moveq	r3, #8
 8001c00:	230a      	movne	r3, #10
 8001c02:	4852      	ldr	r0, [pc, #328]	; (8001d4c <_printf_i+0x244>)
 8001c04:	2100      	movs	r1, #0
 8001c06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001c0a:	6865      	ldr	r5, [r4, #4]
 8001c0c:	2d00      	cmp	r5, #0
 8001c0e:	bfa8      	it	ge
 8001c10:	6821      	ldrge	r1, [r4, #0]
 8001c12:	60a5      	str	r5, [r4, #8]
 8001c14:	bfa4      	itt	ge
 8001c16:	f021 0104 	bicge.w	r1, r1, #4
 8001c1a:	6021      	strge	r1, [r4, #0]
 8001c1c:	b90e      	cbnz	r6, 8001c22 <_printf_i+0x11a>
 8001c1e:	2d00      	cmp	r5, #0
 8001c20:	d04d      	beq.n	8001cbe <_printf_i+0x1b6>
 8001c22:	4615      	mov	r5, r2
 8001c24:	fbb6 f1f3 	udiv	r1, r6, r3
 8001c28:	fb03 6711 	mls	r7, r3, r1, r6
 8001c2c:	5dc7      	ldrb	r7, [r0, r7]
 8001c2e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001c32:	4637      	mov	r7, r6
 8001c34:	42bb      	cmp	r3, r7
 8001c36:	460e      	mov	r6, r1
 8001c38:	d9f4      	bls.n	8001c24 <_printf_i+0x11c>
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d10b      	bne.n	8001c56 <_printf_i+0x14e>
 8001c3e:	6823      	ldr	r3, [r4, #0]
 8001c40:	07de      	lsls	r6, r3, #31
 8001c42:	d508      	bpl.n	8001c56 <_printf_i+0x14e>
 8001c44:	6923      	ldr	r3, [r4, #16]
 8001c46:	6861      	ldr	r1, [r4, #4]
 8001c48:	4299      	cmp	r1, r3
 8001c4a:	bfde      	ittt	le
 8001c4c:	2330      	movle	r3, #48	; 0x30
 8001c4e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001c52:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001c56:	1b52      	subs	r2, r2, r5
 8001c58:	6122      	str	r2, [r4, #16]
 8001c5a:	464b      	mov	r3, r9
 8001c5c:	4621      	mov	r1, r4
 8001c5e:	4640      	mov	r0, r8
 8001c60:	f8cd a000 	str.w	sl, [sp]
 8001c64:	aa03      	add	r2, sp, #12
 8001c66:	f7ff fedf 	bl	8001a28 <_printf_common>
 8001c6a:	3001      	adds	r0, #1
 8001c6c:	d14c      	bne.n	8001d08 <_printf_i+0x200>
 8001c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8001c72:	b004      	add	sp, #16
 8001c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c78:	4834      	ldr	r0, [pc, #208]	; (8001d4c <_printf_i+0x244>)
 8001c7a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001c7e:	6829      	ldr	r1, [r5, #0]
 8001c80:	6823      	ldr	r3, [r4, #0]
 8001c82:	f851 6b04 	ldr.w	r6, [r1], #4
 8001c86:	6029      	str	r1, [r5, #0]
 8001c88:	061d      	lsls	r5, r3, #24
 8001c8a:	d514      	bpl.n	8001cb6 <_printf_i+0x1ae>
 8001c8c:	07df      	lsls	r7, r3, #31
 8001c8e:	bf44      	itt	mi
 8001c90:	f043 0320 	orrmi.w	r3, r3, #32
 8001c94:	6023      	strmi	r3, [r4, #0]
 8001c96:	b91e      	cbnz	r6, 8001ca0 <_printf_i+0x198>
 8001c98:	6823      	ldr	r3, [r4, #0]
 8001c9a:	f023 0320 	bic.w	r3, r3, #32
 8001c9e:	6023      	str	r3, [r4, #0]
 8001ca0:	2310      	movs	r3, #16
 8001ca2:	e7af      	b.n	8001c04 <_printf_i+0xfc>
 8001ca4:	6823      	ldr	r3, [r4, #0]
 8001ca6:	f043 0320 	orr.w	r3, r3, #32
 8001caa:	6023      	str	r3, [r4, #0]
 8001cac:	2378      	movs	r3, #120	; 0x78
 8001cae:	4828      	ldr	r0, [pc, #160]	; (8001d50 <_printf_i+0x248>)
 8001cb0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001cb4:	e7e3      	b.n	8001c7e <_printf_i+0x176>
 8001cb6:	0659      	lsls	r1, r3, #25
 8001cb8:	bf48      	it	mi
 8001cba:	b2b6      	uxthmi	r6, r6
 8001cbc:	e7e6      	b.n	8001c8c <_printf_i+0x184>
 8001cbe:	4615      	mov	r5, r2
 8001cc0:	e7bb      	b.n	8001c3a <_printf_i+0x132>
 8001cc2:	682b      	ldr	r3, [r5, #0]
 8001cc4:	6826      	ldr	r6, [r4, #0]
 8001cc6:	1d18      	adds	r0, r3, #4
 8001cc8:	6961      	ldr	r1, [r4, #20]
 8001cca:	6028      	str	r0, [r5, #0]
 8001ccc:	0635      	lsls	r5, r6, #24
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	d501      	bpl.n	8001cd6 <_printf_i+0x1ce>
 8001cd2:	6019      	str	r1, [r3, #0]
 8001cd4:	e002      	b.n	8001cdc <_printf_i+0x1d4>
 8001cd6:	0670      	lsls	r0, r6, #25
 8001cd8:	d5fb      	bpl.n	8001cd2 <_printf_i+0x1ca>
 8001cda:	8019      	strh	r1, [r3, #0]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	4615      	mov	r5, r2
 8001ce0:	6123      	str	r3, [r4, #16]
 8001ce2:	e7ba      	b.n	8001c5a <_printf_i+0x152>
 8001ce4:	682b      	ldr	r3, [r5, #0]
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	1d1a      	adds	r2, r3, #4
 8001cea:	602a      	str	r2, [r5, #0]
 8001cec:	681d      	ldr	r5, [r3, #0]
 8001cee:	6862      	ldr	r2, [r4, #4]
 8001cf0:	4628      	mov	r0, r5
 8001cf2:	f000 f82f 	bl	8001d54 <memchr>
 8001cf6:	b108      	cbz	r0, 8001cfc <_printf_i+0x1f4>
 8001cf8:	1b40      	subs	r0, r0, r5
 8001cfa:	6060      	str	r0, [r4, #4]
 8001cfc:	6863      	ldr	r3, [r4, #4]
 8001cfe:	6123      	str	r3, [r4, #16]
 8001d00:	2300      	movs	r3, #0
 8001d02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d06:	e7a8      	b.n	8001c5a <_printf_i+0x152>
 8001d08:	462a      	mov	r2, r5
 8001d0a:	4649      	mov	r1, r9
 8001d0c:	4640      	mov	r0, r8
 8001d0e:	6923      	ldr	r3, [r4, #16]
 8001d10:	47d0      	blx	sl
 8001d12:	3001      	adds	r0, #1
 8001d14:	d0ab      	beq.n	8001c6e <_printf_i+0x166>
 8001d16:	6823      	ldr	r3, [r4, #0]
 8001d18:	079b      	lsls	r3, r3, #30
 8001d1a:	d413      	bmi.n	8001d44 <_printf_i+0x23c>
 8001d1c:	68e0      	ldr	r0, [r4, #12]
 8001d1e:	9b03      	ldr	r3, [sp, #12]
 8001d20:	4298      	cmp	r0, r3
 8001d22:	bfb8      	it	lt
 8001d24:	4618      	movlt	r0, r3
 8001d26:	e7a4      	b.n	8001c72 <_printf_i+0x16a>
 8001d28:	2301      	movs	r3, #1
 8001d2a:	4632      	mov	r2, r6
 8001d2c:	4649      	mov	r1, r9
 8001d2e:	4640      	mov	r0, r8
 8001d30:	47d0      	blx	sl
 8001d32:	3001      	adds	r0, #1
 8001d34:	d09b      	beq.n	8001c6e <_printf_i+0x166>
 8001d36:	3501      	adds	r5, #1
 8001d38:	68e3      	ldr	r3, [r4, #12]
 8001d3a:	9903      	ldr	r1, [sp, #12]
 8001d3c:	1a5b      	subs	r3, r3, r1
 8001d3e:	42ab      	cmp	r3, r5
 8001d40:	dcf2      	bgt.n	8001d28 <_printf_i+0x220>
 8001d42:	e7eb      	b.n	8001d1c <_printf_i+0x214>
 8001d44:	2500      	movs	r5, #0
 8001d46:	f104 0619 	add.w	r6, r4, #25
 8001d4a:	e7f5      	b.n	8001d38 <_printf_i+0x230>
 8001d4c:	0800207f 	.word	0x0800207f
 8001d50:	08002090 	.word	0x08002090

08001d54 <memchr>:
 8001d54:	4603      	mov	r3, r0
 8001d56:	b510      	push	{r4, lr}
 8001d58:	b2c9      	uxtb	r1, r1
 8001d5a:	4402      	add	r2, r0
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	4618      	mov	r0, r3
 8001d60:	d101      	bne.n	8001d66 <memchr+0x12>
 8001d62:	2000      	movs	r0, #0
 8001d64:	e003      	b.n	8001d6e <memchr+0x1a>
 8001d66:	7804      	ldrb	r4, [r0, #0]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	428c      	cmp	r4, r1
 8001d6c:	d1f6      	bne.n	8001d5c <memchr+0x8>
 8001d6e:	bd10      	pop	{r4, pc}

08001d70 <memcpy>:
 8001d70:	440a      	add	r2, r1
 8001d72:	4291      	cmp	r1, r2
 8001d74:	f100 33ff 	add.w	r3, r0, #4294967295
 8001d78:	d100      	bne.n	8001d7c <memcpy+0xc>
 8001d7a:	4770      	bx	lr
 8001d7c:	b510      	push	{r4, lr}
 8001d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001d82:	4291      	cmp	r1, r2
 8001d84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001d88:	d1f9      	bne.n	8001d7e <memcpy+0xe>
 8001d8a:	bd10      	pop	{r4, pc}

08001d8c <memmove>:
 8001d8c:	4288      	cmp	r0, r1
 8001d8e:	b510      	push	{r4, lr}
 8001d90:	eb01 0402 	add.w	r4, r1, r2
 8001d94:	d902      	bls.n	8001d9c <memmove+0x10>
 8001d96:	4284      	cmp	r4, r0
 8001d98:	4623      	mov	r3, r4
 8001d9a:	d807      	bhi.n	8001dac <memmove+0x20>
 8001d9c:	1e43      	subs	r3, r0, #1
 8001d9e:	42a1      	cmp	r1, r4
 8001da0:	d008      	beq.n	8001db4 <memmove+0x28>
 8001da2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001da6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001daa:	e7f8      	b.n	8001d9e <memmove+0x12>
 8001dac:	4601      	mov	r1, r0
 8001dae:	4402      	add	r2, r0
 8001db0:	428a      	cmp	r2, r1
 8001db2:	d100      	bne.n	8001db6 <memmove+0x2a>
 8001db4:	bd10      	pop	{r4, pc}
 8001db6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001dba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001dbe:	e7f7      	b.n	8001db0 <memmove+0x24>

08001dc0 <_free_r>:
 8001dc0:	b538      	push	{r3, r4, r5, lr}
 8001dc2:	4605      	mov	r5, r0
 8001dc4:	2900      	cmp	r1, #0
 8001dc6:	d040      	beq.n	8001e4a <_free_r+0x8a>
 8001dc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001dcc:	1f0c      	subs	r4, r1, #4
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	bfb8      	it	lt
 8001dd2:	18e4      	addlt	r4, r4, r3
 8001dd4:	f000 f910 	bl	8001ff8 <__malloc_lock>
 8001dd8:	4a1c      	ldr	r2, [pc, #112]	; (8001e4c <_free_r+0x8c>)
 8001dda:	6813      	ldr	r3, [r2, #0]
 8001ddc:	b933      	cbnz	r3, 8001dec <_free_r+0x2c>
 8001dde:	6063      	str	r3, [r4, #4]
 8001de0:	6014      	str	r4, [r2, #0]
 8001de2:	4628      	mov	r0, r5
 8001de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001de8:	f000 b90c 	b.w	8002004 <__malloc_unlock>
 8001dec:	42a3      	cmp	r3, r4
 8001dee:	d908      	bls.n	8001e02 <_free_r+0x42>
 8001df0:	6820      	ldr	r0, [r4, #0]
 8001df2:	1821      	adds	r1, r4, r0
 8001df4:	428b      	cmp	r3, r1
 8001df6:	bf01      	itttt	eq
 8001df8:	6819      	ldreq	r1, [r3, #0]
 8001dfa:	685b      	ldreq	r3, [r3, #4]
 8001dfc:	1809      	addeq	r1, r1, r0
 8001dfe:	6021      	streq	r1, [r4, #0]
 8001e00:	e7ed      	b.n	8001dde <_free_r+0x1e>
 8001e02:	461a      	mov	r2, r3
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	b10b      	cbz	r3, 8001e0c <_free_r+0x4c>
 8001e08:	42a3      	cmp	r3, r4
 8001e0a:	d9fa      	bls.n	8001e02 <_free_r+0x42>
 8001e0c:	6811      	ldr	r1, [r2, #0]
 8001e0e:	1850      	adds	r0, r2, r1
 8001e10:	42a0      	cmp	r0, r4
 8001e12:	d10b      	bne.n	8001e2c <_free_r+0x6c>
 8001e14:	6820      	ldr	r0, [r4, #0]
 8001e16:	4401      	add	r1, r0
 8001e18:	1850      	adds	r0, r2, r1
 8001e1a:	4283      	cmp	r3, r0
 8001e1c:	6011      	str	r1, [r2, #0]
 8001e1e:	d1e0      	bne.n	8001de2 <_free_r+0x22>
 8001e20:	6818      	ldr	r0, [r3, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	4401      	add	r1, r0
 8001e26:	6011      	str	r1, [r2, #0]
 8001e28:	6053      	str	r3, [r2, #4]
 8001e2a:	e7da      	b.n	8001de2 <_free_r+0x22>
 8001e2c:	d902      	bls.n	8001e34 <_free_r+0x74>
 8001e2e:	230c      	movs	r3, #12
 8001e30:	602b      	str	r3, [r5, #0]
 8001e32:	e7d6      	b.n	8001de2 <_free_r+0x22>
 8001e34:	6820      	ldr	r0, [r4, #0]
 8001e36:	1821      	adds	r1, r4, r0
 8001e38:	428b      	cmp	r3, r1
 8001e3a:	bf01      	itttt	eq
 8001e3c:	6819      	ldreq	r1, [r3, #0]
 8001e3e:	685b      	ldreq	r3, [r3, #4]
 8001e40:	1809      	addeq	r1, r1, r0
 8001e42:	6021      	streq	r1, [r4, #0]
 8001e44:	6063      	str	r3, [r4, #4]
 8001e46:	6054      	str	r4, [r2, #4]
 8001e48:	e7cb      	b.n	8001de2 <_free_r+0x22>
 8001e4a:	bd38      	pop	{r3, r4, r5, pc}
 8001e4c:	200000b8 	.word	0x200000b8

08001e50 <sbrk_aligned>:
 8001e50:	b570      	push	{r4, r5, r6, lr}
 8001e52:	4e0e      	ldr	r6, [pc, #56]	; (8001e8c <sbrk_aligned+0x3c>)
 8001e54:	460c      	mov	r4, r1
 8001e56:	6831      	ldr	r1, [r6, #0]
 8001e58:	4605      	mov	r5, r0
 8001e5a:	b911      	cbnz	r1, 8001e62 <sbrk_aligned+0x12>
 8001e5c:	f000 f8bc 	bl	8001fd8 <_sbrk_r>
 8001e60:	6030      	str	r0, [r6, #0]
 8001e62:	4621      	mov	r1, r4
 8001e64:	4628      	mov	r0, r5
 8001e66:	f000 f8b7 	bl	8001fd8 <_sbrk_r>
 8001e6a:	1c43      	adds	r3, r0, #1
 8001e6c:	d00a      	beq.n	8001e84 <sbrk_aligned+0x34>
 8001e6e:	1cc4      	adds	r4, r0, #3
 8001e70:	f024 0403 	bic.w	r4, r4, #3
 8001e74:	42a0      	cmp	r0, r4
 8001e76:	d007      	beq.n	8001e88 <sbrk_aligned+0x38>
 8001e78:	1a21      	subs	r1, r4, r0
 8001e7a:	4628      	mov	r0, r5
 8001e7c:	f000 f8ac 	bl	8001fd8 <_sbrk_r>
 8001e80:	3001      	adds	r0, #1
 8001e82:	d101      	bne.n	8001e88 <sbrk_aligned+0x38>
 8001e84:	f04f 34ff 	mov.w	r4, #4294967295
 8001e88:	4620      	mov	r0, r4
 8001e8a:	bd70      	pop	{r4, r5, r6, pc}
 8001e8c:	200000bc 	.word	0x200000bc

08001e90 <_malloc_r>:
 8001e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e94:	1ccd      	adds	r5, r1, #3
 8001e96:	f025 0503 	bic.w	r5, r5, #3
 8001e9a:	3508      	adds	r5, #8
 8001e9c:	2d0c      	cmp	r5, #12
 8001e9e:	bf38      	it	cc
 8001ea0:	250c      	movcc	r5, #12
 8001ea2:	2d00      	cmp	r5, #0
 8001ea4:	4607      	mov	r7, r0
 8001ea6:	db01      	blt.n	8001eac <_malloc_r+0x1c>
 8001ea8:	42a9      	cmp	r1, r5
 8001eaa:	d905      	bls.n	8001eb8 <_malloc_r+0x28>
 8001eac:	230c      	movs	r3, #12
 8001eae:	2600      	movs	r6, #0
 8001eb0:	603b      	str	r3, [r7, #0]
 8001eb2:	4630      	mov	r0, r6
 8001eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001eb8:	4e2e      	ldr	r6, [pc, #184]	; (8001f74 <_malloc_r+0xe4>)
 8001eba:	f000 f89d 	bl	8001ff8 <__malloc_lock>
 8001ebe:	6833      	ldr	r3, [r6, #0]
 8001ec0:	461c      	mov	r4, r3
 8001ec2:	bb34      	cbnz	r4, 8001f12 <_malloc_r+0x82>
 8001ec4:	4629      	mov	r1, r5
 8001ec6:	4638      	mov	r0, r7
 8001ec8:	f7ff ffc2 	bl	8001e50 <sbrk_aligned>
 8001ecc:	1c43      	adds	r3, r0, #1
 8001ece:	4604      	mov	r4, r0
 8001ed0:	d14d      	bne.n	8001f6e <_malloc_r+0xde>
 8001ed2:	6834      	ldr	r4, [r6, #0]
 8001ed4:	4626      	mov	r6, r4
 8001ed6:	2e00      	cmp	r6, #0
 8001ed8:	d140      	bne.n	8001f5c <_malloc_r+0xcc>
 8001eda:	6823      	ldr	r3, [r4, #0]
 8001edc:	4631      	mov	r1, r6
 8001ede:	4638      	mov	r0, r7
 8001ee0:	eb04 0803 	add.w	r8, r4, r3
 8001ee4:	f000 f878 	bl	8001fd8 <_sbrk_r>
 8001ee8:	4580      	cmp	r8, r0
 8001eea:	d13a      	bne.n	8001f62 <_malloc_r+0xd2>
 8001eec:	6821      	ldr	r1, [r4, #0]
 8001eee:	3503      	adds	r5, #3
 8001ef0:	1a6d      	subs	r5, r5, r1
 8001ef2:	f025 0503 	bic.w	r5, r5, #3
 8001ef6:	3508      	adds	r5, #8
 8001ef8:	2d0c      	cmp	r5, #12
 8001efa:	bf38      	it	cc
 8001efc:	250c      	movcc	r5, #12
 8001efe:	4638      	mov	r0, r7
 8001f00:	4629      	mov	r1, r5
 8001f02:	f7ff ffa5 	bl	8001e50 <sbrk_aligned>
 8001f06:	3001      	adds	r0, #1
 8001f08:	d02b      	beq.n	8001f62 <_malloc_r+0xd2>
 8001f0a:	6823      	ldr	r3, [r4, #0]
 8001f0c:	442b      	add	r3, r5
 8001f0e:	6023      	str	r3, [r4, #0]
 8001f10:	e00e      	b.n	8001f30 <_malloc_r+0xa0>
 8001f12:	6822      	ldr	r2, [r4, #0]
 8001f14:	1b52      	subs	r2, r2, r5
 8001f16:	d41e      	bmi.n	8001f56 <_malloc_r+0xc6>
 8001f18:	2a0b      	cmp	r2, #11
 8001f1a:	d916      	bls.n	8001f4a <_malloc_r+0xba>
 8001f1c:	1961      	adds	r1, r4, r5
 8001f1e:	42a3      	cmp	r3, r4
 8001f20:	6025      	str	r5, [r4, #0]
 8001f22:	bf18      	it	ne
 8001f24:	6059      	strne	r1, [r3, #4]
 8001f26:	6863      	ldr	r3, [r4, #4]
 8001f28:	bf08      	it	eq
 8001f2a:	6031      	streq	r1, [r6, #0]
 8001f2c:	5162      	str	r2, [r4, r5]
 8001f2e:	604b      	str	r3, [r1, #4]
 8001f30:	4638      	mov	r0, r7
 8001f32:	f104 060b 	add.w	r6, r4, #11
 8001f36:	f000 f865 	bl	8002004 <__malloc_unlock>
 8001f3a:	f026 0607 	bic.w	r6, r6, #7
 8001f3e:	1d23      	adds	r3, r4, #4
 8001f40:	1af2      	subs	r2, r6, r3
 8001f42:	d0b6      	beq.n	8001eb2 <_malloc_r+0x22>
 8001f44:	1b9b      	subs	r3, r3, r6
 8001f46:	50a3      	str	r3, [r4, r2]
 8001f48:	e7b3      	b.n	8001eb2 <_malloc_r+0x22>
 8001f4a:	6862      	ldr	r2, [r4, #4]
 8001f4c:	42a3      	cmp	r3, r4
 8001f4e:	bf0c      	ite	eq
 8001f50:	6032      	streq	r2, [r6, #0]
 8001f52:	605a      	strne	r2, [r3, #4]
 8001f54:	e7ec      	b.n	8001f30 <_malloc_r+0xa0>
 8001f56:	4623      	mov	r3, r4
 8001f58:	6864      	ldr	r4, [r4, #4]
 8001f5a:	e7b2      	b.n	8001ec2 <_malloc_r+0x32>
 8001f5c:	4634      	mov	r4, r6
 8001f5e:	6876      	ldr	r6, [r6, #4]
 8001f60:	e7b9      	b.n	8001ed6 <_malloc_r+0x46>
 8001f62:	230c      	movs	r3, #12
 8001f64:	4638      	mov	r0, r7
 8001f66:	603b      	str	r3, [r7, #0]
 8001f68:	f000 f84c 	bl	8002004 <__malloc_unlock>
 8001f6c:	e7a1      	b.n	8001eb2 <_malloc_r+0x22>
 8001f6e:	6025      	str	r5, [r4, #0]
 8001f70:	e7de      	b.n	8001f30 <_malloc_r+0xa0>
 8001f72:	bf00      	nop
 8001f74:	200000b8 	.word	0x200000b8

08001f78 <_realloc_r>:
 8001f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f7c:	4680      	mov	r8, r0
 8001f7e:	4614      	mov	r4, r2
 8001f80:	460e      	mov	r6, r1
 8001f82:	b921      	cbnz	r1, 8001f8e <_realloc_r+0x16>
 8001f84:	4611      	mov	r1, r2
 8001f86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f8a:	f7ff bf81 	b.w	8001e90 <_malloc_r>
 8001f8e:	b92a      	cbnz	r2, 8001f9c <_realloc_r+0x24>
 8001f90:	f7ff ff16 	bl	8001dc0 <_free_r>
 8001f94:	4625      	mov	r5, r4
 8001f96:	4628      	mov	r0, r5
 8001f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f9c:	f000 f838 	bl	8002010 <_malloc_usable_size_r>
 8001fa0:	4284      	cmp	r4, r0
 8001fa2:	4607      	mov	r7, r0
 8001fa4:	d802      	bhi.n	8001fac <_realloc_r+0x34>
 8001fa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001faa:	d812      	bhi.n	8001fd2 <_realloc_r+0x5a>
 8001fac:	4621      	mov	r1, r4
 8001fae:	4640      	mov	r0, r8
 8001fb0:	f7ff ff6e 	bl	8001e90 <_malloc_r>
 8001fb4:	4605      	mov	r5, r0
 8001fb6:	2800      	cmp	r0, #0
 8001fb8:	d0ed      	beq.n	8001f96 <_realloc_r+0x1e>
 8001fba:	42bc      	cmp	r4, r7
 8001fbc:	4622      	mov	r2, r4
 8001fbe:	4631      	mov	r1, r6
 8001fc0:	bf28      	it	cs
 8001fc2:	463a      	movcs	r2, r7
 8001fc4:	f7ff fed4 	bl	8001d70 <memcpy>
 8001fc8:	4631      	mov	r1, r6
 8001fca:	4640      	mov	r0, r8
 8001fcc:	f7ff fef8 	bl	8001dc0 <_free_r>
 8001fd0:	e7e1      	b.n	8001f96 <_realloc_r+0x1e>
 8001fd2:	4635      	mov	r5, r6
 8001fd4:	e7df      	b.n	8001f96 <_realloc_r+0x1e>
	...

08001fd8 <_sbrk_r>:
 8001fd8:	b538      	push	{r3, r4, r5, lr}
 8001fda:	2300      	movs	r3, #0
 8001fdc:	4d05      	ldr	r5, [pc, #20]	; (8001ff4 <_sbrk_r+0x1c>)
 8001fde:	4604      	mov	r4, r0
 8001fe0:	4608      	mov	r0, r1
 8001fe2:	602b      	str	r3, [r5, #0]
 8001fe4:	f7fe f9e0 	bl	80003a8 <_sbrk>
 8001fe8:	1c43      	adds	r3, r0, #1
 8001fea:	d102      	bne.n	8001ff2 <_sbrk_r+0x1a>
 8001fec:	682b      	ldr	r3, [r5, #0]
 8001fee:	b103      	cbz	r3, 8001ff2 <_sbrk_r+0x1a>
 8001ff0:	6023      	str	r3, [r4, #0]
 8001ff2:	bd38      	pop	{r3, r4, r5, pc}
 8001ff4:	200000c0 	.word	0x200000c0

08001ff8 <__malloc_lock>:
 8001ff8:	4801      	ldr	r0, [pc, #4]	; (8002000 <__malloc_lock+0x8>)
 8001ffa:	f000 b811 	b.w	8002020 <__retarget_lock_acquire_recursive>
 8001ffe:	bf00      	nop
 8002000:	200000c4 	.word	0x200000c4

08002004 <__malloc_unlock>:
 8002004:	4801      	ldr	r0, [pc, #4]	; (800200c <__malloc_unlock+0x8>)
 8002006:	f000 b80c 	b.w	8002022 <__retarget_lock_release_recursive>
 800200a:	bf00      	nop
 800200c:	200000c4 	.word	0x200000c4

08002010 <_malloc_usable_size_r>:
 8002010:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002014:	1f18      	subs	r0, r3, #4
 8002016:	2b00      	cmp	r3, #0
 8002018:	bfbc      	itt	lt
 800201a:	580b      	ldrlt	r3, [r1, r0]
 800201c:	18c0      	addlt	r0, r0, r3
 800201e:	4770      	bx	lr

08002020 <__retarget_lock_acquire_recursive>:
 8002020:	4770      	bx	lr

08002022 <__retarget_lock_release_recursive>:
 8002022:	4770      	bx	lr

08002024 <_init>:
 8002024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002026:	bf00      	nop
 8002028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800202a:	bc08      	pop	{r3}
 800202c:	469e      	mov	lr, r3
 800202e:	4770      	bx	lr

08002030 <_fini>:
 8002030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002032:	bf00      	nop
 8002034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002036:	bc08      	pop	{r3}
 8002038:	469e      	mov	lr, r3
 800203a:	4770      	bx	lr
