Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Sep 25 12:18:57 2023
| Host         : 15ach6 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/SERIAL_CLOCK_0/inst/clk_1_16_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.396        0.000                      0                  312        0.099        0.000                      0                  312        2.000        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_fpga_0                            {0.000 10.000}       20.000          50.000          
sys_clock                             {0.000 4.000}        8.000           125.000         
  clk_out_10MHz_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                 17.396        0.000                      0                   20        0.268        0.000                      0                   20        9.500        0.000                       0                    21  
sys_clock                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out_10MHz_design_1_clk_wiz_0_0       91.778        0.000                      0                  292        0.099        0.000                      0                  292       48.750        0.000                       0                   127  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                        12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.396ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.898 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.898    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.012 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.012    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.346 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.346    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_6
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.537    22.716    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/C
                         clock pessimism              0.266    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X80Y82         FDRE (Setup_fdre_C_D)        0.062    22.742    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                 17.396    

Slack (MET) :             17.417ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.898 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.898    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.012 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.012    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.325 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.325    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_4
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.537    22.716    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/C
                         clock pessimism              0.266    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X80Y82         FDRE (Setup_fdre_C_D)        0.062    22.742    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 17.417    

Slack (MET) :             17.491ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.898 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.898    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.012 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.012    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.251 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.251    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_5
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.537    22.716    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
                         clock pessimism              0.266    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X80Y82         FDRE (Setup_fdre_C_D)        0.062    22.742    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                 17.491    

Slack (MET) :             17.507ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.898 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.898    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.012 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.012    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.235 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_7
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.537    22.716    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]/C
                         clock pessimism              0.266    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X80Y82         FDRE (Setup_fdre_C_D)        0.062    22.742    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 17.507    

Slack (MET) :             17.508ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.898 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.898    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.232 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.232    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_6
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.535    22.714    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
                         clock pessimism              0.266    22.980    
                         clock uncertainty           -0.302    22.678    
    SLICE_X80Y81         FDRE (Setup_fdre_C_D)        0.062    22.740    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 17.508    

Slack (MET) :             17.529ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.898 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.898    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.211 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.211    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_4
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.535    22.714    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/C
                         clock pessimism              0.266    22.980    
                         clock uncertainty           -0.302    22.678    
    SLICE_X80Y81         FDRE (Setup_fdre_C_D)        0.062    22.740    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 17.529    

Slack (MET) :             17.603ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.898 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.898    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.137 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.137    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_5
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.535    22.714    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
                         clock pessimism              0.266    22.980    
                         clock uncertainty           -0.302    22.678    
    SLICE_X80Y81         FDRE (Setup_fdre_C_D)        0.062    22.740    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                 17.603    

Slack (MET) :             17.619ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.898 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.898    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.121 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.121    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_7
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.535    22.714    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
                         clock pessimism              0.266    22.980    
                         clock uncertainty           -0.302    22.678    
    SLICE_X80Y81         FDRE (Setup_fdre_C_D)        0.062    22.740    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 17.619    

Slack (MET) :             17.621ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 22.713 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.118 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.118    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_6
    SLICE_X80Y80         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.534    22.713    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y80         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[9]/C
                         clock pessimism              0.266    22.979    
                         clock uncertainty           -0.302    22.677    
    SLICE_X80Y80         FDRE (Setup_fdre_C_D)        0.062    22.739    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         22.739    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 17.621    

Slack (MET) :             17.642ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 22.713 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.707     3.001    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.996    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.670 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.784 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.784    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.097 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.097    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_4
    SLICE_X80Y80         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.534    22.713    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y80         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
                         clock pessimism              0.266    22.979    
                         clock uncertainty           -0.302    22.677    
    SLICE_X80Y80         FDRE (Setup_fdre_C_D)        0.062    22.739    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]
  -------------------------------------------------------------------
                         required time                         22.739    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                 17.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.577     0.913    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/Q
                         net (fo=1, routed)           0.121     1.175    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[18]
    SLICE_X80Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.286 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.286    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_5
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.844     1.210    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
                         clock pessimism             -0.297     0.913    
    SLICE_X80Y82         FDRE (Hold_fdre_C_D)         0.105     1.018    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.574     0.910    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y79         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/Q
                         net (fo=1, routed)           0.121     1.172    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[6]
    SLICE_X80Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.283 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.283    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_5
    SLICE_X80Y79         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.841     1.207    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y79         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
                         clock pessimism             -0.297     0.910    
    SLICE_X80Y79         FDRE (Hold_fdre_C_D)         0.105     1.015    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.576     0.912    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/Q
                         net (fo=1, routed)           0.121     1.174    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[14]
    SLICE_X80Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.285 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.285    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_5
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.843     1.209    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
                         clock pessimism             -0.297     0.912    
    SLICE_X80Y81         FDRE (Hold_fdre_C_D)         0.105     1.017    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.577     0.913    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/Q
                         net (fo=1, routed)           0.121     1.175    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[18]
    SLICE_X80Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.319 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.319    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_4
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.844     1.210    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/C
                         clock pessimism             -0.297     0.913    
    SLICE_X80Y82         FDRE (Hold_fdre_C_D)         0.105     1.018    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.574     0.910    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y79         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/Q
                         net (fo=1, routed)           0.121     1.172    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[6]
    SLICE_X80Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.316 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.316    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_4
    SLICE_X80Y79         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.841     1.207    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y79         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[7]/C
                         clock pessimism             -0.297     0.910    
    SLICE_X80Y79         FDRE (Hold_fdre_C_D)         0.105     1.015    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.576     0.912    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/Q
                         net (fo=1, routed)           0.121     1.174    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[14]
    SLICE_X80Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.318 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.318    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_4
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.843     1.209    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y81         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/C
                         clock pessimism             -0.297     0.912    
    SLICE_X80Y81         FDRE (Hold_fdre_C_D)         0.105     1.017    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.575     0.911    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y80         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/Q
                         net (fo=1, routed)           0.161     1.213    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[11]
    SLICE_X80Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.258 r  design_1_i/SERIAL_CLOCK_0/inst/acc[8]_i_2/O
                         net (fo=1, routed)           0.000     1.258    design_1_i/SERIAL_CLOCK_0/inst/acc[8]_i_2_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.321 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.321    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_4
    SLICE_X80Y80         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.842     1.208    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y80         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
                         clock pessimism             -0.297     0.911    
    SLICE_X80Y80         FDRE (Hold_fdre_C_D)         0.105     1.016    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.574     0.910    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y79         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/Q
                         net (fo=1, routed)           0.173     1.223    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[4]
    SLICE_X80Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.268 r  design_1_i/SERIAL_CLOCK_0/inst/acc[4]_i_3/O
                         net (fo=1, routed)           0.000     1.268    design_1_i/SERIAL_CLOCK_0/inst/acc[4]_i_3_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.338 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.338    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_7
    SLICE_X80Y79         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.841     1.207    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y79         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/C
                         clock pessimism             -0.297     0.910    
    SLICE_X80Y79         FDRE (Hold_fdre_C_D)         0.105     1.015    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.573     0.909    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/Q
                         net (fo=1, routed)           0.173     1.222    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.267 r  design_1_i/SERIAL_CLOCK_0/inst/acc[0]_i_3/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/SERIAL_CLOCK_0/inst/acc[0]_i_3_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.337 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.337    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_7
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.840     1.206    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X80Y78         FDRE (Hold_fdre_C_D)         0.105     1.014    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.577     0.913    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/Q
                         net (fo=1, routed)           0.180     1.233    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[17]
    SLICE_X80Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.343 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.343    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_6
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.844     1.210    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y82         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/C
                         clock pessimism             -0.297     0.913    
    SLICE_X80Y82         FDRE (Hold_fdre_C_D)         0.105     1.018    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y78    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y80    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y80    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y82    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y82    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y82    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y82    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y82    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y82    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y78    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y78    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y78    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y80    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y80    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y81    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_10MHz_design_1_clk_wiz_0_0
  To Clock:  clk_out_10MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       91.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.778ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 3.000ns (37.807%)  route 4.935ns (62.193%))
  Logic Levels:           6  (LDCE=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.855    -2.345    design_1_i/debouncer_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=11, routed)          0.615    -1.274    design_1_i/led_walk_0/inst/faster
    SLICE_X108Y82        LUT6 (Prop_lut6_I4_O)        0.124    -1.150 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.541    -0.609    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X108Y82        LDCE (SetClr_ldce_CLR_Q)     0.898     0.289 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=11, routed)          1.064     1.353    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  design_1_i/led_walk_0/inst/level1/O
                         net (fo=2, routed)           0.842     2.319    design_1_i/led_walk_0/inst/level1_n_0
    SLICE_X108Y83        LUT4 (Prop_lut4_I0_O)        0.152     2.471 r  design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.547     3.018    design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2_n_0
    SLICE_X108Y84        LDCE (SetClr_ldce_CLR_Q)     1.122     4.140 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=10, routed)          0.652     4.792    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.124     4.916 r  design_1_i/led_walk_0/inst/divider[16]_i_1/O
                         net (fo=7, routed)           0.673     5.590    design_1_i/led_walk_0/inst/level[0]
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.676    98.013    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[16]/C
                         clock pessimism             -0.382    97.631    
                         clock uncertainty           -0.201    97.430    
    SLICE_X109Y83        FDRE (Setup_fdre_C_D)       -0.062    97.368    design_1_i/led_walk_0/inst/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         97.368    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                 91.778    

Slack (MET) :             91.893ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 3.026ns (39.654%)  route 4.605ns (60.346%))
  Logic Levels:           6  (LDCE=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.855    -2.345    design_1_i/debouncer_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=11, routed)          0.615    -1.274    design_1_i/led_walk_0/inst/faster
    SLICE_X108Y82        LUT6 (Prop_lut6_I4_O)        0.124    -1.150 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.541    -0.609    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X108Y82        LDCE (SetClr_ldce_CLR_Q)     0.898     0.289 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=11, routed)          1.064     1.353    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  design_1_i/led_walk_0/inst/level1/O
                         net (fo=2, routed)           0.842     2.319    design_1_i/led_walk_0/inst/level1_n_0
    SLICE_X108Y83        LUT4 (Prop_lut4_I0_O)        0.152     2.471 r  design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.547     3.018    design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2_n_0
    SLICE_X108Y84        LDCE (SetClr_ldce_CLR_Q)     1.122     4.140 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=10, routed)          0.652     4.792    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.150     4.942 r  design_1_i/led_walk_0/inst/divider[15]_i_1/O
                         net (fo=1, routed)           0.343     5.286    design_1_i/led_walk_0/inst/p_1_in0
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.676    98.013    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[15]/C
                         clock pessimism             -0.382    97.631    
                         clock uncertainty           -0.201    97.430    
    SLICE_X109Y83        FDRE (Setup_fdre_C_D)       -0.251    97.179    design_1_i/led_walk_0/inst/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         97.179    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                 91.893    

Slack (MET) :             92.339ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 3.000ns (40.185%)  route 4.466ns (59.815%))
  Logic Levels:           6  (LDCE=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.855    -2.345    design_1_i/debouncer_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=11, routed)          0.615    -1.274    design_1_i/led_walk_0/inst/faster
    SLICE_X108Y82        LUT6 (Prop_lut6_I4_O)        0.124    -1.150 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.541    -0.609    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X108Y82        LDCE (SetClr_ldce_CLR_Q)     0.898     0.289 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=11, routed)          1.064     1.353    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  design_1_i/led_walk_0/inst/level1/O
                         net (fo=2, routed)           0.842     2.319    design_1_i/led_walk_0/inst/level1_n_0
    SLICE_X108Y83        LUT4 (Prop_lut4_I0_O)        0.152     2.471 r  design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.547     3.018    design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2_n_0
    SLICE_X108Y84        LDCE (SetClr_ldce_CLR_Q)     1.122     4.140 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=10, routed)          0.856     4.996    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y83        LUT6 (Prop_lut6_I4_O)        0.124     5.120 r  design_1_i/led_walk_0/inst/divider[18]_i_1/O
                         net (fo=1, routed)           0.000     5.120    design_1_i/led_walk_0/inst/divider[18]_i_1_n_0
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.676    98.013    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[18]/C
                         clock pessimism             -0.382    97.631    
                         clock uncertainty           -0.201    97.430    
    SLICE_X109Y83        FDRE (Setup_fdre_C_D)        0.029    97.459    design_1_i/led_walk_0/inst/divider_reg[18]
  -------------------------------------------------------------------
                         required time                         97.459    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 92.339    

Slack (MET) :             92.341ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 3.000ns (40.185%)  route 4.466ns (59.815%))
  Logic Levels:           6  (LDCE=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.855    -2.345    design_1_i/debouncer_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=11, routed)          0.615    -1.274    design_1_i/led_walk_0/inst/faster
    SLICE_X108Y82        LUT6 (Prop_lut6_I4_O)        0.124    -1.150 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.541    -0.609    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X108Y82        LDCE (SetClr_ldce_CLR_Q)     0.898     0.289 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=11, routed)          1.064     1.353    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  design_1_i/led_walk_0/inst/level1/O
                         net (fo=2, routed)           0.842     2.319    design_1_i/led_walk_0/inst/level1_n_0
    SLICE_X108Y83        LUT4 (Prop_lut4_I0_O)        0.152     2.471 r  design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.547     3.018    design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2_n_0
    SLICE_X108Y84        LDCE (SetClr_ldce_CLR_Q)     1.122     4.140 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=10, routed)          0.856     4.996    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.120 r  design_1_i/led_walk_0/inst/divider[23]_i_1/O
                         net (fo=1, routed)           0.000     5.120    design_1_i/led_walk_0/inst/divider[23]_i_1_n_0
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.676    98.013    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[23]/C
                         clock pessimism             -0.382    97.631    
                         clock uncertainty           -0.201    97.430    
    SLICE_X109Y83        FDRE (Setup_fdre_C_D)        0.031    97.461    design_1_i/led_walk_0/inst/divider_reg[23]
  -------------------------------------------------------------------
                         required time                         97.461    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 92.341    

Slack (MET) :             92.342ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 3.000ns (40.190%)  route 4.465ns (59.810%))
  Logic Levels:           6  (LDCE=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.855    -2.345    design_1_i/debouncer_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=11, routed)          0.615    -1.274    design_1_i/led_walk_0/inst/faster
    SLICE_X108Y82        LUT6 (Prop_lut6_I4_O)        0.124    -1.150 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.541    -0.609    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X108Y82        LDCE (SetClr_ldce_CLR_Q)     0.898     0.289 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=11, routed)          1.064     1.353    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  design_1_i/led_walk_0/inst/level1/O
                         net (fo=2, routed)           0.842     2.319    design_1_i/led_walk_0/inst/level1_n_0
    SLICE_X108Y83        LUT4 (Prop_lut4_I0_O)        0.152     2.471 r  design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.547     3.018    design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2_n_0
    SLICE_X108Y84        LDCE (SetClr_ldce_CLR_Q)     1.122     4.140 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=10, routed)          0.855     4.995    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.119 r  design_1_i/led_walk_0/inst/divider[20]_i_1/O
                         net (fo=1, routed)           0.000     5.119    design_1_i/led_walk_0/inst/divider[20]_i_1_n_0
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.676    98.013    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y83        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[20]/C
                         clock pessimism             -0.382    97.631    
                         clock uncertainty           -0.201    97.430    
    SLICE_X109Y83        FDRE (Setup_fdre_C_D)        0.031    97.461    design_1_i/led_walk_0/inst/divider_reg[20]
  -------------------------------------------------------------------
                         required time                         97.461    
                         arrival time                          -5.119    
  -------------------------------------------------------------------
                         slack                                 92.342    

Slack (MET) :             92.707ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 3.000ns (42.262%)  route 4.099ns (57.738%))
  Logic Levels:           6  (LDCE=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.855    -2.345    design_1_i/debouncer_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=11, routed)          0.615    -1.274    design_1_i/led_walk_0/inst/faster
    SLICE_X108Y82        LUT6 (Prop_lut6_I4_O)        0.124    -1.150 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.541    -0.609    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X108Y82        LDCE (SetClr_ldce_CLR_Q)     0.898     0.289 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=11, routed)          1.064     1.353    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  design_1_i/led_walk_0/inst/level1/O
                         net (fo=2, routed)           0.842     2.319    design_1_i/led_walk_0/inst/level1_n_0
    SLICE_X108Y83        LUT4 (Prop_lut4_I0_O)        0.152     2.471 r  design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.547     3.018    design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2_n_0
    SLICE_X108Y84        LDCE (SetClr_ldce_CLR_Q)     1.122     4.140 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=10, routed)          0.489     4.629    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I4_O)        0.124     4.753 r  design_1_i/led_walk_0/inst/divider[14]_i_1/O
                         net (fo=1, routed)           0.000     4.753    design_1_i/led_walk_0/inst/divider[14]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.675    98.012    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y82        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[14]/C
                         clock pessimism             -0.382    97.630    
                         clock uncertainty           -0.201    97.429    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)        0.031    97.460    design_1_i/led_walk_0/inst/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         97.460    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                 92.707    

Slack (MET) :             92.766ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 3.000ns (42.614%)  route 4.040ns (57.386%))
  Logic Levels:           6  (LDCE=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.855    -2.345    design_1_i/debouncer_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=11, routed)          0.615    -1.274    design_1_i/led_walk_0/inst/faster
    SLICE_X108Y82        LUT6 (Prop_lut6_I4_O)        0.124    -1.150 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.541    -0.609    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X108Y82        LDCE (SetClr_ldce_CLR_Q)     0.898     0.289 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=11, routed)          1.064     1.353    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  design_1_i/led_walk_0/inst/level1/O
                         net (fo=2, routed)           0.842     2.319    design_1_i/led_walk_0/inst/level1_n_0
    SLICE_X108Y83        LUT4 (Prop_lut4_I0_O)        0.152     2.471 r  design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.547     3.018    design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2_n_0
    SLICE_X108Y84        LDCE (SetClr_ldce_CLR_Q)     1.122     4.140 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=10, routed)          0.431     4.571    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I1_O)        0.124     4.695 r  design_1_i/led_walk_0/inst/divider[9]_i_1/O
                         net (fo=1, routed)           0.000     4.695    design_1_i/led_walk_0/inst/divider[9]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.675    98.012    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y82        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[9]/C
                         clock pessimism             -0.382    97.630    
                         clock uncertainty           -0.201    97.429    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)        0.031    97.460    design_1_i/led_walk_0/inst/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         97.460    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                 92.766    

Slack (MET) :             92.768ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 3.000ns (42.638%)  route 4.036ns (57.362%))
  Logic Levels:           6  (LDCE=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.855    -2.345    design_1_i/debouncer_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=11, routed)          0.615    -1.274    design_1_i/led_walk_0/inst/faster
    SLICE_X108Y82        LUT6 (Prop_lut6_I4_O)        0.124    -1.150 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.541    -0.609    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X108Y82        LDCE (SetClr_ldce_CLR_Q)     0.898     0.289 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=11, routed)          1.064     1.353    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  design_1_i/led_walk_0/inst/level1/O
                         net (fo=2, routed)           0.842     2.319    design_1_i/led_walk_0/inst/level1_n_0
    SLICE_X108Y83        LUT4 (Prop_lut4_I0_O)        0.152     2.471 r  design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.547     3.018    design_1_i/led_walk_0/inst/level_reg[0]_LDC_i_2_n_0
    SLICE_X108Y84        LDCE (SetClr_ldce_CLR_Q)     1.122     4.140 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=10, routed)          0.427     4.567    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I1_O)        0.124     4.691 r  design_1_i/led_walk_0/inst/divider[21]_i_1/O
                         net (fo=1, routed)           0.000     4.691    design_1_i/led_walk_0/inst/divider[21]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.675    98.012    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y82        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[21]/C
                         clock pessimism             -0.382    97.630    
                         clock uncertainty           -0.201    97.429    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)        0.029    97.458    design_1_i/led_walk_0/inst/divider_reg[21]
  -------------------------------------------------------------------
                         required time                         97.458    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                 92.768    

Slack (MET) :             93.922ns  (required time - arrival time)
  Source:                 design_1_i/led_walk_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.512ns (28.966%)  route 3.708ns (71.034%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 98.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.853    -2.347    design_1_i/led_walk_0/inst/CLK
    SLICE_X110Y80        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -1.891 r  design_1_i/led_walk_0/inst/counter_reg[11]/Q
                         net (fo=3, routed)           1.168    -0.723    design_1_i/led_walk_0/inst/counter_reg[11]
    SLICE_X111Y82        LUT4 (Prop_lut4_I2_O)        0.124    -0.599 r  design_1_i/led_walk_0/inst/position1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.599    design_1_i/led_walk_0/inst/position1_carry__0_i_7_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.049 r  design_1_i/led_walk_0/inst/position1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.049    design_1_i/led_walk_0/inst/position1_carry__0_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.065 r  design_1_i/led_walk_0/inst/position1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.065    design_1_i/led_walk_0/inst/position1_carry__1_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.179 r  design_1_i/led_walk_0/inst/position1_carry__2/CO[3]
                         net (fo=4, routed)           1.259     1.437    design_1_i/led_walk_0/inst/position1_carry__2_n_0
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.154     1.591 r  design_1_i/led_walk_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.281     2.873    design_1_i/led_walk_0/inst/position_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.674    98.011    design_1_i/led_walk_0/inst/CLK
    SLICE_X110Y78        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[0]/C
                         clock pessimism             -0.383    97.628    
                         clock uncertainty           -0.201    97.427    
    SLICE_X110Y78        FDRE (Setup_fdre_C_R)       -0.632    96.795    design_1_i/led_walk_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         96.795    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                 93.922    

Slack (MET) :             93.922ns  (required time - arrival time)
  Source:                 design_1_i/led_walk_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.512ns (28.966%)  route 3.708ns (71.034%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 98.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.853    -2.347    design_1_i/led_walk_0/inst/CLK
    SLICE_X110Y80        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -1.891 r  design_1_i/led_walk_0/inst/counter_reg[11]/Q
                         net (fo=3, routed)           1.168    -0.723    design_1_i/led_walk_0/inst/counter_reg[11]
    SLICE_X111Y82        LUT4 (Prop_lut4_I2_O)        0.124    -0.599 r  design_1_i/led_walk_0/inst/position1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.599    design_1_i/led_walk_0/inst/position1_carry__0_i_7_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.049 r  design_1_i/led_walk_0/inst/position1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.049    design_1_i/led_walk_0/inst/position1_carry__0_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.065 r  design_1_i/led_walk_0/inst/position1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.065    design_1_i/led_walk_0/inst/position1_carry__1_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.179 r  design_1_i/led_walk_0/inst/position1_carry__2/CO[3]
                         net (fo=4, routed)           1.259     1.437    design_1_i/led_walk_0/inst/position1_carry__2_n_0
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.154     1.591 r  design_1_i/led_walk_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.281     2.873    design_1_i/led_walk_0/inst/position_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.674    98.011    design_1_i/led_walk_0/inst/CLK
    SLICE_X110Y78        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[1]/C
                         clock pessimism             -0.383    97.628    
                         clock uncertainty           -0.201    97.427    
    SLICE_X110Y78        FDRE (Setup_fdre_C_R)       -0.632    96.795    design_1_i/led_walk_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         96.795    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                 93.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.577    -0.579    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X82Y82         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.257    -0.157    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD1
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.843    -0.351    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.214    -0.566    
    SLICE_X82Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.577    -0.579    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X82Y82         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.257    -0.157    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD1
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.843    -0.351    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.214    -0.566    
    SLICE_X82Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.577    -0.579    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X82Y82         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.257    -0.157    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD1
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.843    -0.351    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.214    -0.566    
    SLICE_X82Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.577    -0.579    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X82Y82         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.257    -0.157    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD1
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.843    -0.351    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.214    -0.566    
    SLICE_X82Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.577    -0.579    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X82Y82         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.257    -0.157    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD1
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.843    -0.351    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.214    -0.566    
    SLICE_X82Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.577    -0.579    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X82Y82         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.257    -0.157    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD1
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.843    -0.351    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y81         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.566    
    SLICE_X82Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.577    -0.579    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X82Y82         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.257    -0.157    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD1
    SLICE_X82Y81         RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.843    -0.351    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y81         RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.214    -0.566    
    SLICE_X82Y81         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.577    -0.579    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X82Y82         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.257    -0.157    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD1
    SLICE_X82Y81         RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.843    -0.351    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y81         RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.214    -0.566    
    SLICE_X82Y81         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/mul_cheat_detect_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/mul_cheat_detect_0/inst/button_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.632    -0.524    design_1_i/mul_cheat_detect_0/inst/clk
    SLICE_X113Y84        FDRE                                         r  design_1_i/mul_cheat_detect_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  design_1_i/mul_cheat_detect_0/inst/BUTTONS_reg[1]/Q
                         net (fo=5, routed)           0.110    -0.272    design_1_i/mul_cheat_detect_0/inst/BUTTONS[1]
    SLICE_X112Y84        LUT4 (Prop_lut4_I3_O)        0.048    -0.224 r  design_1_i/mul_cheat_detect_0/inst/button_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/mul_cheat_detect_0/inst/button_out[2]_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  design_1_i/mul_cheat_detect_0/inst/button_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.902    -0.292    design_1_i/mul_cheat_detect_0/inst/clk
    SLICE_X112Y84        FDRE                                         r  design_1_i/mul_cheat_detect_0/inst/button_out_reg[2]/C
                         clock pessimism             -0.218    -0.511    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.131    -0.380    design_1_i/mul_cheat_detect_0/inst/button_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/mul_cheat_detect_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/mul_cheat_detect_0/inst/button_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.632    -0.524    design_1_i/mul_cheat_detect_0/inst/clk
    SLICE_X113Y84        FDRE                                         r  design_1_i/mul_cheat_detect_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  design_1_i/mul_cheat_detect_0/inst/BUTTONS_reg[1]/Q
                         net (fo=5, routed)           0.114    -0.268    design_1_i/mul_cheat_detect_0/inst/BUTTONS[1]
    SLICE_X112Y84        LUT4 (Prop_lut4_I3_O)        0.048    -0.220 r  design_1_i/mul_cheat_detect_0/inst/button_out[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.220    design_1_i/mul_cheat_detect_0/inst/button_out[3]_i_2_n_0
    SLICE_X112Y84        FDRE                                         r  design_1_i/mul_cheat_detect_0/inst/button_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.902    -0.292    design_1_i/mul_cheat_detect_0/inst/clk
    SLICE_X112Y84        FDRE                                         r  design_1_i/mul_cheat_detect_0/inst/button_out_reg[3]/C
                         clock pessimism             -0.218    -0.511    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.131    -0.380    design_1_i/mul_cheat_detect_0/inst/button_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_10MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X107Y83   design_1_i/debouncer_0/inst/BUTTONS_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X107Y83   design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X106Y81   design_1_i/debouncer_0/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X106Y83   design_1_i/debouncer_0/inst/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X106Y83   design_1_i/debouncer_0/inst/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X106Y84   design_1_i/debouncer_0/inst/cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X106Y84   design_1_i/debouncer_0/inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X106Y84   design_1_i/debouncer_0/inst/cnt_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y80    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y81    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



