
15_DS18B20_1_WIRE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000706c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  08007200  08007200  00008200  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075f8  080075f8  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  080075f8  080075f8  000085f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007600  08007600  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007600  08007600  00008600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007604  08007604  00008604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007608  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  200001d4  080077dc  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  080077dc  000094a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000110e4  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000283b  00000000  00000000  0001a2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001088  00000000  00000000  0001cb28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cbb  00000000  00000000  0001dbb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002838a  00000000  00000000  0001e86b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001464a  00000000  00000000  00046bf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4417  00000000  00000000  0005b23f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f656  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005444  00000000  00000000  0014f69c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00154ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071e4 	.word	0x080071e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080071e4 	.word	0x080071e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <send_cmd>:
#define DS18B20_SKIP_ROM           0xCC

#define DS18B20_CONVERT_T          0x44
#define DS18B20_READ_SCRATCHPAD    0xBE

static HAL_StatusTypeDef send_cmd(const uint8_t* rom_code, uint8_t cmd) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	70fb      	strb	r3, [r7, #3]

  if (wire_reset() != HAL_OK)
 8000ea4:	f000 fce0 	bl	8001868 <wire_reset>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <send_cmd+0x1a>
    return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e01e      	b.n	8000ef0 <send_cmd+0x58>

  if(!rom_code) {
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d103      	bne.n	8000ec0 <send_cmd+0x28>

	  wire_write(DS18B20_SKIP_ROM);
 8000eb8:	20cc      	movs	r0, #204	@ 0xcc
 8000eba:	f000 fd1e 	bl	80018fa <wire_write>
 8000ebe:	e012      	b.n	8000ee6 <send_cmd+0x4e>

  }
  else {

	  wire_write(DS18B20_MATCH_ROM);
 8000ec0:	2055      	movs	r0, #85	@ 0x55
 8000ec2:	f000 fd1a 	bl	80018fa <wire_write>
	  for (int i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	e009      	b.n	8000ee0 <send_cmd+0x48>
	    wire_write(rom_code[i]);
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f000 fd10 	bl	80018fa <wire_write>
	  for (int i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	3301      	adds	r3, #1
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	2b07      	cmp	r3, #7
 8000ee4:	ddf2      	ble.n	8000ecc <send_cmd+0x34>

  }

  wire_write(cmd);
 8000ee6:	78fb      	ldrb	r3, [r7, #3]
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 fd06 	bl	80018fa <wire_write>
  return HAL_OK;
 8000eee:	2300      	movs	r3, #0

}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <ds18b20_read_scratchpad>:

static HAL_StatusTypeDef ds18b20_read_scratchpad(const uint8_t* rom_code, uint8_t* scratchpad) {
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]

  uint8_t crc;

  if (send_cmd(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 8000f02:	21be      	movs	r1, #190	@ 0xbe
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f7ff ffc7 	bl	8000e98 <send_cmd>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <ds18b20_read_scratchpad+0x1c>
    return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	e01e      	b.n	8000f52 <ds18b20_read_scratchpad+0x5a>

  for (int i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8000f14:	2300      	movs	r3, #0
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	e009      	b.n	8000f2e <ds18b20_read_scratchpad+0x36>
    scratchpad[i] = wire_read();
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	683a      	ldr	r2, [r7, #0]
 8000f1e:	18d4      	adds	r4, r2, r3
 8000f20:	f000 fccc 	bl	80018bc <wire_read>
 8000f24:	4603      	mov	r3, r0
 8000f26:	7023      	strb	r3, [r4, #0]
  for (int i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2b08      	cmp	r3, #8
 8000f32:	ddf2      	ble.n	8000f1a <ds18b20_read_scratchpad+0x22>

  crc = wire_crc(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 8000f34:	2108      	movs	r1, #8
 8000f36:	6838      	ldr	r0, [r7, #0]
 8000f38:	f000 fcfb 	bl	8001932 <wire_crc>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	72fb      	strb	r3, [r7, #11]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	3308      	adds	r3, #8
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	7afa      	ldrb	r2, [r7, #11]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d101      	bne.n	8000f50 <ds18b20_read_scratchpad+0x58>
    return HAL_OK;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	e000      	b.n	8000f52 <ds18b20_read_scratchpad+0x5a>
  else
    return HAL_ERROR;
 8000f50:	2301      	movs	r3, #1

}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd90      	pop	{r4, r7, pc}

08000f5a <ds18b20_init>:

HAL_StatusTypeDef ds18b20_init(void) {
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	af00      	add	r7, sp, #0

	return wire_init();
 8000f5e:	f000 fc79 	bl	8001854 <wire_init>
 8000f62:	4603      	mov	r3, r0

}
 8000f64:	4618      	mov	r0, r3
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <ds18b20_start_measure>:
	else
	  return HAL_ERROR;

}

HAL_StatusTypeDef ds18b20_start_measure(const uint8_t* rom_code) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  return send_cmd(rom_code, DS18B20_CONVERT_T);
 8000f70:	2144      	movs	r1, #68	@ 0x44
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f7ff ff90 	bl	8000e98 <send_cmd>
 8000f78:	4603      	mov	r3, r0

}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <ds18b20_get_temp>:

float ds18b20_get_temp(const uint8_t* rom_code) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  //int8_t temp1;
  //int8_t temp2;
  int16_t temp;

  if (ds18b20_read_scratchpad(rom_code, scratchpad) != HAL_OK)
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	4619      	mov	r1, r3
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff ffb0 	bl	8000ef8 <ds18b20_read_scratchpad>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d002      	beq.n	8000fa4 <ds18b20_get_temp+0x20>
    return 85.0f;
 8000f9e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000fcc <ds18b20_get_temp+0x48>
 8000fa2:	e00b      	b.n	8000fbc <ds18b20_get_temp+0x38>

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 8000fa4:	89bb      	ldrh	r3, [r7, #12]
 8000fa6:	817b      	strh	r3, [r7, #10]
  //memcpy(&temp1, &scratchpad[0], sizeof(temp1));
  //memcpy(&temp2, &scratchpad[1], sizeof(temp2));
  //temp = (temp2 << 8) | temp1;

  return temp / 16.0f;
 8000fa8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000fac:	ee07 3a90 	vmov	s15, r3
 8000fb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fb4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000fb8:	ee87 7aa6 	vdiv.f32	s14, s15, s13

}
 8000fbc:	eef0 7a47 	vmov.f32	s15, s14
 8000fc0:	eeb0 0a67 	vmov.f32	s0, s15
 8000fc4:	3718      	adds	r7, #24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	42aa0000 	.word	0x42aa0000

08000fd0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001014 <MX_GPIO_Init+0x44>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fda:	4a0e      	ldr	r2, [pc, #56]	@ (8001014 <MX_GPIO_Init+0x44>)
 8000fdc:	f043 0304 	orr.w	r3, r3, #4
 8000fe0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <MX_GPIO_Init+0x44>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe6:	f003 0304 	and.w	r3, r3, #4
 8000fea:	607b      	str	r3, [r7, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fee:	4b09      	ldr	r3, [pc, #36]	@ (8001014 <MX_GPIO_Init+0x44>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff2:	4a08      	ldr	r2, [pc, #32]	@ (8001014 <MX_GPIO_Init+0x44>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ffa:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <MX_GPIO_Init+0x44>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	603b      	str	r3, [r7, #0]
 8001004:	683b      	ldr	r3, [r7, #0]

}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	40021000 	.word	0x40021000

08001018 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b0a      	cmp	r3, #10
 8001024:	d102      	bne.n	800102c <__io_putchar+0x14>
    __io_putchar('\r');
 8001026:	200d      	movs	r0, #13
 8001028:	f7ff fff6 	bl	8001018 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800102c:	1d39      	adds	r1, r7, #4
 800102e:	f04f 33ff 	mov.w	r3, #4294967295
 8001032:	2201      	movs	r2, #1
 8001034:	4803      	ldr	r0, [pc, #12]	@ (8001044 <__io_putchar+0x2c>)
 8001036:	f002 fdc1 	bl	8003bbc <HAL_UART_Transmit>

  return 1;
 800103a:	2301      	movs	r3, #1
}
 800103c:	4618      	mov	r0, r3
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000240 	.word	0x20000240

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104e:	f000 fcba 	bl	80019c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001052:	f000 f86d 	bl	8001130 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001056:	f7ff ffbb 	bl	8000fd0 <MX_GPIO_Init>
  MX_TIM6_Init();
 800105a:	f000 f9fd 	bl	8001458 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800105e:	f000 fa51 	bl	8001504 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001062:	f000 fa7f 	bl	8001564 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  if (ds18b20_init() != HAL_OK)
 8001066:	f7ff ff78 	bl	8000f5a <ds18b20_init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <main+0x2c>
    Error_Handler();
 8001070:	f000 f8c0 	bl	80011f4 <Error_Handler>

  if (ds18b20_read_address(ds1) != HAL_OK)
    Error_Handler();
  */

  const uint8_t ds1[] = { 0x28, 0xc3, 0xd1, 0x11, 0x0, 0x0, 0x0, 0xfc };
 8001074:	4a28      	ldr	r2, [pc, #160]	@ (8001118 <main+0xd0>)
 8001076:	f107 030c 	add.w	r3, r7, #12
 800107a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800107e:	e883 0003 	stmia.w	r3, {r0, r1}
  const uint8_t ds2[] = { 0x28, 0xa7, 0x02, 0x11, 0x0, 0x0, 0x0, 0xf3 };
 8001082:	4a26      	ldr	r2, [pc, #152]	@ (800111c <main+0xd4>)
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	e892 0003 	ldmia.w	r2, {r0, r1}
 800108a:	e883 0003 	stmia.w	r3, {r0, r1}
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //ds18b20_start_measure(NULL);
	  ds18b20_start_measure(ds1);
 800108e:	f107 030c 	add.w	r3, r7, #12
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff ff68 	bl	8000f68 <ds18b20_start_measure>
	  ds18b20_start_measure(ds2);
 8001098:	1d3b      	adds	r3, r7, #4
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff ff64 	bl	8000f68 <ds18b20_start_measure>

	  HAL_Delay(750);
 80010a0:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80010a4:	f000 fd04 	bl	8001ab0 <HAL_Delay>

	  float temp = ds18b20_get_temp(ds1);
 80010a8:	f107 030c 	add.w	r3, r7, #12
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff69 	bl	8000f84 <ds18b20_get_temp>
 80010b2:	ed87 0a05 	vstr	s0, [r7, #20]
	  if (temp >= 80.0f)
 80010b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80010ba:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001120 <main+0xd8>
 80010be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c6:	db03      	blt.n	80010d0 <main+0x88>
	    printf("Sensor error...\n");
 80010c8:	4816      	ldr	r0, [pc, #88]	@ (8001124 <main+0xdc>)
 80010ca:	f004 f91d 	bl	8005308 <puts>
 80010ce:	e007      	b.n	80010e0 <main+0x98>
	  else
	    printf("T1 = %.1f*C\n", temp);
 80010d0:	6978      	ldr	r0, [r7, #20]
 80010d2:	f7ff fa39 	bl	8000548 <__aeabi_f2d>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4813      	ldr	r0, [pc, #76]	@ (8001128 <main+0xe0>)
 80010dc:	f004 f8ac 	bl	8005238 <iprintf>

	  temp = ds18b20_get_temp(ds2);
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff4e 	bl	8000f84 <ds18b20_get_temp>
 80010e8:	ed87 0a05 	vstr	s0, [r7, #20]
	  if (temp >= 80.0f)
 80010ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80010f0:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001120 <main+0xd8>
 80010f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fc:	db03      	blt.n	8001106 <main+0xbe>
	    printf("Sensor error...\n");
 80010fe:	4809      	ldr	r0, [pc, #36]	@ (8001124 <main+0xdc>)
 8001100:	f004 f902 	bl	8005308 <puts>
 8001104:	e7c3      	b.n	800108e <main+0x46>
	  else
	    printf("T2 = %.1f*C\n", temp);
 8001106:	6978      	ldr	r0, [r7, #20]
 8001108:	f7ff fa1e 	bl	8000548 <__aeabi_f2d>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4806      	ldr	r0, [pc, #24]	@ (800112c <main+0xe4>)
 8001112:	f004 f891 	bl	8005238 <iprintf>
  {
 8001116:	e7ba      	b.n	800108e <main+0x46>
 8001118:	08007230 	.word	0x08007230
 800111c:	08007238 	.word	0x08007238
 8001120:	42a00000 	.word	0x42a00000
 8001124:	08007200 	.word	0x08007200
 8001128:	08007210 	.word	0x08007210
 800112c:	08007220 	.word	0x08007220

08001130 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b096      	sub	sp, #88	@ 0x58
 8001134:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	2244      	movs	r2, #68	@ 0x44
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f004 f9c2 	bl	80054c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001144:	463b      	mov	r3, r7
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
 8001150:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001152:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001156:	f000 ff7d 	bl	8002054 <HAL_PWREx_ControlVoltageScaling>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001160:	f000 f848 	bl	80011f4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001164:	f000 ff58 	bl	8002018 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001168:	4b21      	ldr	r3, [pc, #132]	@ (80011f0 <SystemClock_Config+0xc0>)
 800116a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800116e:	4a20      	ldr	r2, [pc, #128]	@ (80011f0 <SystemClock_Config+0xc0>)
 8001170:	f023 0318 	bic.w	r3, r3, #24
 8001174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001178:	2314      	movs	r3, #20
 800117a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800117c:	2301      	movs	r3, #1
 800117e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001180:	2301      	movs	r3, #1
 8001182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001188:	2360      	movs	r3, #96	@ 0x60
 800118a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800118c:	2302      	movs	r3, #2
 800118e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001190:	2301      	movs	r3, #1
 8001192:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001194:	2301      	movs	r3, #1
 8001196:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001198:	2328      	movs	r3, #40	@ 0x28
 800119a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800119c:	2307      	movs	r3, #7
 800119e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011a0:	2302      	movs	r3, #2
 80011a2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011a4:	2302      	movs	r3, #2
 80011a6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	4618      	mov	r0, r3
 80011ae:	f000 ffa7 	bl	8002100 <HAL_RCC_OscConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80011b8:	f000 f81c 	bl	80011f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011bc:	230f      	movs	r3, #15
 80011be:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011c0:	2303      	movs	r3, #3
 80011c2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c4:	2300      	movs	r3, #0
 80011c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011cc:	2300      	movs	r3, #0
 80011ce:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011d0:	463b      	mov	r3, r7
 80011d2:	2104      	movs	r1, #4
 80011d4:	4618      	mov	r0, r3
 80011d6:	f001 fb6f 	bl	80028b8 <HAL_RCC_ClockConfig>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80011e0:	f000 f808 	bl	80011f4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80011e4:	f002 f876 	bl	80032d4 <HAL_RCCEx_EnableMSIPLLMode>
}
 80011e8:	bf00      	nop
 80011ea:	3758      	adds	r7, #88	@ 0x58
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40021000 	.word	0x40021000

080011f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f8:	b672      	cpsid	i
}
 80011fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <Error_Handler+0x8>

08001200 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001206:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <HAL_MspInit+0x44>)
 8001208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800120a:	4a0e      	ldr	r2, [pc, #56]	@ (8001244 <HAL_MspInit+0x44>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6613      	str	r3, [r2, #96]	@ 0x60
 8001212:	4b0c      	ldr	r3, [pc, #48]	@ (8001244 <HAL_MspInit+0x44>)
 8001214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800121e:	4b09      	ldr	r3, [pc, #36]	@ (8001244 <HAL_MspInit+0x44>)
 8001220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001222:	4a08      	ldr	r2, [pc, #32]	@ (8001244 <HAL_MspInit+0x44>)
 8001224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001228:	6593      	str	r3, [r2, #88]	@ 0x58
 800122a:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <HAL_MspInit+0x44>)
 800122c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800122e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001232:	603b      	str	r3, [r7, #0]
 8001234:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000

08001248 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <NMI_Handler+0x4>

08001250 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <HardFault_Handler+0x4>

08001258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800125c:	bf00      	nop
 800125e:	e7fd      	b.n	800125c <MemManage_Handler+0x4>

08001260 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <BusFault_Handler+0x4>

08001268 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <UsageFault_Handler+0x4>

08001270 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800127e:	b480      	push	{r7}
 8001280:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001282:	bf00      	nop
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800129e:	f000 fbe7 	bl	8001a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0
  return 1;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <_kill>:

int _kill(int pid, int sig)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b082      	sub	sp, #8
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
 80012be:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012c0:	f004 f954 	bl	800556c <__errno>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2216      	movs	r2, #22
 80012c8:	601a      	str	r2, [r3, #0]
  return -1;
 80012ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <_exit>:

void _exit (int status)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012de:	f04f 31ff 	mov.w	r1, #4294967295
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff ffe7 	bl	80012b6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <_exit+0x12>

080012ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f8:	2300      	movs	r3, #0
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	e00a      	b.n	8001314 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012fe:	f3af 8000 	nop.w
 8001302:	4601      	mov	r1, r0
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	1c5a      	adds	r2, r3, #1
 8001308:	60ba      	str	r2, [r7, #8]
 800130a:	b2ca      	uxtb	r2, r1
 800130c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	3301      	adds	r3, #1
 8001312:	617b      	str	r3, [r7, #20]
 8001314:	697a      	ldr	r2, [r7, #20]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	429a      	cmp	r2, r3
 800131a:	dbf0      	blt.n	80012fe <_read+0x12>
  }

  return len;
 800131c:	687b      	ldr	r3, [r7, #4]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3718      	adds	r7, #24
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b086      	sub	sp, #24
 800132a:	af00      	add	r7, sp, #0
 800132c:	60f8      	str	r0, [r7, #12]
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	e009      	b.n	800134c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	1c5a      	adds	r2, r3, #1
 800133c:	60ba      	str	r2, [r7, #8]
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fe69 	bl	8001018 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	3301      	adds	r3, #1
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	697a      	ldr	r2, [r7, #20]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	429a      	cmp	r2, r3
 8001352:	dbf1      	blt.n	8001338 <_write+0x12>
  }
  return len;
 8001354:	687b      	ldr	r3, [r7, #4]
}
 8001356:	4618      	mov	r0, r3
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <_close>:

int _close(int file)
{
 800135e:	b480      	push	{r7}
 8001360:	b083      	sub	sp, #12
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
}
 800136a:	4618      	mov	r0, r3
 800136c:	370c      	adds	r7, #12
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001376:	b480      	push	{r7}
 8001378:	b083      	sub	sp, #12
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
 800137e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001386:	605a      	str	r2, [r3, #4]
  return 0;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <_isatty>:

int _isatty(int file)
{
 8001396:	b480      	push	{r7}
 8001398:	b083      	sub	sp, #12
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800139e:	2301      	movs	r3, #1
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3714      	adds	r7, #20
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d0:	4a14      	ldr	r2, [pc, #80]	@ (8001424 <_sbrk+0x5c>)
 80013d2:	4b15      	ldr	r3, [pc, #84]	@ (8001428 <_sbrk+0x60>)
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013dc:	4b13      	ldr	r3, [pc, #76]	@ (800142c <_sbrk+0x64>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d102      	bne.n	80013ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e4:	4b11      	ldr	r3, [pc, #68]	@ (800142c <_sbrk+0x64>)
 80013e6:	4a12      	ldr	r2, [pc, #72]	@ (8001430 <_sbrk+0x68>)
 80013e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ea:	4b10      	ldr	r3, [pc, #64]	@ (800142c <_sbrk+0x64>)
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4413      	add	r3, r2
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d207      	bcs.n	8001408 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013f8:	f004 f8b8 	bl	800556c <__errno>
 80013fc:	4603      	mov	r3, r0
 80013fe:	220c      	movs	r2, #12
 8001400:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001402:	f04f 33ff 	mov.w	r3, #4294967295
 8001406:	e009      	b.n	800141c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001408:	4b08      	ldr	r3, [pc, #32]	@ (800142c <_sbrk+0x64>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800140e:	4b07      	ldr	r3, [pc, #28]	@ (800142c <_sbrk+0x64>)
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4413      	add	r3, r2
 8001416:	4a05      	ldr	r2, [pc, #20]	@ (800142c <_sbrk+0x64>)
 8001418:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800141a:	68fb      	ldr	r3, [r7, #12]
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20018000 	.word	0x20018000
 8001428:	00000400 	.word	0x00000400
 800142c:	200001f0 	.word	0x200001f0
 8001430:	200004a0 	.word	0x200004a0

08001434 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <SystemInit+0x20>)
 800143a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800143e:	4a05      	ldr	r2, [pc, #20]	@ (8001454 <SystemInit+0x20>)
 8001440:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001444:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001468:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <MX_TIM6_Init+0x64>)
 800146a:	4a15      	ldr	r2, [pc, #84]	@ (80014c0 <MX_TIM6_Init+0x68>)
 800146c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 800146e:	4b13      	ldr	r3, [pc, #76]	@ (80014bc <MX_TIM6_Init+0x64>)
 8001470:	224f      	movs	r2, #79	@ 0x4f
 8001472:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001474:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <MX_TIM6_Init+0x64>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800147a:	4b10      	ldr	r3, [pc, #64]	@ (80014bc <MX_TIM6_Init+0x64>)
 800147c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001480:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001482:	4b0e      	ldr	r3, [pc, #56]	@ (80014bc <MX_TIM6_Init+0x64>)
 8001484:	2200      	movs	r2, #0
 8001486:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001488:	480c      	ldr	r0, [pc, #48]	@ (80014bc <MX_TIM6_Init+0x64>)
 800148a:	f002 f905 	bl	8003698 <HAL_TIM_Base_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001494:	f7ff feae 	bl	80011f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001498:	2300      	movs	r3, #0
 800149a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	@ (80014bc <MX_TIM6_Init+0x64>)
 80014a6:	f002 fa5d 	bl	8003964 <HAL_TIMEx_MasterConfigSynchronization>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80014b0:	f7ff fea0 	bl	80011f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	200001f4 	.word	0x200001f4
 80014c0:	40001000 	.word	0x40001000

080014c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b085      	sub	sp, #20
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a0a      	ldr	r2, [pc, #40]	@ (80014fc <HAL_TIM_Base_MspInit+0x38>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d10b      	bne.n	80014ee <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80014d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001500 <HAL_TIM_Base_MspInit+0x3c>)
 80014d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014da:	4a09      	ldr	r2, [pc, #36]	@ (8001500 <HAL_TIM_Base_MspInit+0x3c>)
 80014dc:	f043 0310 	orr.w	r3, r3, #16
 80014e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014e2:	4b07      	ldr	r3, [pc, #28]	@ (8001500 <HAL_TIM_Base_MspInit+0x3c>)
 80014e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e6:	f003 0310 	and.w	r3, r3, #16
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80014ee:	bf00      	nop
 80014f0:	3714      	adds	r7, #20
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40001000 	.word	0x40001000
 8001500:	40021000 	.word	0x40021000

08001504 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001508:	4b14      	ldr	r3, [pc, #80]	@ (800155c <MX_USART2_UART_Init+0x58>)
 800150a:	4a15      	ldr	r2, [pc, #84]	@ (8001560 <MX_USART2_UART_Init+0x5c>)
 800150c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800150e:	4b13      	ldr	r3, [pc, #76]	@ (800155c <MX_USART2_UART_Init+0x58>)
 8001510:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001514:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001516:	4b11      	ldr	r3, [pc, #68]	@ (800155c <MX_USART2_UART_Init+0x58>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800151c:	4b0f      	ldr	r3, [pc, #60]	@ (800155c <MX_USART2_UART_Init+0x58>)
 800151e:	2200      	movs	r2, #0
 8001520:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001522:	4b0e      	ldr	r3, [pc, #56]	@ (800155c <MX_USART2_UART_Init+0x58>)
 8001524:	2200      	movs	r2, #0
 8001526:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001528:	4b0c      	ldr	r3, [pc, #48]	@ (800155c <MX_USART2_UART_Init+0x58>)
 800152a:	220c      	movs	r2, #12
 800152c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800152e:	4b0b      	ldr	r3, [pc, #44]	@ (800155c <MX_USART2_UART_Init+0x58>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001534:	4b09      	ldr	r3, [pc, #36]	@ (800155c <MX_USART2_UART_Init+0x58>)
 8001536:	2200      	movs	r2, #0
 8001538:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800153a:	4b08      	ldr	r3, [pc, #32]	@ (800155c <MX_USART2_UART_Init+0x58>)
 800153c:	2200      	movs	r2, #0
 800153e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <MX_USART2_UART_Init+0x58>)
 8001542:	2200      	movs	r2, #0
 8001544:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001546:	4805      	ldr	r0, [pc, #20]	@ (800155c <MX_USART2_UART_Init+0x58>)
 8001548:	f002 fa94 	bl	8003a74 <HAL_UART_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001552:	f7ff fe4f 	bl	80011f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20000240 	.word	0x20000240
 8001560:	40004400 	.word	0x40004400

08001564 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001568:	4b16      	ldr	r3, [pc, #88]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 800156a:	4a17      	ldr	r2, [pc, #92]	@ (80015c8 <MX_USART3_UART_Init+0x64>)
 800156c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800156e:	4b15      	ldr	r3, [pc, #84]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 8001570:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001574:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001576:	4b13      	ldr	r3, [pc, #76]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800157c:	4b11      	ldr	r3, [pc, #68]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 800157e:	2200      	movs	r2, #0
 8001580:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001582:	4b10      	ldr	r3, [pc, #64]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001588:	4b0e      	ldr	r3, [pc, #56]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 800158a:	220c      	movs	r2, #12
 800158c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158e:	4b0d      	ldr	r3, [pc, #52]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001594:	4b0b      	ldr	r3, [pc, #44]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 8001596:	2200      	movs	r2, #0
 8001598:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800159a:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 800159c:	2200      	movs	r2, #0
 800159e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80015a0:	4b08      	ldr	r3, [pc, #32]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 80015a2:	2210      	movs	r2, #16
 80015a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80015a6:	4b07      	ldr	r3, [pc, #28]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 80015a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015ac:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 80015ae:	4805      	ldr	r0, [pc, #20]	@ (80015c4 <MX_USART3_UART_Init+0x60>)
 80015b0:	f002 faae 	bl	8003b10 <HAL_HalfDuplex_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_USART3_UART_Init+0x5a>
  {
    Error_Handler();
 80015ba:	f7ff fe1b 	bl	80011f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200002c8 	.word	0x200002c8
 80015c8:	40004800 	.word	0x40004800

080015cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b0ae      	sub	sp, #184	@ 0xb8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	2288      	movs	r2, #136	@ 0x88
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f003 ff6b 	bl	80054c8 <memset>
  if(uartHandle->Instance==USART2)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a42      	ldr	r2, [pc, #264]	@ (8001700 <HAL_UART_MspInit+0x134>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d13c      	bne.n	8001676 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015fc:	2302      	movs	r3, #2
 80015fe:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001600:	2300      	movs	r3, #0
 8001602:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001604:	f107 031c 	add.w	r3, r7, #28
 8001608:	4618      	mov	r0, r3
 800160a:	f001 fb79 	bl	8002d00 <HAL_RCCEx_PeriphCLKConfig>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001614:	f7ff fdee 	bl	80011f4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001618:	4b3a      	ldr	r3, [pc, #232]	@ (8001704 <HAL_UART_MspInit+0x138>)
 800161a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800161c:	4a39      	ldr	r2, [pc, #228]	@ (8001704 <HAL_UART_MspInit+0x138>)
 800161e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001622:	6593      	str	r3, [r2, #88]	@ 0x58
 8001624:	4b37      	ldr	r3, [pc, #220]	@ (8001704 <HAL_UART_MspInit+0x138>)
 8001626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800162c:	61bb      	str	r3, [r7, #24]
 800162e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001630:	4b34      	ldr	r3, [pc, #208]	@ (8001704 <HAL_UART_MspInit+0x138>)
 8001632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001634:	4a33      	ldr	r2, [pc, #204]	@ (8001704 <HAL_UART_MspInit+0x138>)
 8001636:	f043 0301 	orr.w	r3, r3, #1
 800163a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163c:	4b31      	ldr	r3, [pc, #196]	@ (8001704 <HAL_UART_MspInit+0x138>)
 800163e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001640:	f003 0301 	and.w	r3, r3, #1
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001648:	230c      	movs	r3, #12
 800164a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800165a:	2303      	movs	r3, #3
 800165c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001660:	2307      	movs	r3, #7
 8001662:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001666:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800166a:	4619      	mov	r1, r3
 800166c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001670:	f000 fb28 	bl	8001cc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001674:	e03f      	b.n	80016f6 <HAL_UART_MspInit+0x12a>
  else if(uartHandle->Instance==USART3)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a23      	ldr	r2, [pc, #140]	@ (8001708 <HAL_UART_MspInit+0x13c>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d13a      	bne.n	80016f6 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001680:	2304      	movs	r3, #4
 8001682:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001684:	2300      	movs	r3, #0
 8001686:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001688:	f107 031c 	add.w	r3, r7, #28
 800168c:	4618      	mov	r0, r3
 800168e:	f001 fb37 	bl	8002d00 <HAL_RCCEx_PeriphCLKConfig>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001698:	f7ff fdac 	bl	80011f4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800169c:	4b19      	ldr	r3, [pc, #100]	@ (8001704 <HAL_UART_MspInit+0x138>)
 800169e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a0:	4a18      	ldr	r2, [pc, #96]	@ (8001704 <HAL_UART_MspInit+0x138>)
 80016a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80016a8:	4b16      	ldr	r3, [pc, #88]	@ (8001704 <HAL_UART_MspInit+0x138>)
 80016aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016b0:	613b      	str	r3, [r7, #16]
 80016b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b4:	4b13      	ldr	r3, [pc, #76]	@ (8001704 <HAL_UART_MspInit+0x138>)
 80016b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b8:	4a12      	ldr	r2, [pc, #72]	@ (8001704 <HAL_UART_MspInit+0x138>)
 80016ba:	f043 0304 	orr.w	r3, r3, #4
 80016be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c0:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <HAL_UART_MspInit+0x138>)
 80016c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c4:	f003 0304 	and.w	r3, r3, #4
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016cc:	2310      	movs	r3, #16
 80016ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016d2:	2312      	movs	r3, #18
 80016d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d8:	2301      	movs	r3, #1
 80016da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016de:	2303      	movs	r3, #3
 80016e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016e4:	2307      	movs	r3, #7
 80016e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ea:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80016ee:	4619      	mov	r1, r3
 80016f0:	4806      	ldr	r0, [pc, #24]	@ (800170c <HAL_UART_MspInit+0x140>)
 80016f2:	f000 fae7 	bl	8001cc4 <HAL_GPIO_Init>
}
 80016f6:	bf00      	nop
 80016f8:	37b8      	adds	r7, #184	@ 0xb8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40004400 	.word	0x40004400
 8001704:	40021000 	.word	0x40021000
 8001708:	40004800 	.word	0x40004800
 800170c:	48000800 	.word	0x48000800

08001710 <set_baudrate>:

	}

}

static void set_baudrate(uint32_t baudrate) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]

	huart3.Instance = USART3;
 8001718:	4b16      	ldr	r3, [pc, #88]	@ (8001774 <set_baudrate+0x64>)
 800171a:	4a17      	ldr	r2, [pc, #92]	@ (8001778 <set_baudrate+0x68>)
 800171c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = baudrate;
 800171e:	4a15      	ldr	r2, [pc, #84]	@ (8001774 <set_baudrate+0x64>)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6053      	str	r3, [r2, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001724:	4b13      	ldr	r3, [pc, #76]	@ (8001774 <set_baudrate+0x64>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800172a:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <set_baudrate+0x64>)
 800172c:	2200      	movs	r2, #0
 800172e:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001730:	4b10      	ldr	r3, [pc, #64]	@ (8001774 <set_baudrate+0x64>)
 8001732:	2200      	movs	r2, #0
 8001734:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001736:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <set_baudrate+0x64>)
 8001738:	220c      	movs	r2, #12
 800173a:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173c:	4b0d      	ldr	r3, [pc, #52]	@ (8001774 <set_baudrate+0x64>)
 800173e:	2200      	movs	r2, #0
 8001740:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001742:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <set_baudrate+0x64>)
 8001744:	2200      	movs	r2, #0
 8001746:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001748:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <set_baudrate+0x64>)
 800174a:	2200      	movs	r2, #0
 800174c:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800174e:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <set_baudrate+0x64>)
 8001750:	2200      	movs	r2, #0
 8001752:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8001754:	4b07      	ldr	r3, [pc, #28]	@ (8001774 <set_baudrate+0x64>)
 8001756:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800175a:	639a      	str	r2, [r3, #56]	@ 0x38

	if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 800175c:	4805      	ldr	r0, [pc, #20]	@ (8001774 <set_baudrate+0x64>)
 800175e:	f002 f9d7 	bl	8003b10 <HAL_HalfDuplex_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <set_baudrate+0x5c>
	{
	  Error_Handler();
 8001768:	f7ff fd44 	bl	80011f4 <Error_Handler>
	}

}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	200002c8 	.word	0x200002c8
 8001778:	40004800 	.word	0x40004800

0800177c <read_bit>:

static int read_bit(void) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
	rc = HAL_GPIO_ReadPin(DS_GPIO_Port, DS_Pin);
	delay_us(55);
	return rc;
	*/

	uint8_t data_out = 0xFF;
 8001782:	23ff      	movs	r3, #255	@ 0xff
 8001784:	71fb      	strb	r3, [r7, #7]
	uint8_t data_in = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	71bb      	strb	r3, [r7, #6]
	HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 800178a:	1df9      	adds	r1, r7, #7
 800178c:	f04f 33ff 	mov.w	r3, #4294967295
 8001790:	2201      	movs	r2, #1
 8001792:	4808      	ldr	r0, [pc, #32]	@ (80017b4 <read_bit+0x38>)
 8001794:	f002 fa12 	bl	8003bbc <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, &data_in, 1, HAL_MAX_DELAY);
 8001798:	1db9      	adds	r1, r7, #6
 800179a:	f04f 33ff 	mov.w	r3, #4294967295
 800179e:	2201      	movs	r2, #1
 80017a0:	4804      	ldr	r0, [pc, #16]	@ (80017b4 <read_bit+0x38>)
 80017a2:	f002 fa94 	bl	8003cce <HAL_UART_Receive>

	return data_in & 0x01;
 80017a6:	79bb      	ldrb	r3, [r7, #6]
 80017a8:	f003 0301 	and.w	r3, r3, #1

}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	200002c8 	.word	0x200002c8

080017b8 <write_bit>:

static void write_bit(int value) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]

	}
	*/

	/*1-WIRE UART*/
	if(value) {
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00a      	beq.n	80017dc <write_bit+0x24>

		uint8_t data_out = 0xFF;
 80017c6:	23ff      	movs	r3, #255	@ 0xff
 80017c8:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 80017ca:	f107 010f 	add.w	r1, r7, #15
 80017ce:	f04f 33ff 	mov.w	r3, #4294967295
 80017d2:	2201      	movs	r2, #1
 80017d4:	4808      	ldr	r0, [pc, #32]	@ (80017f8 <write_bit+0x40>)
 80017d6:	f002 f9f1 	bl	8003bbc <HAL_UART_Transmit>
		uint8_t data_out = 0x0;
		HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);

	}

}
 80017da:	e009      	b.n	80017f0 <write_bit+0x38>
		uint8_t data_out = 0x0;
 80017dc:	2300      	movs	r3, #0
 80017de:	73bb      	strb	r3, [r7, #14]
		HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 80017e0:	f107 010e 	add.w	r1, r7, #14
 80017e4:	f04f 33ff 	mov.w	r3, #4294967295
 80017e8:	2201      	movs	r2, #1
 80017ea:	4803      	ldr	r0, [pc, #12]	@ (80017f8 <write_bit+0x40>)
 80017ec:	f002 f9e6 	bl	8003bbc <HAL_UART_Transmit>
}
 80017f0:	bf00      	nop
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	200002c8 	.word	0x200002c8

080017fc <byte_crc>:

static uint8_t byte_crc(uint8_t crc, uint8_t byte) {
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	460a      	mov	r2, r1
 8001806:	71fb      	strb	r3, [r7, #7]
 8001808:	4613      	mov	r3, r2
 800180a:	71bb      	strb	r3, [r7, #6]

    int i;
    for (i = 0; i < 8; i++) {
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	e016      	b.n	8001840 <byte_crc+0x44>

      uint8_t b = crc ^ byte;
 8001812:	79fa      	ldrb	r2, [r7, #7]
 8001814:	79bb      	ldrb	r3, [r7, #6]
 8001816:	4053      	eors	r3, r2
 8001818:	72fb      	strb	r3, [r7, #11]
      crc >>= 1;
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	085b      	lsrs	r3, r3, #1
 800181e:	71fb      	strb	r3, [r7, #7]
      if (b & 0x01)
 8001820:	7afb      	ldrb	r3, [r7, #11]
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	2b00      	cmp	r3, #0
 8001828:	d004      	beq.n	8001834 <byte_crc+0x38>
        crc ^= 0x8c;
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 8001830:	43db      	mvns	r3, r3
 8001832:	71fb      	strb	r3, [r7, #7]
      byte >>= 1;
 8001834:	79bb      	ldrb	r3, [r7, #6]
 8001836:	085b      	lsrs	r3, r3, #1
 8001838:	71bb      	strb	r3, [r7, #6]
    for (i = 0; i < 8; i++) {
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	3301      	adds	r3, #1
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2b07      	cmp	r3, #7
 8001844:	dde5      	ble.n	8001812 <byte_crc+0x16>

  	}

  	return crc;
 8001846:	79fb      	ldrb	r3, [r7, #7]

}
 8001848:	4618      	mov	r0, r3
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <wire_init>:

HAL_StatusTypeDef wire_init(void) {
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0

	return HAL_TIM_Base_Start(&htim6);
 8001858:	4802      	ldr	r0, [pc, #8]	@ (8001864 <wire_init+0x10>)
 800185a:	f001 ff75 	bl	8003748 <HAL_TIM_Base_Start>
 800185e:	4603      	mov	r3, r0

}
 8001860:	4618      	mov	r0, r3
 8001862:	bd80      	pop	{r7, pc}
 8001864:	200001f4 	.word	0x200001f4

08001868 <wire_reset>:

HAL_StatusTypeDef wire_reset(void) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
	else
		return HAL_ERROR;
	*/

	/*1-WIRE UART*/
	uint8_t data_out = 0xF0;
 800186e:	23f0      	movs	r3, #240	@ 0xf0
 8001870:	71fb      	strb	r3, [r7, #7]
	uint8_t data_in = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	71bb      	strb	r3, [r7, #6]

	set_baudrate(9600);
 8001876:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 800187a:	f7ff ff49 	bl	8001710 <set_baudrate>
	HAL_UART_Transmit(&huart3, &data_out, 1, HAL_MAX_DELAY);
 800187e:	1df9      	adds	r1, r7, #7
 8001880:	f04f 33ff 	mov.w	r3, #4294967295
 8001884:	2201      	movs	r2, #1
 8001886:	480c      	ldr	r0, [pc, #48]	@ (80018b8 <wire_reset+0x50>)
 8001888:	f002 f998 	bl	8003bbc <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, &data_in, 1, HAL_MAX_DELAY);
 800188c:	1db9      	adds	r1, r7, #6
 800188e:	f04f 33ff 	mov.w	r3, #4294967295
 8001892:	2201      	movs	r2, #1
 8001894:	4808      	ldr	r0, [pc, #32]	@ (80018b8 <wire_reset+0x50>)
 8001896:	f002 fa1a 	bl	8003cce <HAL_UART_Receive>
	set_baudrate(115200);
 800189a:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 800189e:	f7ff ff37 	bl	8001710 <set_baudrate>

	if(data_in != 0xf0)
 80018a2:	79bb      	ldrb	r3, [r7, #6]
 80018a4:	2bf0      	cmp	r3, #240	@ 0xf0
 80018a6:	d001      	beq.n	80018ac <wire_reset+0x44>
		return HAL_OK;
 80018a8:	2300      	movs	r3, #0
 80018aa:	e000      	b.n	80018ae <wire_reset+0x46>
	else
		return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1

}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200002c8 	.word	0x200002c8

080018bc <wire_read>:

uint8_t wire_read(void) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0

	uint8_t value = 0;
 80018c2:	2300      	movs	r3, #0
 80018c4:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < 8; i++) {
 80018c6:	2300      	movs	r3, #0
 80018c8:	603b      	str	r3, [r7, #0]
 80018ca:	e00e      	b.n	80018ea <wire_read+0x2e>

		value >>= 1;
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	085b      	lsrs	r3, r3, #1
 80018d0:	71fb      	strb	r3, [r7, #7]
		if(read_bit())
 80018d2:	f7ff ff53 	bl	800177c <read_bit>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d003      	beq.n	80018e4 <wire_read+0x28>
			value |= 0x80;
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018e2:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < 8; i++) {
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	3301      	adds	r3, #1
 80018e8:	603b      	str	r3, [r7, #0]
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	2b07      	cmp	r3, #7
 80018ee:	dded      	ble.n	80018cc <wire_read+0x10>

	}

	return value;
 80018f0:	79fb      	ldrb	r3, [r7, #7]

}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <wire_write>:

void wire_write(uint8_t byte) {
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b084      	sub	sp, #16
 80018fe:	af00      	add	r7, sp, #0
 8001900:	4603      	mov	r3, r0
 8001902:	71fb      	strb	r3, [r7, #7]

	for(int i = 0; i < 8; i++) {
 8001904:	2300      	movs	r3, #0
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	e00b      	b.n	8001922 <wire_write+0x28>

		write_bit(byte & 0x01);
 800190a:	79fb      	ldrb	r3, [r7, #7]
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff51 	bl	80017b8 <write_bit>
		byte >>= 1;
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	085b      	lsrs	r3, r3, #1
 800191a:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < 8; i++) {
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	3301      	adds	r3, #1
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	2b07      	cmp	r3, #7
 8001926:	ddf0      	ble.n	800190a <wire_write+0x10>

	}

}
 8001928:	bf00      	nop
 800192a:	bf00      	nop
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <wire_crc>:

uint8_t wire_crc(const uint8_t* data, int len) {
 8001932:	b580      	push	{r7, lr}
 8001934:	b084      	sub	sp, #16
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]

	int i;
	uint8_t crc = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	72fb      	strb	r3, [r7, #11]

	for (i = 0; i < len; i++)
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	e00d      	b.n	8001962 <wire_crc+0x30>
	  crc = byte_crc(crc, data[i]);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	4413      	add	r3, r2
 800194c:	781a      	ldrb	r2, [r3, #0]
 800194e:	7afb      	ldrb	r3, [r7, #11]
 8001950:	4611      	mov	r1, r2
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff ff52 	bl	80017fc <byte_crc>
 8001958:	4603      	mov	r3, r0
 800195a:	72fb      	strb	r3, [r7, #11]
	for (i = 0; i < len; i++)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	3301      	adds	r3, #1
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	68fa      	ldr	r2, [r7, #12]
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	429a      	cmp	r2, r3
 8001968:	dbed      	blt.n	8001946 <wire_crc+0x14>

	return crc;
 800196a:	7afb      	ldrb	r3, [r7, #11]

}
 800196c:	4618      	mov	r0, r3
 800196e:	3710      	adds	r7, #16
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001974:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001978:	f7ff fd5c 	bl	8001434 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800197c:	480c      	ldr	r0, [pc, #48]	@ (80019b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800197e:	490d      	ldr	r1, [pc, #52]	@ (80019b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001980:	4a0d      	ldr	r2, [pc, #52]	@ (80019b8 <LoopForever+0xe>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001984:	e002      	b.n	800198c <LoopCopyDataInit>

08001986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800198a:	3304      	adds	r3, #4

0800198c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800198c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800198e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001990:	d3f9      	bcc.n	8001986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001992:	4a0a      	ldr	r2, [pc, #40]	@ (80019bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001994:	4c0a      	ldr	r4, [pc, #40]	@ (80019c0 <LoopForever+0x16>)
  movs r3, #0
 8001996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001998:	e001      	b.n	800199e <LoopFillZerobss>

0800199a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800199a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800199c:	3204      	adds	r2, #4

0800199e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800199e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a0:	d3fb      	bcc.n	800199a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019a2:	f003 fde9 	bl	8005578 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019a6:	f7ff fb4f 	bl	8001048 <main>

080019aa <LoopForever>:

LoopForever:
    b LoopForever
 80019aa:	e7fe      	b.n	80019aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019ac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019b8:	08007608 	.word	0x08007608
  ldr r2, =_sbss
 80019bc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019c0:	200004a0 	.word	0x200004a0

080019c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019c4:	e7fe      	b.n	80019c4 <ADC1_2_IRQHandler>

080019c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019cc:	2300      	movs	r3, #0
 80019ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019d0:	2003      	movs	r0, #3
 80019d2:	f000 f943 	bl	8001c5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019d6:	200f      	movs	r0, #15
 80019d8:	f000 f80e 	bl	80019f8 <HAL_InitTick>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d002      	beq.n	80019e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	71fb      	strb	r3, [r7, #7]
 80019e6:	e001      	b.n	80019ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019e8:	f7ff fc0a 	bl	8001200 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019ec:	79fb      	ldrb	r3, [r7, #7]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a00:	2300      	movs	r3, #0
 8001a02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <HAL_InitTick+0x6c>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d023      	beq.n	8001a54 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a0c:	4b16      	ldr	r3, [pc, #88]	@ (8001a68 <HAL_InitTick+0x70>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <HAL_InitTick+0x6c>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	4619      	mov	r1, r3
 8001a16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 f941 	bl	8001caa <HAL_SYSTICK_Config>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10f      	bne.n	8001a4e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b0f      	cmp	r3, #15
 8001a32:	d809      	bhi.n	8001a48 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a34:	2200      	movs	r2, #0
 8001a36:	6879      	ldr	r1, [r7, #4]
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3c:	f000 f919 	bl	8001c72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a40:	4a0a      	ldr	r2, [pc, #40]	@ (8001a6c <HAL_InitTick+0x74>)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6013      	str	r3, [r2, #0]
 8001a46:	e007      	b.n	8001a58 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	73fb      	strb	r3, [r7, #15]
 8001a4c:	e004      	b.n	8001a58 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	73fb      	strb	r3, [r7, #15]
 8001a52:	e001      	b.n	8001a58 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000008 	.word	0x20000008
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	20000004 	.word	0x20000004

08001a70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a74:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <HAL_IncTick+0x20>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <HAL_IncTick+0x24>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4413      	add	r3, r2
 8001a80:	4a04      	ldr	r2, [pc, #16]	@ (8001a94 <HAL_IncTick+0x24>)
 8001a82:	6013      	str	r3, [r2, #0]
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	20000008 	.word	0x20000008
 8001a94:	20000350 	.word	0x20000350

08001a98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a9c:	4b03      	ldr	r3, [pc, #12]	@ (8001aac <HAL_GetTick+0x14>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	20000350 	.word	0x20000350

08001ab0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ab8:	f7ff ffee 	bl	8001a98 <HAL_GetTick>
 8001abc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac8:	d005      	beq.n	8001ad6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001aca:	4b0a      	ldr	r3, [pc, #40]	@ (8001af4 <HAL_Delay+0x44>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ad6:	bf00      	nop
 8001ad8:	f7ff ffde 	bl	8001a98 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d8f7      	bhi.n	8001ad8 <HAL_Delay+0x28>
  {
  }
}
 8001ae8:	bf00      	nop
 8001aea:	bf00      	nop
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000008 	.word	0x20000008

08001af8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b08:	4b0c      	ldr	r3, [pc, #48]	@ (8001b3c <__NVIC_SetPriorityGrouping+0x44>)
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b14:	4013      	ands	r3, r2
 8001b16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b2a:	4a04      	ldr	r2, [pc, #16]	@ (8001b3c <__NVIC_SetPriorityGrouping+0x44>)
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	60d3      	str	r3, [r2, #12]
}
 8001b30:	bf00      	nop
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr
 8001b3c:	e000ed00 	.word	0xe000ed00

08001b40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b44:	4b04      	ldr	r3, [pc, #16]	@ (8001b58 <__NVIC_GetPriorityGrouping+0x18>)
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	0a1b      	lsrs	r3, r3, #8
 8001b4a:	f003 0307 	and.w	r3, r3, #7
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	6039      	str	r1, [r7, #0]
 8001b66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	db0a      	blt.n	8001b86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	490c      	ldr	r1, [pc, #48]	@ (8001ba8 <__NVIC_SetPriority+0x4c>)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	0112      	lsls	r2, r2, #4
 8001b7c:	b2d2      	uxtb	r2, r2
 8001b7e:	440b      	add	r3, r1
 8001b80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b84:	e00a      	b.n	8001b9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	b2da      	uxtb	r2, r3
 8001b8a:	4908      	ldr	r1, [pc, #32]	@ (8001bac <__NVIC_SetPriority+0x50>)
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	f003 030f 	and.w	r3, r3, #15
 8001b92:	3b04      	subs	r3, #4
 8001b94:	0112      	lsls	r2, r2, #4
 8001b96:	b2d2      	uxtb	r2, r2
 8001b98:	440b      	add	r3, r1
 8001b9a:	761a      	strb	r2, [r3, #24]
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	e000e100 	.word	0xe000e100
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b089      	sub	sp, #36	@ 0x24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	f1c3 0307 	rsb	r3, r3, #7
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	bf28      	it	cs
 8001bce:	2304      	movcs	r3, #4
 8001bd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	3304      	adds	r3, #4
 8001bd6:	2b06      	cmp	r3, #6
 8001bd8:	d902      	bls.n	8001be0 <NVIC_EncodePriority+0x30>
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	3b03      	subs	r3, #3
 8001bde:	e000      	b.n	8001be2 <NVIC_EncodePriority+0x32>
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be4:	f04f 32ff 	mov.w	r2, #4294967295
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	43da      	mvns	r2, r3
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	401a      	ands	r2, r3
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001c02:	43d9      	mvns	r1, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c08:	4313      	orrs	r3, r2
         );
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3724      	adds	r7, #36	@ 0x24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c28:	d301      	bcc.n	8001c2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e00f      	b.n	8001c4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c58 <SysTick_Config+0x40>)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3b01      	subs	r3, #1
 8001c34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c36:	210f      	movs	r1, #15
 8001c38:	f04f 30ff 	mov.w	r0, #4294967295
 8001c3c:	f7ff ff8e 	bl	8001b5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c40:	4b05      	ldr	r3, [pc, #20]	@ (8001c58 <SysTick_Config+0x40>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c46:	4b04      	ldr	r3, [pc, #16]	@ (8001c58 <SysTick_Config+0x40>)
 8001c48:	2207      	movs	r2, #7
 8001c4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	e000e010 	.word	0xe000e010

08001c5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7ff ff47 	bl	8001af8 <__NVIC_SetPriorityGrouping>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b086      	sub	sp, #24
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	4603      	mov	r3, r0
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
 8001c7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c84:	f7ff ff5c 	bl	8001b40 <__NVIC_GetPriorityGrouping>
 8001c88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	68b9      	ldr	r1, [r7, #8]
 8001c8e:	6978      	ldr	r0, [r7, #20]
 8001c90:	f7ff ff8e 	bl	8001bb0 <NVIC_EncodePriority>
 8001c94:	4602      	mov	r2, r0
 8001c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c9a:	4611      	mov	r1, r2
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff ff5d 	bl	8001b5c <__NVIC_SetPriority>
}
 8001ca2:	bf00      	nop
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b082      	sub	sp, #8
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7ff ffb0 	bl	8001c18 <SysTick_Config>
 8001cb8:	4603      	mov	r3, r0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b087      	sub	sp, #28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cd2:	e17f      	b.n	8001fd4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	2101      	movs	r1, #1
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f000 8171 	beq.w	8001fce <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f003 0303 	and.w	r3, r3, #3
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d005      	beq.n	8001d04 <HAL_GPIO_Init+0x40>
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f003 0303 	and.w	r3, r3, #3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d130      	bne.n	8001d66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	2203      	movs	r2, #3
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	43db      	mvns	r3, r3
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	68da      	ldr	r2, [r3, #12]
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	43db      	mvns	r3, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4013      	ands	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	091b      	lsrs	r3, r3, #4
 8001d50:	f003 0201 	and.w	r2, r3, #1
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f003 0303 	and.w	r3, r3, #3
 8001d6e:	2b03      	cmp	r3, #3
 8001d70:	d118      	bne.n	8001da4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001d78:	2201      	movs	r2, #1
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43db      	mvns	r3, r3
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	4013      	ands	r3, r2
 8001d86:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	08db      	lsrs	r3, r3, #3
 8001d8e:	f003 0201 	and.w	r2, r3, #1
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f003 0303 	and.w	r3, r3, #3
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d017      	beq.n	8001de0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	2203      	movs	r2, #3
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 0303 	and.w	r3, r3, #3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d123      	bne.n	8001e34 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	08da      	lsrs	r2, r3, #3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3208      	adds	r2, #8
 8001df4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001df8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	220f      	movs	r2, #15
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	691a      	ldr	r2, [r3, #16]
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	08da      	lsrs	r2, r3, #3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	3208      	adds	r2, #8
 8001e2e:	6939      	ldr	r1, [r7, #16]
 8001e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	2203      	movs	r2, #3
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	43db      	mvns	r3, r3
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f003 0203 	and.w	r2, r3, #3
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	f000 80ac 	beq.w	8001fce <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e76:	4b5f      	ldr	r3, [pc, #380]	@ (8001ff4 <HAL_GPIO_Init+0x330>)
 8001e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e7a:	4a5e      	ldr	r2, [pc, #376]	@ (8001ff4 <HAL_GPIO_Init+0x330>)
 8001e7c:	f043 0301 	orr.w	r3, r3, #1
 8001e80:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e82:	4b5c      	ldr	r3, [pc, #368]	@ (8001ff4 <HAL_GPIO_Init+0x330>)
 8001e84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	60bb      	str	r3, [r7, #8]
 8001e8c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e8e:	4a5a      	ldr	r2, [pc, #360]	@ (8001ff8 <HAL_GPIO_Init+0x334>)
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	089b      	lsrs	r3, r3, #2
 8001e94:	3302      	adds	r3, #2
 8001e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	f003 0303 	and.w	r3, r3, #3
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	220f      	movs	r2, #15
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001eb8:	d025      	beq.n	8001f06 <HAL_GPIO_Init+0x242>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a4f      	ldr	r2, [pc, #316]	@ (8001ffc <HAL_GPIO_Init+0x338>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d01f      	beq.n	8001f02 <HAL_GPIO_Init+0x23e>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a4e      	ldr	r2, [pc, #312]	@ (8002000 <HAL_GPIO_Init+0x33c>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d019      	beq.n	8001efe <HAL_GPIO_Init+0x23a>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a4d      	ldr	r2, [pc, #308]	@ (8002004 <HAL_GPIO_Init+0x340>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d013      	beq.n	8001efa <HAL_GPIO_Init+0x236>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a4c      	ldr	r2, [pc, #304]	@ (8002008 <HAL_GPIO_Init+0x344>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d00d      	beq.n	8001ef6 <HAL_GPIO_Init+0x232>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a4b      	ldr	r2, [pc, #300]	@ (800200c <HAL_GPIO_Init+0x348>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d007      	beq.n	8001ef2 <HAL_GPIO_Init+0x22e>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a4a      	ldr	r2, [pc, #296]	@ (8002010 <HAL_GPIO_Init+0x34c>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d101      	bne.n	8001eee <HAL_GPIO_Init+0x22a>
 8001eea:	2306      	movs	r3, #6
 8001eec:	e00c      	b.n	8001f08 <HAL_GPIO_Init+0x244>
 8001eee:	2307      	movs	r3, #7
 8001ef0:	e00a      	b.n	8001f08 <HAL_GPIO_Init+0x244>
 8001ef2:	2305      	movs	r3, #5
 8001ef4:	e008      	b.n	8001f08 <HAL_GPIO_Init+0x244>
 8001ef6:	2304      	movs	r3, #4
 8001ef8:	e006      	b.n	8001f08 <HAL_GPIO_Init+0x244>
 8001efa:	2303      	movs	r3, #3
 8001efc:	e004      	b.n	8001f08 <HAL_GPIO_Init+0x244>
 8001efe:	2302      	movs	r3, #2
 8001f00:	e002      	b.n	8001f08 <HAL_GPIO_Init+0x244>
 8001f02:	2301      	movs	r3, #1
 8001f04:	e000      	b.n	8001f08 <HAL_GPIO_Init+0x244>
 8001f06:	2300      	movs	r3, #0
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	f002 0203 	and.w	r2, r2, #3
 8001f0e:	0092      	lsls	r2, r2, #2
 8001f10:	4093      	lsls	r3, r2
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f18:	4937      	ldr	r1, [pc, #220]	@ (8001ff8 <HAL_GPIO_Init+0x334>)
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	089b      	lsrs	r3, r3, #2
 8001f1e:	3302      	adds	r3, #2
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f26:	4b3b      	ldr	r3, [pc, #236]	@ (8002014 <HAL_GPIO_Init+0x350>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4013      	ands	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f4a:	4a32      	ldr	r2, [pc, #200]	@ (8002014 <HAL_GPIO_Init+0x350>)
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f50:	4b30      	ldr	r3, [pc, #192]	@ (8002014 <HAL_GPIO_Init+0x350>)
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f74:	4a27      	ldr	r2, [pc, #156]	@ (8002014 <HAL_GPIO_Init+0x350>)
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f7a:	4b26      	ldr	r3, [pc, #152]	@ (8002014 <HAL_GPIO_Init+0x350>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	43db      	mvns	r3, r3
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	4013      	ands	r3, r2
 8001f88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f9e:	4a1d      	ldr	r2, [pc, #116]	@ (8002014 <HAL_GPIO_Init+0x350>)
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <HAL_GPIO_Init+0x350>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	43db      	mvns	r3, r3
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d003      	beq.n	8001fc8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fc8:	4a12      	ldr	r2, [pc, #72]	@ (8002014 <HAL_GPIO_Init+0x350>)
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	fa22 f303 	lsr.w	r3, r2, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f47f ae78 	bne.w	8001cd4 <HAL_GPIO_Init+0x10>
  }
}
 8001fe4:	bf00      	nop
 8001fe6:	bf00      	nop
 8001fe8:	371c      	adds	r7, #28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40010000 	.word	0x40010000
 8001ffc:	48000400 	.word	0x48000400
 8002000:	48000800 	.word	0x48000800
 8002004:	48000c00 	.word	0x48000c00
 8002008:	48001000 	.word	0x48001000
 800200c:	48001400 	.word	0x48001400
 8002010:	48001800 	.word	0x48001800
 8002014:	40010400 	.word	0x40010400

08002018 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800201c:	4b05      	ldr	r3, [pc, #20]	@ (8002034 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a04      	ldr	r2, [pc, #16]	@ (8002034 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002022:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002026:	6013      	str	r3, [r2, #0]
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	40007000 	.word	0x40007000

08002038 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800203c:	4b04      	ldr	r3, [pc, #16]	@ (8002050 <HAL_PWREx_GetVoltageRange+0x18>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40007000 	.word	0x40007000

08002054 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002062:	d130      	bne.n	80020c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002064:	4b23      	ldr	r3, [pc, #140]	@ (80020f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800206c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002070:	d038      	beq.n	80020e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002072:	4b20      	ldr	r3, [pc, #128]	@ (80020f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800207a:	4a1e      	ldr	r2, [pc, #120]	@ (80020f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800207c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002080:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002082:	4b1d      	ldr	r3, [pc, #116]	@ (80020f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2232      	movs	r2, #50	@ 0x32
 8002088:	fb02 f303 	mul.w	r3, r2, r3
 800208c:	4a1b      	ldr	r2, [pc, #108]	@ (80020fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800208e:	fba2 2303 	umull	r2, r3, r2, r3
 8002092:	0c9b      	lsrs	r3, r3, #18
 8002094:	3301      	adds	r3, #1
 8002096:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002098:	e002      	b.n	80020a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	3b01      	subs	r3, #1
 800209e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020a0:	4b14      	ldr	r3, [pc, #80]	@ (80020f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020ac:	d102      	bne.n	80020b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1f2      	bne.n	800209a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020b4:	4b0f      	ldr	r3, [pc, #60]	@ (80020f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020b6:	695b      	ldr	r3, [r3, #20]
 80020b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020c0:	d110      	bne.n	80020e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e00f      	b.n	80020e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020c6:	4b0b      	ldr	r3, [pc, #44]	@ (80020f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80020ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020d2:	d007      	beq.n	80020e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020d4:	4b07      	ldr	r3, [pc, #28]	@ (80020f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80020dc:	4a05      	ldr	r2, [pc, #20]	@ (80020f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	40007000 	.word	0x40007000
 80020f8:	20000000 	.word	0x20000000
 80020fc:	431bde83 	.word	0x431bde83

08002100 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e3ca      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002112:	4b97      	ldr	r3, [pc, #604]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 030c 	and.w	r3, r3, #12
 800211a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800211c:	4b94      	ldr	r3, [pc, #592]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 0303 	and.w	r3, r3, #3
 8002124:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0310 	and.w	r3, r3, #16
 800212e:	2b00      	cmp	r3, #0
 8002130:	f000 80e4 	beq.w	80022fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d007      	beq.n	800214a <HAL_RCC_OscConfig+0x4a>
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	2b0c      	cmp	r3, #12
 800213e:	f040 808b 	bne.w	8002258 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	2b01      	cmp	r3, #1
 8002146:	f040 8087 	bne.w	8002258 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800214a:	4b89      	ldr	r3, [pc, #548]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d005      	beq.n	8002162 <HAL_RCC_OscConfig+0x62>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e3a2      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a1a      	ldr	r2, [r3, #32]
 8002166:	4b82      	ldr	r3, [pc, #520]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0308 	and.w	r3, r3, #8
 800216e:	2b00      	cmp	r3, #0
 8002170:	d004      	beq.n	800217c <HAL_RCC_OscConfig+0x7c>
 8002172:	4b7f      	ldr	r3, [pc, #508]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800217a:	e005      	b.n	8002188 <HAL_RCC_OscConfig+0x88>
 800217c:	4b7c      	ldr	r3, [pc, #496]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 800217e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002182:	091b      	lsrs	r3, r3, #4
 8002184:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002188:	4293      	cmp	r3, r2
 800218a:	d223      	bcs.n	80021d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	4618      	mov	r0, r3
 8002192:	f000 fd55 	bl	8002c40 <RCC_SetFlashLatencyFromMSIRange>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e383      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021a0:	4b73      	ldr	r3, [pc, #460]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a72      	ldr	r2, [pc, #456]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021a6:	f043 0308 	orr.w	r3, r3, #8
 80021aa:	6013      	str	r3, [r2, #0]
 80021ac:	4b70      	ldr	r3, [pc, #448]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	496d      	ldr	r1, [pc, #436]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021be:	4b6c      	ldr	r3, [pc, #432]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	021b      	lsls	r3, r3, #8
 80021cc:	4968      	ldr	r1, [pc, #416]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	604b      	str	r3, [r1, #4]
 80021d2:	e025      	b.n	8002220 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021d4:	4b66      	ldr	r3, [pc, #408]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a65      	ldr	r2, [pc, #404]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021da:	f043 0308 	orr.w	r3, r3, #8
 80021de:	6013      	str	r3, [r2, #0]
 80021e0:	4b63      	ldr	r3, [pc, #396]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	4960      	ldr	r1, [pc, #384]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021f2:	4b5f      	ldr	r3, [pc, #380]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	021b      	lsls	r3, r3, #8
 8002200:	495b      	ldr	r1, [pc, #364]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002202:	4313      	orrs	r3, r2
 8002204:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d109      	bne.n	8002220 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	4618      	mov	r0, r3
 8002212:	f000 fd15 	bl	8002c40 <RCC_SetFlashLatencyFromMSIRange>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e343      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002220:	f000 fc4a 	bl	8002ab8 <HAL_RCC_GetSysClockFreq>
 8002224:	4602      	mov	r2, r0
 8002226:	4b52      	ldr	r3, [pc, #328]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	091b      	lsrs	r3, r3, #4
 800222c:	f003 030f 	and.w	r3, r3, #15
 8002230:	4950      	ldr	r1, [pc, #320]	@ (8002374 <HAL_RCC_OscConfig+0x274>)
 8002232:	5ccb      	ldrb	r3, [r1, r3]
 8002234:	f003 031f 	and.w	r3, r3, #31
 8002238:	fa22 f303 	lsr.w	r3, r2, r3
 800223c:	4a4e      	ldr	r2, [pc, #312]	@ (8002378 <HAL_RCC_OscConfig+0x278>)
 800223e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002240:	4b4e      	ldr	r3, [pc, #312]	@ (800237c <HAL_RCC_OscConfig+0x27c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff fbd7 	bl	80019f8 <HAL_InitTick>
 800224a:	4603      	mov	r3, r0
 800224c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800224e:	7bfb      	ldrb	r3, [r7, #15]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d052      	beq.n	80022fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002254:	7bfb      	ldrb	r3, [r7, #15]
 8002256:	e327      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d032      	beq.n	80022c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002260:	4b43      	ldr	r3, [pc, #268]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a42      	ldr	r2, [pc, #264]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002266:	f043 0301 	orr.w	r3, r3, #1
 800226a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800226c:	f7ff fc14 	bl	8001a98 <HAL_GetTick>
 8002270:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002274:	f7ff fc10 	bl	8001a98 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e310      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002286:	4b3a      	ldr	r3, [pc, #232]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d0f0      	beq.n	8002274 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002292:	4b37      	ldr	r3, [pc, #220]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a36      	ldr	r2, [pc, #216]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002298:	f043 0308 	orr.w	r3, r3, #8
 800229c:	6013      	str	r3, [r2, #0]
 800229e:	4b34      	ldr	r3, [pc, #208]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	4931      	ldr	r1, [pc, #196]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69db      	ldr	r3, [r3, #28]
 80022bc:	021b      	lsls	r3, r3, #8
 80022be:	492c      	ldr	r1, [pc, #176]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	604b      	str	r3, [r1, #4]
 80022c4:	e01a      	b.n	80022fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a29      	ldr	r2, [pc, #164]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80022cc:	f023 0301 	bic.w	r3, r3, #1
 80022d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022d2:	f7ff fbe1 	bl	8001a98 <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022da:	f7ff fbdd 	bl	8001a98 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e2dd      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022ec:	4b20      	ldr	r3, [pc, #128]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1f0      	bne.n	80022da <HAL_RCC_OscConfig+0x1da>
 80022f8:	e000      	b.n	80022fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	2b00      	cmp	r3, #0
 8002306:	d074      	beq.n	80023f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	2b08      	cmp	r3, #8
 800230c:	d005      	beq.n	800231a <HAL_RCC_OscConfig+0x21a>
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	2b0c      	cmp	r3, #12
 8002312:	d10e      	bne.n	8002332 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	2b03      	cmp	r3, #3
 8002318:	d10b      	bne.n	8002332 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800231a:	4b15      	ldr	r3, [pc, #84]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d064      	beq.n	80023f0 <HAL_RCC_OscConfig+0x2f0>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d160      	bne.n	80023f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e2ba      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800233a:	d106      	bne.n	800234a <HAL_RCC_OscConfig+0x24a>
 800233c:	4b0c      	ldr	r3, [pc, #48]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a0b      	ldr	r2, [pc, #44]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002342:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002346:	6013      	str	r3, [r2, #0]
 8002348:	e026      	b.n	8002398 <HAL_RCC_OscConfig+0x298>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002352:	d115      	bne.n	8002380 <HAL_RCC_OscConfig+0x280>
 8002354:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a05      	ldr	r2, [pc, #20]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 800235a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	4b03      	ldr	r3, [pc, #12]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a02      	ldr	r2, [pc, #8]	@ (8002370 <HAL_RCC_OscConfig+0x270>)
 8002366:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800236a:	6013      	str	r3, [r2, #0]
 800236c:	e014      	b.n	8002398 <HAL_RCC_OscConfig+0x298>
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	08007240 	.word	0x08007240
 8002378:	20000000 	.word	0x20000000
 800237c:	20000004 	.word	0x20000004
 8002380:	4ba0      	ldr	r3, [pc, #640]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a9f      	ldr	r2, [pc, #636]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002386:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800238a:	6013      	str	r3, [r2, #0]
 800238c:	4b9d      	ldr	r3, [pc, #628]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a9c      	ldr	r2, [pc, #624]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002392:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002396:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d013      	beq.n	80023c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a0:	f7ff fb7a 	bl	8001a98 <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023a6:	e008      	b.n	80023ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023a8:	f7ff fb76 	bl	8001a98 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b64      	cmp	r3, #100	@ 0x64
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e276      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023ba:	4b92      	ldr	r3, [pc, #584]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f0      	beq.n	80023a8 <HAL_RCC_OscConfig+0x2a8>
 80023c6:	e014      	b.n	80023f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c8:	f7ff fb66 	bl	8001a98 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023d0:	f7ff fb62 	bl	8001a98 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b64      	cmp	r3, #100	@ 0x64
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e262      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023e2:	4b88      	ldr	r3, [pc, #544]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f0      	bne.n	80023d0 <HAL_RCC_OscConfig+0x2d0>
 80023ee:	e000      	b.n	80023f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d060      	beq.n	80024c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	2b04      	cmp	r3, #4
 8002402:	d005      	beq.n	8002410 <HAL_RCC_OscConfig+0x310>
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	2b0c      	cmp	r3, #12
 8002408:	d119      	bne.n	800243e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d116      	bne.n	800243e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002410:	4b7c      	ldr	r3, [pc, #496]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002418:	2b00      	cmp	r3, #0
 800241a:	d005      	beq.n	8002428 <HAL_RCC_OscConfig+0x328>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e23f      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002428:	4b76      	ldr	r3, [pc, #472]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	061b      	lsls	r3, r3, #24
 8002436:	4973      	ldr	r1, [pc, #460]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002438:	4313      	orrs	r3, r2
 800243a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800243c:	e040      	b.n	80024c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d023      	beq.n	800248e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002446:	4b6f      	ldr	r3, [pc, #444]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a6e      	ldr	r2, [pc, #440]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 800244c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002450:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002452:	f7ff fb21 	bl	8001a98 <HAL_GetTick>
 8002456:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002458:	e008      	b.n	800246c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800245a:	f7ff fb1d 	bl	8001a98 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	2b02      	cmp	r3, #2
 8002466:	d901      	bls.n	800246c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e21d      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800246c:	4b65      	ldr	r3, [pc, #404]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002474:	2b00      	cmp	r3, #0
 8002476:	d0f0      	beq.n	800245a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002478:	4b62      	ldr	r3, [pc, #392]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	061b      	lsls	r3, r3, #24
 8002486:	495f      	ldr	r1, [pc, #380]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002488:	4313      	orrs	r3, r2
 800248a:	604b      	str	r3, [r1, #4]
 800248c:	e018      	b.n	80024c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800248e:	4b5d      	ldr	r3, [pc, #372]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a5c      	ldr	r2, [pc, #368]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002494:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002498:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800249a:	f7ff fafd 	bl	8001a98 <HAL_GetTick>
 800249e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024a0:	e008      	b.n	80024b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024a2:	f7ff faf9 	bl	8001a98 <HAL_GetTick>
 80024a6:	4602      	mov	r2, r0
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d901      	bls.n	80024b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e1f9      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024b4:	4b53      	ldr	r3, [pc, #332]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d1f0      	bne.n	80024a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0308 	and.w	r3, r3, #8
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d03c      	beq.n	8002546 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d01c      	beq.n	800250e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024d4:	4b4b      	ldr	r3, [pc, #300]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80024d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024da:	4a4a      	ldr	r2, [pc, #296]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e4:	f7ff fad8 	bl	8001a98 <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ec:	f7ff fad4 	bl	8001a98 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e1d4      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024fe:	4b41      	ldr	r3, [pc, #260]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002500:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0ef      	beq.n	80024ec <HAL_RCC_OscConfig+0x3ec>
 800250c:	e01b      	b.n	8002546 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800250e:	4b3d      	ldr	r3, [pc, #244]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002510:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002514:	4a3b      	ldr	r2, [pc, #236]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002516:	f023 0301 	bic.w	r3, r3, #1
 800251a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800251e:	f7ff fabb 	bl	8001a98 <HAL_GetTick>
 8002522:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002524:	e008      	b.n	8002538 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002526:	f7ff fab7 	bl	8001a98 <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e1b7      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002538:	4b32      	ldr	r3, [pc, #200]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 800253a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1ef      	bne.n	8002526 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0304 	and.w	r3, r3, #4
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 80a6 	beq.w	80026a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002554:	2300      	movs	r3, #0
 8002556:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002558:	4b2a      	ldr	r3, [pc, #168]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 800255a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800255c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10d      	bne.n	8002580 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002564:	4b27      	ldr	r3, [pc, #156]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002568:	4a26      	ldr	r2, [pc, #152]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 800256a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800256e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002570:	4b24      	ldr	r3, [pc, #144]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 8002572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002574:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800257c:	2301      	movs	r3, #1
 800257e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002580:	4b21      	ldr	r3, [pc, #132]	@ (8002608 <HAL_RCC_OscConfig+0x508>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002588:	2b00      	cmp	r3, #0
 800258a:	d118      	bne.n	80025be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800258c:	4b1e      	ldr	r3, [pc, #120]	@ (8002608 <HAL_RCC_OscConfig+0x508>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a1d      	ldr	r2, [pc, #116]	@ (8002608 <HAL_RCC_OscConfig+0x508>)
 8002592:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002596:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002598:	f7ff fa7e 	bl	8001a98 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025a0:	f7ff fa7a 	bl	8001a98 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e17a      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025b2:	4b15      	ldr	r3, [pc, #84]	@ (8002608 <HAL_RCC_OscConfig+0x508>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d0f0      	beq.n	80025a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d108      	bne.n	80025d8 <HAL_RCC_OscConfig+0x4d8>
 80025c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80025c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80025ce:	f043 0301 	orr.w	r3, r3, #1
 80025d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025d6:	e029      	b.n	800262c <HAL_RCC_OscConfig+0x52c>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	2b05      	cmp	r3, #5
 80025de:	d115      	bne.n	800260c <HAL_RCC_OscConfig+0x50c>
 80025e0:	4b08      	ldr	r3, [pc, #32]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80025e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025e6:	4a07      	ldr	r2, [pc, #28]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80025e8:	f043 0304 	orr.w	r3, r3, #4
 80025ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025f0:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80025f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025f6:	4a03      	ldr	r2, [pc, #12]	@ (8002604 <HAL_RCC_OscConfig+0x504>)
 80025f8:	f043 0301 	orr.w	r3, r3, #1
 80025fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002600:	e014      	b.n	800262c <HAL_RCC_OscConfig+0x52c>
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000
 8002608:	40007000 	.word	0x40007000
 800260c:	4b9c      	ldr	r3, [pc, #624]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 800260e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002612:	4a9b      	ldr	r2, [pc, #620]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002614:	f023 0301 	bic.w	r3, r3, #1
 8002618:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800261c:	4b98      	ldr	r3, [pc, #608]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 800261e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002622:	4a97      	ldr	r2, [pc, #604]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002624:	f023 0304 	bic.w	r3, r3, #4
 8002628:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d016      	beq.n	8002662 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002634:	f7ff fa30 	bl	8001a98 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800263a:	e00a      	b.n	8002652 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800263c:	f7ff fa2c 	bl	8001a98 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800264a:	4293      	cmp	r3, r2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e12a      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002652:	4b8b      	ldr	r3, [pc, #556]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0ed      	beq.n	800263c <HAL_RCC_OscConfig+0x53c>
 8002660:	e015      	b.n	800268e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002662:	f7ff fa19 	bl	8001a98 <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002668:	e00a      	b.n	8002680 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800266a:	f7ff fa15 	bl	8001a98 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002678:	4293      	cmp	r3, r2
 800267a:	d901      	bls.n	8002680 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e113      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002680:	4b7f      	ldr	r3, [pc, #508]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1ed      	bne.n	800266a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800268e:	7ffb      	ldrb	r3, [r7, #31]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d105      	bne.n	80026a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002694:	4b7a      	ldr	r3, [pc, #488]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002698:	4a79      	ldr	r2, [pc, #484]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 800269a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800269e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f000 80fe 	beq.w	80028a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	f040 80d0 	bne.w	8002854 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80026b4:	4b72      	ldr	r3, [pc, #456]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	f003 0203 	and.w	r2, r3, #3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d130      	bne.n	800272a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d2:	3b01      	subs	r3, #1
 80026d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d127      	bne.n	800272a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d11f      	bne.n	800272a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80026f4:	2a07      	cmp	r2, #7
 80026f6:	bf14      	ite	ne
 80026f8:	2201      	movne	r2, #1
 80026fa:	2200      	moveq	r2, #0
 80026fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026fe:	4293      	cmp	r3, r2
 8002700:	d113      	bne.n	800272a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800270c:	085b      	lsrs	r3, r3, #1
 800270e:	3b01      	subs	r3, #1
 8002710:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002712:	429a      	cmp	r2, r3
 8002714:	d109      	bne.n	800272a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002720:	085b      	lsrs	r3, r3, #1
 8002722:	3b01      	subs	r3, #1
 8002724:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002726:	429a      	cmp	r2, r3
 8002728:	d06e      	beq.n	8002808 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	2b0c      	cmp	r3, #12
 800272e:	d069      	beq.n	8002804 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002730:	4b53      	ldr	r3, [pc, #332]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d105      	bne.n	8002748 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800273c:	4b50      	ldr	r3, [pc, #320]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e0ad      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800274c:	4b4c      	ldr	r3, [pc, #304]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a4b      	ldr	r2, [pc, #300]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002752:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002756:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002758:	f7ff f99e 	bl	8001a98 <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800275e:	e008      	b.n	8002772 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002760:	f7ff f99a 	bl	8001a98 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b02      	cmp	r3, #2
 800276c:	d901      	bls.n	8002772 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e09a      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002772:	4b43      	ldr	r3, [pc, #268]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d1f0      	bne.n	8002760 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800277e:	4b40      	ldr	r3, [pc, #256]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002780:	68da      	ldr	r2, [r3, #12]
 8002782:	4b40      	ldr	r3, [pc, #256]	@ (8002884 <HAL_RCC_OscConfig+0x784>)
 8002784:	4013      	ands	r3, r2
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800278e:	3a01      	subs	r2, #1
 8002790:	0112      	lsls	r2, r2, #4
 8002792:	4311      	orrs	r1, r2
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002798:	0212      	lsls	r2, r2, #8
 800279a:	4311      	orrs	r1, r2
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80027a0:	0852      	lsrs	r2, r2, #1
 80027a2:	3a01      	subs	r2, #1
 80027a4:	0552      	lsls	r2, r2, #21
 80027a6:	4311      	orrs	r1, r2
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80027ac:	0852      	lsrs	r2, r2, #1
 80027ae:	3a01      	subs	r2, #1
 80027b0:	0652      	lsls	r2, r2, #25
 80027b2:	4311      	orrs	r1, r2
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027b8:	0912      	lsrs	r2, r2, #4
 80027ba:	0452      	lsls	r2, r2, #17
 80027bc:	430a      	orrs	r2, r1
 80027be:	4930      	ldr	r1, [pc, #192]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a2d      	ldr	r2, [pc, #180]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 80027ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	4a2a      	ldr	r2, [pc, #168]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 80027d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027dc:	f7ff f95c 	bl	8001a98 <HAL_GetTick>
 80027e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e4:	f7ff f958 	bl	8001a98 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e058      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027f6:	4b22      	ldr	r3, [pc, #136]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d0f0      	beq.n	80027e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002802:	e050      	b.n	80028a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e04f      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002808:	4b1d      	ldr	r3, [pc, #116]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d148      	bne.n	80028a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002814:	4b1a      	ldr	r3, [pc, #104]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a19      	ldr	r2, [pc, #100]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 800281a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800281e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002820:	4b17      	ldr	r3, [pc, #92]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	4a16      	ldr	r2, [pc, #88]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002826:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800282a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800282c:	f7ff f934 	bl	8001a98 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002834:	f7ff f930 	bl	8001a98 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e030      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002846:	4b0e      	ldr	r3, [pc, #56]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0x734>
 8002852:	e028      	b.n	80028a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	2b0c      	cmp	r3, #12
 8002858:	d023      	beq.n	80028a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285a:	4b09      	ldr	r3, [pc, #36]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a08      	ldr	r2, [pc, #32]	@ (8002880 <HAL_RCC_OscConfig+0x780>)
 8002860:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002864:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002866:	f7ff f917 	bl	8001a98 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800286c:	e00c      	b.n	8002888 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286e:	f7ff f913 	bl	8001a98 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d905      	bls.n	8002888 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e013      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
 8002880:	40021000 	.word	0x40021000
 8002884:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002888:	4b09      	ldr	r3, [pc, #36]	@ (80028b0 <HAL_RCC_OscConfig+0x7b0>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1ec      	bne.n	800286e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002894:	4b06      	ldr	r3, [pc, #24]	@ (80028b0 <HAL_RCC_OscConfig+0x7b0>)
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	4905      	ldr	r1, [pc, #20]	@ (80028b0 <HAL_RCC_OscConfig+0x7b0>)
 800289a:	4b06      	ldr	r3, [pc, #24]	@ (80028b4 <HAL_RCC_OscConfig+0x7b4>)
 800289c:	4013      	ands	r3, r2
 800289e:	60cb      	str	r3, [r1, #12]
 80028a0:	e001      	b.n	80028a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3720      	adds	r7, #32
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	40021000 	.word	0x40021000
 80028b4:	feeefffc 	.word	0xfeeefffc

080028b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e0e7      	b.n	8002a9c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028cc:	4b75      	ldr	r3, [pc, #468]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1ec>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0307 	and.w	r3, r3, #7
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d910      	bls.n	80028fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028da:	4b72      	ldr	r3, [pc, #456]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1ec>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f023 0207 	bic.w	r2, r3, #7
 80028e2:	4970      	ldr	r1, [pc, #448]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1ec>)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ea:	4b6e      	ldr	r3, [pc, #440]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1ec>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0307 	and.w	r3, r3, #7
 80028f2:	683a      	ldr	r2, [r7, #0]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d001      	beq.n	80028fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e0cf      	b.n	8002a9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b00      	cmp	r3, #0
 8002906:	d010      	beq.n	800292a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	4b66      	ldr	r3, [pc, #408]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002914:	429a      	cmp	r2, r3
 8002916:	d908      	bls.n	800292a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002918:	4b63      	ldr	r3, [pc, #396]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	4960      	ldr	r1, [pc, #384]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002926:	4313      	orrs	r3, r2
 8002928:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d04c      	beq.n	80029d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	2b03      	cmp	r3, #3
 800293c:	d107      	bne.n	800294e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800293e:	4b5a      	ldr	r3, [pc, #360]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d121      	bne.n	800298e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e0a6      	b.n	8002a9c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b02      	cmp	r3, #2
 8002954:	d107      	bne.n	8002966 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002956:	4b54      	ldr	r3, [pc, #336]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d115      	bne.n	800298e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e09a      	b.n	8002a9c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d107      	bne.n	800297e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800296e:	4b4e      	ldr	r3, [pc, #312]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d109      	bne.n	800298e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e08e      	b.n	8002a9c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800297e:	4b4a      	ldr	r3, [pc, #296]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e086      	b.n	8002a9c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800298e:	4b46      	ldr	r3, [pc, #280]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f023 0203 	bic.w	r2, r3, #3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	4943      	ldr	r1, [pc, #268]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 800299c:	4313      	orrs	r3, r2
 800299e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029a0:	f7ff f87a 	bl	8001a98 <HAL_GetTick>
 80029a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029a6:	e00a      	b.n	80029be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a8:	f7ff f876 	bl	8001a98 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e06e      	b.n	8002a9c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029be:	4b3a      	ldr	r3, [pc, #232]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 020c 	and.w	r2, r3, #12
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d1eb      	bne.n	80029a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d010      	beq.n	80029fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	4b31      	ldr	r3, [pc, #196]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d208      	bcs.n	80029fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029ec:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	492b      	ldr	r1, [pc, #172]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029fe:	4b29      	ldr	r3, [pc, #164]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d210      	bcs.n	8002a2e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a0c:	4b25      	ldr	r3, [pc, #148]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f023 0207 	bic.w	r2, r3, #7
 8002a14:	4923      	ldr	r1, [pc, #140]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1c:	4b21      	ldr	r3, [pc, #132]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0307 	and.w	r3, r3, #7
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d001      	beq.n	8002a2e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e036      	b.n	8002a9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d008      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	4918      	ldr	r1, [pc, #96]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0308 	and.w	r3, r3, #8
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d009      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a58:	4b13      	ldr	r3, [pc, #76]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	00db      	lsls	r3, r3, #3
 8002a66:	4910      	ldr	r1, [pc, #64]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a6c:	f000 f824 	bl	8002ab8 <HAL_RCC_GetSysClockFreq>
 8002a70:	4602      	mov	r2, r0
 8002a72:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	091b      	lsrs	r3, r3, #4
 8002a78:	f003 030f 	and.w	r3, r3, #15
 8002a7c:	490b      	ldr	r1, [pc, #44]	@ (8002aac <HAL_RCC_ClockConfig+0x1f4>)
 8002a7e:	5ccb      	ldrb	r3, [r1, r3]
 8002a80:	f003 031f 	and.w	r3, r3, #31
 8002a84:	fa22 f303 	lsr.w	r3, r2, r3
 8002a88:	4a09      	ldr	r2, [pc, #36]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1f8>)
 8002a8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a8c:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <HAL_RCC_ClockConfig+0x1fc>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7fe ffb1 	bl	80019f8 <HAL_InitTick>
 8002a96:	4603      	mov	r3, r0
 8002a98:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a9a:	7afb      	ldrb	r3, [r7, #11]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40022000 	.word	0x40022000
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	08007240 	.word	0x08007240
 8002ab0:	20000000 	.word	0x20000000
 8002ab4:	20000004 	.word	0x20000004

08002ab8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	@ 0x24
 8002abc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	61fb      	str	r3, [r7, #28]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ac6:	4b3e      	ldr	r3, [pc, #248]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f003 030c 	and.w	r3, r3, #12
 8002ace:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ad0:	4b3b      	ldr	r3, [pc, #236]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	f003 0303 	and.w	r3, r3, #3
 8002ad8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d005      	beq.n	8002aec <HAL_RCC_GetSysClockFreq+0x34>
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	2b0c      	cmp	r3, #12
 8002ae4:	d121      	bne.n	8002b2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d11e      	bne.n	8002b2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002aec:	4b34      	ldr	r3, [pc, #208]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0308 	and.w	r3, r3, #8
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d107      	bne.n	8002b08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002af8:	4b31      	ldr	r3, [pc, #196]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002afa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002afe:	0a1b      	lsrs	r3, r3, #8
 8002b00:	f003 030f 	and.w	r3, r3, #15
 8002b04:	61fb      	str	r3, [r7, #28]
 8002b06:	e005      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b08:	4b2d      	ldr	r3, [pc, #180]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	091b      	lsrs	r3, r3, #4
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b14:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d10d      	bne.n	8002b40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b28:	e00a      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d102      	bne.n	8002b36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b30:	4b25      	ldr	r3, [pc, #148]	@ (8002bc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b32:	61bb      	str	r3, [r7, #24]
 8002b34:	e004      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d101      	bne.n	8002b40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b3c:	4b23      	ldr	r3, [pc, #140]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0x114>)
 8002b3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	2b0c      	cmp	r3, #12
 8002b44:	d134      	bne.n	8002bb0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b46:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d003      	beq.n	8002b5e <HAL_RCC_GetSysClockFreq+0xa6>
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	2b03      	cmp	r3, #3
 8002b5a:	d003      	beq.n	8002b64 <HAL_RCC_GetSysClockFreq+0xac>
 8002b5c:	e005      	b.n	8002b6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b60:	617b      	str	r3, [r7, #20]
      break;
 8002b62:	e005      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b64:	4b19      	ldr	r3, [pc, #100]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0x114>)
 8002b66:	617b      	str	r3, [r7, #20]
      break;
 8002b68:	e002      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	617b      	str	r3, [r7, #20]
      break;
 8002b6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b70:	4b13      	ldr	r3, [pc, #76]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	091b      	lsrs	r3, r3, #4
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b7e:	4b10      	ldr	r3, [pc, #64]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	0a1b      	lsrs	r3, r3, #8
 8002b84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	fb03 f202 	mul.w	r2, r3, r2
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b96:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	0e5b      	lsrs	r3, r3, #25
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002ba6:	697a      	ldr	r2, [r7, #20]
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002bb0:	69bb      	ldr	r3, [r7, #24]
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3724      	adds	r7, #36	@ 0x24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	08007258 	.word	0x08007258
 8002bc8:	00f42400 	.word	0x00f42400
 8002bcc:	007a1200 	.word	0x007a1200

08002bd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bd4:	4b03      	ldr	r3, [pc, #12]	@ (8002be4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	20000000 	.word	0x20000000

08002be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002bec:	f7ff fff0 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	4b06      	ldr	r3, [pc, #24]	@ (8002c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	0a1b      	lsrs	r3, r3, #8
 8002bf8:	f003 0307 	and.w	r3, r3, #7
 8002bfc:	4904      	ldr	r1, [pc, #16]	@ (8002c10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bfe:	5ccb      	ldrb	r3, [r1, r3]
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	08007250 	.word	0x08007250

08002c14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c18:	f7ff ffda 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	4b06      	ldr	r3, [pc, #24]	@ (8002c38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	0adb      	lsrs	r3, r3, #11
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	4904      	ldr	r1, [pc, #16]	@ (8002c3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c2a:	5ccb      	ldrb	r3, [r1, r3]
 8002c2c:	f003 031f 	and.w	r3, r3, #31
 8002c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	08007250 	.word	0x08007250

08002c40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c48:	2300      	movs	r3, #0
 8002c4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d003      	beq.n	8002c60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c58:	f7ff f9ee 	bl	8002038 <HAL_PWREx_GetVoltageRange>
 8002c5c:	6178      	str	r0, [r7, #20]
 8002c5e:	e014      	b.n	8002c8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c60:	4b25      	ldr	r3, [pc, #148]	@ (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c64:	4a24      	ldr	r2, [pc, #144]	@ (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c6c:	4b22      	ldr	r3, [pc, #136]	@ (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c74:	60fb      	str	r3, [r7, #12]
 8002c76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c78:	f7ff f9de 	bl	8002038 <HAL_PWREx_GetVoltageRange>
 8002c7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c82:	4a1d      	ldr	r2, [pc, #116]	@ (8002cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c88:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c90:	d10b      	bne.n	8002caa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b80      	cmp	r3, #128	@ 0x80
 8002c96:	d919      	bls.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c9c:	d902      	bls.n	8002ca4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	613b      	str	r3, [r7, #16]
 8002ca2:	e013      	b.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	613b      	str	r3, [r7, #16]
 8002ca8:	e010      	b.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b80      	cmp	r3, #128	@ 0x80
 8002cae:	d902      	bls.n	8002cb6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	e00a      	b.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b80      	cmp	r3, #128	@ 0x80
 8002cba:	d102      	bne.n	8002cc2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	e004      	b.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b70      	cmp	r3, #112	@ 0x70
 8002cc6:	d101      	bne.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cc8:	2301      	movs	r3, #1
 8002cca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f023 0207 	bic.w	r2, r3, #7
 8002cd4:	4909      	ldr	r1, [pc, #36]	@ (8002cfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002cdc:	4b07      	ldr	r3, [pc, #28]	@ (8002cfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d001      	beq.n	8002cee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e000      	b.n	8002cf0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	40022000 	.word	0x40022000

08002d00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d08:	2300      	movs	r3, #0
 8002d0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d041      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002d24:	d02a      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002d26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002d2a:	d824      	bhi.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d30:	d008      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002d32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d36:	d81e      	bhi.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00a      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002d3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d40:	d010      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d42:	e018      	b.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d44:	4b86      	ldr	r3, [pc, #536]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	4a85      	ldr	r2, [pc, #532]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d4e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d50:	e015      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	3304      	adds	r3, #4
 8002d56:	2100      	movs	r1, #0
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f000 facb 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d62:	e00c      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3320      	adds	r3, #32
 8002d68:	2100      	movs	r1, #0
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 fbb6 	bl	80034dc <RCCEx_PLLSAI2_Config>
 8002d70:	4603      	mov	r3, r0
 8002d72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d74:	e003      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	74fb      	strb	r3, [r7, #19]
      break;
 8002d7a:	e000      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d7e:	7cfb      	ldrb	r3, [r7, #19]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10b      	bne.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d84:	4b76      	ldr	r3, [pc, #472]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d92:	4973      	ldr	r1, [pc, #460]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002d9a:	e001      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d9c:	7cfb      	ldrb	r3, [r7, #19]
 8002d9e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d041      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002db0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002db4:	d02a      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002db6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dba:	d824      	bhi.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002dbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002dc0:	d008      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002dc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002dc6:	d81e      	bhi.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00a      	beq.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002dcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dd0:	d010      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002dd2:	e018      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002dd4:	4b62      	ldr	r3, [pc, #392]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	4a61      	ldr	r2, [pc, #388]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dde:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002de0:	e015      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	3304      	adds	r3, #4
 8002de6:	2100      	movs	r1, #0
 8002de8:	4618      	mov	r0, r3
 8002dea:	f000 fa83 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 8002dee:	4603      	mov	r3, r0
 8002df0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002df2:	e00c      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3320      	adds	r3, #32
 8002df8:	2100      	movs	r1, #0
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 fb6e 	bl	80034dc <RCCEx_PLLSAI2_Config>
 8002e00:	4603      	mov	r3, r0
 8002e02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e04:	e003      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	74fb      	strb	r3, [r7, #19]
      break;
 8002e0a:	e000      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002e0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e0e:	7cfb      	ldrb	r3, [r7, #19]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d10b      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e14:	4b52      	ldr	r3, [pc, #328]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e22:	494f      	ldr	r1, [pc, #316]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002e2a:	e001      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e2c:	7cfb      	ldrb	r3, [r7, #19]
 8002e2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f000 80a0 	beq.w	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e42:	4b47      	ldr	r3, [pc, #284]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e52:	2300      	movs	r3, #0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00d      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e58:	4b41      	ldr	r3, [pc, #260]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e5c:	4a40      	ldr	r2, [pc, #256]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e62:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e64:	4b3e      	ldr	r3, [pc, #248]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e70:	2301      	movs	r3, #1
 8002e72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e74:	4b3b      	ldr	r3, [pc, #236]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a3a      	ldr	r2, [pc, #232]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e80:	f7fe fe0a 	bl	8001a98 <HAL_GetTick>
 8002e84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e86:	e009      	b.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e88:	f7fe fe06 	bl	8001a98 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d902      	bls.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	74fb      	strb	r3, [r7, #19]
        break;
 8002e9a:	e005      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e9c:	4b31      	ldr	r3, [pc, #196]	@ (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0ef      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ea8:	7cfb      	ldrb	r3, [r7, #19]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d15c      	bne.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002eae:	4b2c      	ldr	r3, [pc, #176]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eb8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d01f      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d019      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ecc:	4b24      	ldr	r3, [pc, #144]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ed6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ed8:	4b21      	ldr	r3, [pc, #132]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ede:	4a20      	ldr	r2, [pc, #128]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eee:	4a1c      	ldr	r2, [pc, #112]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ef4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ef8:	4a19      	ldr	r2, [pc, #100]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d016      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0a:	f7fe fdc5 	bl	8001a98 <HAL_GetTick>
 8002f0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f10:	e00b      	b.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f12:	f7fe fdc1 	bl	8001a98 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d902      	bls.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	74fb      	strb	r3, [r7, #19]
            break;
 8002f28:	e006      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d0ec      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002f38:	7cfb      	ldrb	r3, [r7, #19]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f3e:	4b08      	ldr	r3, [pc, #32]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f4e:	4904      	ldr	r1, [pc, #16]	@ (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f56:	e009      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f58:	7cfb      	ldrb	r3, [r7, #19]
 8002f5a:	74bb      	strb	r3, [r7, #18]
 8002f5c:	e006      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f5e:	bf00      	nop
 8002f60:	40021000 	.word	0x40021000
 8002f64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f68:	7cfb      	ldrb	r3, [r7, #19]
 8002f6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f6c:	7c7b      	ldrb	r3, [r7, #17]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d105      	bne.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f72:	4b9e      	ldr	r3, [pc, #632]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f76:	4a9d      	ldr	r2, [pc, #628]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00a      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f8a:	4b98      	ldr	r3, [pc, #608]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f90:	f023 0203 	bic.w	r2, r3, #3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f98:	4994      	ldr	r1, [pc, #592]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d00a      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fac:	4b8f      	ldr	r3, [pc, #572]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb2:	f023 020c 	bic.w	r2, r3, #12
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fba:	498c      	ldr	r1, [pc, #560]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0304 	and.w	r3, r3, #4
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fce:	4b87      	ldr	r3, [pc, #540]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fd4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fdc:	4983      	ldr	r1, [pc, #524]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00a      	beq.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ff0:	4b7e      	ldr	r3, [pc, #504]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffe:	497b      	ldr	r1, [pc, #492]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003000:	4313      	orrs	r3, r2
 8003002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0310 	and.w	r3, r3, #16
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00a      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003012:	4b76      	ldr	r3, [pc, #472]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003018:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003020:	4972      	ldr	r1, [pc, #456]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003022:	4313      	orrs	r3, r2
 8003024:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0320 	and.w	r3, r3, #32
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00a      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003034:	4b6d      	ldr	r3, [pc, #436]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800303a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003042:	496a      	ldr	r1, [pc, #424]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003044:	4313      	orrs	r3, r2
 8003046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00a      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003056:	4b65      	ldr	r3, [pc, #404]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003064:	4961      	ldr	r1, [pc, #388]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003066:	4313      	orrs	r3, r2
 8003068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00a      	beq.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003078:	4b5c      	ldr	r3, [pc, #368]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800307a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800307e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003086:	4959      	ldr	r1, [pc, #356]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003088:	4313      	orrs	r3, r2
 800308a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00a      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800309a:	4b54      	ldr	r3, [pc, #336]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030a8:	4950      	ldr	r1, [pc, #320]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00a      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030bc:	4b4b      	ldr	r3, [pc, #300]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ca:	4948      	ldr	r1, [pc, #288]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00a      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030de:	4b43      	ldr	r3, [pc, #268]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ec:	493f      	ldr	r1, [pc, #252]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d028      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003100:	4b3a      	ldr	r3, [pc, #232]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003106:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800310e:	4937      	ldr	r1, [pc, #220]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003110:	4313      	orrs	r3, r2
 8003112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800311a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800311e:	d106      	bne.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003120:	4b32      	ldr	r3, [pc, #200]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	4a31      	ldr	r2, [pc, #196]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003126:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800312a:	60d3      	str	r3, [r2, #12]
 800312c:	e011      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003132:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003136:	d10c      	bne.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	3304      	adds	r3, #4
 800313c:	2101      	movs	r1, #1
 800313e:	4618      	mov	r0, r3
 8003140:	f000 f8d8 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 8003144:	4603      	mov	r3, r0
 8003146:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003148:	7cfb      	ldrb	r3, [r7, #19]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800314e:	7cfb      	ldrb	r3, [r7, #19]
 8003150:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d028      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800315e:	4b23      	ldr	r3, [pc, #140]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003164:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800316c:	491f      	ldr	r1, [pc, #124]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800316e:	4313      	orrs	r3, r2
 8003170:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003178:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800317c:	d106      	bne.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800317e:	4b1b      	ldr	r3, [pc, #108]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	4a1a      	ldr	r2, [pc, #104]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003184:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003188:	60d3      	str	r3, [r2, #12]
 800318a:	e011      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003190:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003194:	d10c      	bne.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3304      	adds	r3, #4
 800319a:	2101      	movs	r1, #1
 800319c:	4618      	mov	r0, r3
 800319e:	f000 f8a9 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 80031a2:	4603      	mov	r3, r0
 80031a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031a6:	7cfb      	ldrb	r3, [r7, #19]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80031ac:	7cfb      	ldrb	r3, [r7, #19]
 80031ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d02b      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031bc:	4b0b      	ldr	r3, [pc, #44]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ca:	4908      	ldr	r1, [pc, #32]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031da:	d109      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031dc:	4b03      	ldr	r3, [pc, #12]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	4a02      	ldr	r2, [pc, #8]	@ (80031ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031e6:	60d3      	str	r3, [r2, #12]
 80031e8:	e014      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80031ea:	bf00      	nop
 80031ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031f8:	d10c      	bne.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3304      	adds	r3, #4
 80031fe:	2101      	movs	r1, #1
 8003200:	4618      	mov	r0, r3
 8003202:	f000 f877 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 8003206:	4603      	mov	r3, r0
 8003208:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003210:	7cfb      	ldrb	r3, [r7, #19]
 8003212:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d02f      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003220:	4b2b      	ldr	r3, [pc, #172]	@ (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003226:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800322e:	4928      	ldr	r1, [pc, #160]	@ (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800323a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800323e:	d10d      	bne.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3304      	adds	r3, #4
 8003244:	2102      	movs	r1, #2
 8003246:	4618      	mov	r0, r3
 8003248:	f000 f854 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003250:	7cfb      	ldrb	r3, [r7, #19]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d014      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003256:	7cfb      	ldrb	r3, [r7, #19]
 8003258:	74bb      	strb	r3, [r7, #18]
 800325a:	e011      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003264:	d10c      	bne.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	3320      	adds	r3, #32
 800326a:	2102      	movs	r1, #2
 800326c:	4618      	mov	r0, r3
 800326e:	f000 f935 	bl	80034dc <RCCEx_PLLSAI2_Config>
 8003272:	4603      	mov	r3, r0
 8003274:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003276:	7cfb      	ldrb	r3, [r7, #19]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800327c:	7cfb      	ldrb	r3, [r7, #19]
 800327e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00a      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800328c:	4b10      	ldr	r3, [pc, #64]	@ (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800328e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003292:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800329a:	490d      	ldr	r1, [pc, #52]	@ (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00b      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032ae:	4b08      	ldr	r3, [pc, #32]	@ (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032be:	4904      	ldr	r1, [pc, #16]	@ (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80032c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	40021000 	.word	0x40021000

080032d4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80032d8:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a04      	ldr	r2, [pc, #16]	@ (80032f0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80032de:	f043 0304 	orr.w	r3, r3, #4
 80032e2:	6013      	str	r3, [r2, #0]
}
 80032e4:	bf00      	nop
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	40021000 	.word	0x40021000

080032f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032fe:	2300      	movs	r3, #0
 8003300:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003302:	4b75      	ldr	r3, [pc, #468]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d018      	beq.n	8003340 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800330e:	4b72      	ldr	r3, [pc, #456]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	f003 0203 	and.w	r2, r3, #3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d10d      	bne.n	800333a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
       ||
 8003322:	2b00      	cmp	r3, #0
 8003324:	d009      	beq.n	800333a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003326:	4b6c      	ldr	r3, [pc, #432]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	091b      	lsrs	r3, r3, #4
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
       ||
 8003336:	429a      	cmp	r2, r3
 8003338:	d047      	beq.n	80033ca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	73fb      	strb	r3, [r7, #15]
 800333e:	e044      	b.n	80033ca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b03      	cmp	r3, #3
 8003346:	d018      	beq.n	800337a <RCCEx_PLLSAI1_Config+0x86>
 8003348:	2b03      	cmp	r3, #3
 800334a:	d825      	bhi.n	8003398 <RCCEx_PLLSAI1_Config+0xa4>
 800334c:	2b01      	cmp	r3, #1
 800334e:	d002      	beq.n	8003356 <RCCEx_PLLSAI1_Config+0x62>
 8003350:	2b02      	cmp	r3, #2
 8003352:	d009      	beq.n	8003368 <RCCEx_PLLSAI1_Config+0x74>
 8003354:	e020      	b.n	8003398 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003356:	4b60      	ldr	r3, [pc, #384]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d11d      	bne.n	800339e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003366:	e01a      	b.n	800339e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003368:	4b5b      	ldr	r3, [pc, #364]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003370:	2b00      	cmp	r3, #0
 8003372:	d116      	bne.n	80033a2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003378:	e013      	b.n	80033a2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800337a:	4b57      	ldr	r3, [pc, #348]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d10f      	bne.n	80033a6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003386:	4b54      	ldr	r3, [pc, #336]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d109      	bne.n	80033a6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003396:	e006      	b.n	80033a6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	73fb      	strb	r3, [r7, #15]
      break;
 800339c:	e004      	b.n	80033a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800339e:	bf00      	nop
 80033a0:	e002      	b.n	80033a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80033a2:	bf00      	nop
 80033a4:	e000      	b.n	80033a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80033a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80033a8:	7bfb      	ldrb	r3, [r7, #15]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10d      	bne.n	80033ca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80033ae:	4b4a      	ldr	r3, [pc, #296]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6819      	ldr	r1, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	3b01      	subs	r3, #1
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	430b      	orrs	r3, r1
 80033c4:	4944      	ldr	r1, [pc, #272]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80033ca:	7bfb      	ldrb	r3, [r7, #15]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d17d      	bne.n	80034cc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033d0:	4b41      	ldr	r3, [pc, #260]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a40      	ldr	r2, [pc, #256]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80033da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033dc:	f7fe fb5c 	bl	8001a98 <HAL_GetTick>
 80033e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033e2:	e009      	b.n	80033f8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033e4:	f7fe fb58 	bl	8001a98 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d902      	bls.n	80033f8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	73fb      	strb	r3, [r7, #15]
        break;
 80033f6:	e005      	b.n	8003404 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033f8:	4b37      	ldr	r3, [pc, #220]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1ef      	bne.n	80033e4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d160      	bne.n	80034cc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d111      	bne.n	8003434 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003410:	4b31      	ldr	r3, [pc, #196]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003418:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6892      	ldr	r2, [r2, #8]
 8003420:	0211      	lsls	r1, r2, #8
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	68d2      	ldr	r2, [r2, #12]
 8003426:	0912      	lsrs	r2, r2, #4
 8003428:	0452      	lsls	r2, r2, #17
 800342a:	430a      	orrs	r2, r1
 800342c:	492a      	ldr	r1, [pc, #168]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800342e:	4313      	orrs	r3, r2
 8003430:	610b      	str	r3, [r1, #16]
 8003432:	e027      	b.n	8003484 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d112      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800343a:	4b27      	ldr	r3, [pc, #156]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003442:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6892      	ldr	r2, [r2, #8]
 800344a:	0211      	lsls	r1, r2, #8
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6912      	ldr	r2, [r2, #16]
 8003450:	0852      	lsrs	r2, r2, #1
 8003452:	3a01      	subs	r2, #1
 8003454:	0552      	lsls	r2, r2, #21
 8003456:	430a      	orrs	r2, r1
 8003458:	491f      	ldr	r1, [pc, #124]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800345a:	4313      	orrs	r3, r2
 800345c:	610b      	str	r3, [r1, #16]
 800345e:	e011      	b.n	8003484 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003460:	4b1d      	ldr	r3, [pc, #116]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003468:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	6892      	ldr	r2, [r2, #8]
 8003470:	0211      	lsls	r1, r2, #8
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6952      	ldr	r2, [r2, #20]
 8003476:	0852      	lsrs	r2, r2, #1
 8003478:	3a01      	subs	r2, #1
 800347a:	0652      	lsls	r2, r2, #25
 800347c:	430a      	orrs	r2, r1
 800347e:	4916      	ldr	r1, [pc, #88]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003480:	4313      	orrs	r3, r2
 8003482:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003484:	4b14      	ldr	r3, [pc, #80]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a13      	ldr	r2, [pc, #76]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800348a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800348e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003490:	f7fe fb02 	bl	8001a98 <HAL_GetTick>
 8003494:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003496:	e009      	b.n	80034ac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003498:	f7fe fafe 	bl	8001a98 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d902      	bls.n	80034ac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	73fb      	strb	r3, [r7, #15]
          break;
 80034aa:	e005      	b.n	80034b8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034ac:	4b0a      	ldr	r3, [pc, #40]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0ef      	beq.n	8003498 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d106      	bne.n	80034cc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80034be:	4b06      	ldr	r3, [pc, #24]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c0:	691a      	ldr	r2, [r3, #16]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	4904      	ldr	r1, [pc, #16]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40021000 	.word	0x40021000

080034dc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034e6:	2300      	movs	r3, #0
 80034e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	f003 0303 	and.w	r3, r3, #3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d018      	beq.n	8003528 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80034f6:	4b67      	ldr	r3, [pc, #412]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	f003 0203 	and.w	r2, r3, #3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d10d      	bne.n	8003522 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
       ||
 800350a:	2b00      	cmp	r3, #0
 800350c:	d009      	beq.n	8003522 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800350e:	4b61      	ldr	r3, [pc, #388]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	091b      	lsrs	r3, r3, #4
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	1c5a      	adds	r2, r3, #1
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
       ||
 800351e:	429a      	cmp	r2, r3
 8003520:	d047      	beq.n	80035b2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	73fb      	strb	r3, [r7, #15]
 8003526:	e044      	b.n	80035b2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2b03      	cmp	r3, #3
 800352e:	d018      	beq.n	8003562 <RCCEx_PLLSAI2_Config+0x86>
 8003530:	2b03      	cmp	r3, #3
 8003532:	d825      	bhi.n	8003580 <RCCEx_PLLSAI2_Config+0xa4>
 8003534:	2b01      	cmp	r3, #1
 8003536:	d002      	beq.n	800353e <RCCEx_PLLSAI2_Config+0x62>
 8003538:	2b02      	cmp	r3, #2
 800353a:	d009      	beq.n	8003550 <RCCEx_PLLSAI2_Config+0x74>
 800353c:	e020      	b.n	8003580 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800353e:	4b55      	ldr	r3, [pc, #340]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d11d      	bne.n	8003586 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800354e:	e01a      	b.n	8003586 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003550:	4b50      	ldr	r3, [pc, #320]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003558:	2b00      	cmp	r3, #0
 800355a:	d116      	bne.n	800358a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003560:	e013      	b.n	800358a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003562:	4b4c      	ldr	r3, [pc, #304]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10f      	bne.n	800358e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800356e:	4b49      	ldr	r3, [pc, #292]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d109      	bne.n	800358e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800357e:	e006      	b.n	800358e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	73fb      	strb	r3, [r7, #15]
      break;
 8003584:	e004      	b.n	8003590 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003586:	bf00      	nop
 8003588:	e002      	b.n	8003590 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800358a:	bf00      	nop
 800358c:	e000      	b.n	8003590 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800358e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d10d      	bne.n	80035b2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003596:	4b3f      	ldr	r3, [pc, #252]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6819      	ldr	r1, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	011b      	lsls	r3, r3, #4
 80035aa:	430b      	orrs	r3, r1
 80035ac:	4939      	ldr	r1, [pc, #228]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d167      	bne.n	8003688 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80035b8:	4b36      	ldr	r3, [pc, #216]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a35      	ldr	r2, [pc, #212]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035c4:	f7fe fa68 	bl	8001a98 <HAL_GetTick>
 80035c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035ca:	e009      	b.n	80035e0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035cc:	f7fe fa64 	bl	8001a98 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d902      	bls.n	80035e0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	73fb      	strb	r3, [r7, #15]
        break;
 80035de:	e005      	b.n	80035ec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1ef      	bne.n	80035cc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d14a      	bne.n	8003688 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d111      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035f8:	4b26      	ldr	r3, [pc, #152]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003600:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	6892      	ldr	r2, [r2, #8]
 8003608:	0211      	lsls	r1, r2, #8
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	68d2      	ldr	r2, [r2, #12]
 800360e:	0912      	lsrs	r2, r2, #4
 8003610:	0452      	lsls	r2, r2, #17
 8003612:	430a      	orrs	r2, r1
 8003614:	491f      	ldr	r1, [pc, #124]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003616:	4313      	orrs	r3, r2
 8003618:	614b      	str	r3, [r1, #20]
 800361a:	e011      	b.n	8003640 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800361c:	4b1d      	ldr	r3, [pc, #116]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003624:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	6892      	ldr	r2, [r2, #8]
 800362c:	0211      	lsls	r1, r2, #8
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6912      	ldr	r2, [r2, #16]
 8003632:	0852      	lsrs	r2, r2, #1
 8003634:	3a01      	subs	r2, #1
 8003636:	0652      	lsls	r2, r2, #25
 8003638:	430a      	orrs	r2, r1
 800363a:	4916      	ldr	r1, [pc, #88]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 800363c:	4313      	orrs	r3, r2
 800363e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003640:	4b14      	ldr	r3, [pc, #80]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a13      	ldr	r2, [pc, #76]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003646:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800364a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800364c:	f7fe fa24 	bl	8001a98 <HAL_GetTick>
 8003650:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003652:	e009      	b.n	8003668 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003654:	f7fe fa20 	bl	8001a98 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d902      	bls.n	8003668 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	73fb      	strb	r3, [r7, #15]
          break;
 8003666:	e005      	b.n	8003674 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003668:	4b0a      	ldr	r3, [pc, #40]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0ef      	beq.n	8003654 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003674:	7bfb      	ldrb	r3, [r7, #15]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d106      	bne.n	8003688 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800367a:	4b06      	ldr	r3, [pc, #24]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 800367c:	695a      	ldr	r2, [r3, #20]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	4904      	ldr	r1, [pc, #16]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003684:	4313      	orrs	r3, r2
 8003686:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003688:	7bfb      	ldrb	r3, [r7, #15]
}
 800368a:	4618      	mov	r0, r3
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	40021000 	.word	0x40021000

08003698 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e049      	b.n	800373e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d106      	bne.n	80036c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f7fd ff00 	bl	80014c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2202      	movs	r2, #2
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3304      	adds	r3, #4
 80036d4:	4619      	mov	r1, r3
 80036d6:	4610      	mov	r0, r2
 80036d8:	f000 f89e 	bl	8003818 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b01      	cmp	r3, #1
 800375a:	d001      	beq.n	8003760 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e047      	b.n	80037f0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a23      	ldr	r2, [pc, #140]	@ (80037fc <HAL_TIM_Base_Start+0xb4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d01d      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800377a:	d018      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a1f      	ldr	r2, [pc, #124]	@ (8003800 <HAL_TIM_Base_Start+0xb8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d013      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a1e      	ldr	r2, [pc, #120]	@ (8003804 <HAL_TIM_Base_Start+0xbc>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d00e      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a1c      	ldr	r2, [pc, #112]	@ (8003808 <HAL_TIM_Base_Start+0xc0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d009      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a1b      	ldr	r2, [pc, #108]	@ (800380c <HAL_TIM_Base_Start+0xc4>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d004      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a19      	ldr	r2, [pc, #100]	@ (8003810 <HAL_TIM_Base_Start+0xc8>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d115      	bne.n	80037da <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	4b17      	ldr	r3, [pc, #92]	@ (8003814 <HAL_TIM_Base_Start+0xcc>)
 80037b6:	4013      	ands	r3, r2
 80037b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2b06      	cmp	r3, #6
 80037be:	d015      	beq.n	80037ec <HAL_TIM_Base_Start+0xa4>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037c6:	d011      	beq.n	80037ec <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0201 	orr.w	r2, r2, #1
 80037d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d8:	e008      	b.n	80037ec <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f042 0201 	orr.w	r2, r2, #1
 80037e8:	601a      	str	r2, [r3, #0]
 80037ea:	e000      	b.n	80037ee <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3714      	adds	r7, #20
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	40012c00 	.word	0x40012c00
 8003800:	40000400 	.word	0x40000400
 8003804:	40000800 	.word	0x40000800
 8003808:	40000c00 	.word	0x40000c00
 800380c:	40013400 	.word	0x40013400
 8003810:	40014000 	.word	0x40014000
 8003814:	00010007 	.word	0x00010007

08003818 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a46      	ldr	r2, [pc, #280]	@ (8003944 <TIM_Base_SetConfig+0x12c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d013      	beq.n	8003858 <TIM_Base_SetConfig+0x40>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003836:	d00f      	beq.n	8003858 <TIM_Base_SetConfig+0x40>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a43      	ldr	r2, [pc, #268]	@ (8003948 <TIM_Base_SetConfig+0x130>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d00b      	beq.n	8003858 <TIM_Base_SetConfig+0x40>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a42      	ldr	r2, [pc, #264]	@ (800394c <TIM_Base_SetConfig+0x134>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d007      	beq.n	8003858 <TIM_Base_SetConfig+0x40>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a41      	ldr	r2, [pc, #260]	@ (8003950 <TIM_Base_SetConfig+0x138>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d003      	beq.n	8003858 <TIM_Base_SetConfig+0x40>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a40      	ldr	r2, [pc, #256]	@ (8003954 <TIM_Base_SetConfig+0x13c>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d108      	bne.n	800386a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800385e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	4313      	orrs	r3, r2
 8003868:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a35      	ldr	r2, [pc, #212]	@ (8003944 <TIM_Base_SetConfig+0x12c>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d01f      	beq.n	80038b2 <TIM_Base_SetConfig+0x9a>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003878:	d01b      	beq.n	80038b2 <TIM_Base_SetConfig+0x9a>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a32      	ldr	r2, [pc, #200]	@ (8003948 <TIM_Base_SetConfig+0x130>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d017      	beq.n	80038b2 <TIM_Base_SetConfig+0x9a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a31      	ldr	r2, [pc, #196]	@ (800394c <TIM_Base_SetConfig+0x134>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d013      	beq.n	80038b2 <TIM_Base_SetConfig+0x9a>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a30      	ldr	r2, [pc, #192]	@ (8003950 <TIM_Base_SetConfig+0x138>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d00f      	beq.n	80038b2 <TIM_Base_SetConfig+0x9a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a2f      	ldr	r2, [pc, #188]	@ (8003954 <TIM_Base_SetConfig+0x13c>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d00b      	beq.n	80038b2 <TIM_Base_SetConfig+0x9a>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a2e      	ldr	r2, [pc, #184]	@ (8003958 <TIM_Base_SetConfig+0x140>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d007      	beq.n	80038b2 <TIM_Base_SetConfig+0x9a>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a2d      	ldr	r2, [pc, #180]	@ (800395c <TIM_Base_SetConfig+0x144>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d003      	beq.n	80038b2 <TIM_Base_SetConfig+0x9a>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003960 <TIM_Base_SetConfig+0x148>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d108      	bne.n	80038c4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a16      	ldr	r2, [pc, #88]	@ (8003944 <TIM_Base_SetConfig+0x12c>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d00f      	beq.n	8003910 <TIM_Base_SetConfig+0xf8>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a18      	ldr	r2, [pc, #96]	@ (8003954 <TIM_Base_SetConfig+0x13c>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d00b      	beq.n	8003910 <TIM_Base_SetConfig+0xf8>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a17      	ldr	r2, [pc, #92]	@ (8003958 <TIM_Base_SetConfig+0x140>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d007      	beq.n	8003910 <TIM_Base_SetConfig+0xf8>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a16      	ldr	r2, [pc, #88]	@ (800395c <TIM_Base_SetConfig+0x144>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d003      	beq.n	8003910 <TIM_Base_SetConfig+0xf8>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a15      	ldr	r2, [pc, #84]	@ (8003960 <TIM_Base_SetConfig+0x148>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d103      	bne.n	8003918 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	691a      	ldr	r2, [r3, #16]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b01      	cmp	r3, #1
 8003928:	d105      	bne.n	8003936 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	f023 0201 	bic.w	r2, r3, #1
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	611a      	str	r2, [r3, #16]
  }
}
 8003936:	bf00      	nop
 8003938:	3714      	adds	r7, #20
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	40012c00 	.word	0x40012c00
 8003948:	40000400 	.word	0x40000400
 800394c:	40000800 	.word	0x40000800
 8003950:	40000c00 	.word	0x40000c00
 8003954:	40013400 	.word	0x40013400
 8003958:	40014000 	.word	0x40014000
 800395c:	40014400 	.word	0x40014400
 8003960:	40014800 	.word	0x40014800

08003964 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003974:	2b01      	cmp	r3, #1
 8003976:	d101      	bne.n	800397c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003978:	2302      	movs	r3, #2
 800397a:	e068      	b.n	8003a4e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2202      	movs	r2, #2
 8003988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a2e      	ldr	r2, [pc, #184]	@ (8003a5c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d004      	beq.n	80039b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a2d      	ldr	r2, [pc, #180]	@ (8003a60 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d108      	bne.n	80039c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80039b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4313      	orrs	r3, r2
 80039c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a1e      	ldr	r2, [pc, #120]	@ (8003a5c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d01d      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039ee:	d018      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a1b      	ldr	r2, [pc, #108]	@ (8003a64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d013      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003a68 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d00e      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a18      	ldr	r2, [pc, #96]	@ (8003a6c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d009      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a13      	ldr	r2, [pc, #76]	@ (8003a60 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d004      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a14      	ldr	r2, [pc, #80]	@ (8003a70 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d10c      	bne.n	8003a3c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	40012c00 	.word	0x40012c00
 8003a60:	40013400 	.word	0x40013400
 8003a64:	40000400 	.word	0x40000400
 8003a68:	40000800 	.word	0x40000800
 8003a6c:	40000c00 	.word	0x40000c00
 8003a70:	40014000 	.word	0x40014000

08003a74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e040      	b.n	8003b08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d106      	bne.n	8003a9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7fd fd98 	bl	80015cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2224      	movs	r2, #36	@ 0x24
 8003aa0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0201 	bic.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d002      	beq.n	8003ac0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 fc88 	bl	80043d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f9cd 	bl	8003e60 <UART_SetConfig>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d101      	bne.n	8003ad0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e01b      	b.n	8003b08 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	685a      	ldr	r2, [r3, #4]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ade:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689a      	ldr	r2, [r3, #8]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003aee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 0201 	orr.w	r2, r2, #1
 8003afe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 fd07 	bl	8004514 <UART_CheckIdleState>
 8003b06:	4603      	mov	r3, r0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3708      	adds	r7, #8
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e048      	b.n	8003bb4 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d106      	bne.n	8003b38 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7fd fd4a 	bl	80015cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2224      	movs	r2, #36	@ 0x24
 8003b3c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 0201 	bic.w	r2, r2, #1
 8003b4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <HAL_HalfDuplex_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 fc3a 	bl	80043d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 f97f 	bl	8003e60 <UART_SetConfig>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_HalfDuplex_Init+0x5c>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e023      	b.n	8003bb4 <HAL_HalfDuplex_Init+0xa4>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685a      	ldr	r2, [r3, #4]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8003b8a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689a      	ldr	r2, [r3, #8]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0208 	orr.w	r2, r2, #8
 8003b9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f042 0201 	orr.w	r2, r2, #1
 8003baa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 fcb1 	bl	8004514 <UART_CheckIdleState>
 8003bb2:	4603      	mov	r3, r0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b08a      	sub	sp, #40	@ 0x28
 8003bc0:	af02      	add	r7, sp, #8
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	603b      	str	r3, [r7, #0]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bd0:	2b20      	cmp	r3, #32
 8003bd2:	d177      	bne.n	8003cc4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <HAL_UART_Transmit+0x24>
 8003bda:	88fb      	ldrh	r3, [r7, #6]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e070      	b.n	8003cc6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2221      	movs	r2, #33	@ 0x21
 8003bf0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bf2:	f7fd ff51 	bl	8001a98 <HAL_GetTick>
 8003bf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	88fa      	ldrh	r2, [r7, #6]
 8003bfc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	88fa      	ldrh	r2, [r7, #6]
 8003c04:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c10:	d108      	bne.n	8003c24 <HAL_UART_Transmit+0x68>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d104      	bne.n	8003c24 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	61bb      	str	r3, [r7, #24]
 8003c22:	e003      	b.n	8003c2c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c2c:	e02f      	b.n	8003c8e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2200      	movs	r2, #0
 8003c36:	2180      	movs	r1, #128	@ 0x80
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f000 fd13 	bl	8004664 <UART_WaitOnFlagUntilTimeout>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d004      	beq.n	8003c4e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2220      	movs	r2, #32
 8003c48:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e03b      	b.n	8003cc6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10b      	bne.n	8003c6c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	881a      	ldrh	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c60:	b292      	uxth	r2, r2
 8003c62:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	3302      	adds	r3, #2
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	e007      	b.n	8003c7c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	781a      	ldrb	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	3b01      	subs	r3, #1
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1c9      	bne.n	8003c2e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	2140      	movs	r1, #64	@ 0x40
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 fcdd 	bl	8004664 <UART_WaitOnFlagUntilTimeout>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d004      	beq.n	8003cba <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e005      	b.n	8003cc6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	e000      	b.n	8003cc6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003cc4:	2302      	movs	r3, #2
  }
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3720      	adds	r7, #32
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b08a      	sub	sp, #40	@ 0x28
 8003cd2:	af02      	add	r7, sp, #8
 8003cd4:	60f8      	str	r0, [r7, #12]
 8003cd6:	60b9      	str	r1, [r7, #8]
 8003cd8:	603b      	str	r3, [r7, #0]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ce4:	2b20      	cmp	r3, #32
 8003ce6:	f040 80b6 	bne.w	8003e56 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d002      	beq.n	8003cf6 <HAL_UART_Receive+0x28>
 8003cf0:	88fb      	ldrh	r3, [r7, #6]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e0ae      	b.n	8003e58 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2222      	movs	r2, #34	@ 0x22
 8003d06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d10:	f7fd fec2 	bl	8001a98 <HAL_GetTick>
 8003d14:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	88fa      	ldrh	r2, [r7, #6]
 8003d1a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	88fa      	ldrh	r2, [r7, #6]
 8003d22:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d2e:	d10e      	bne.n	8003d4e <HAL_UART_Receive+0x80>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d105      	bne.n	8003d44 <HAL_UART_Receive+0x76>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003d3e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d42:	e02d      	b.n	8003da0 <HAL_UART_Receive+0xd2>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	22ff      	movs	r2, #255	@ 0xff
 8003d48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d4c:	e028      	b.n	8003da0 <HAL_UART_Receive+0xd2>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10d      	bne.n	8003d72 <HAL_UART_Receive+0xa4>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d104      	bne.n	8003d68 <HAL_UART_Receive+0x9a>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	22ff      	movs	r2, #255	@ 0xff
 8003d62:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d66:	e01b      	b.n	8003da0 <HAL_UART_Receive+0xd2>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	227f      	movs	r2, #127	@ 0x7f
 8003d6c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d70:	e016      	b.n	8003da0 <HAL_UART_Receive+0xd2>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d7a:	d10d      	bne.n	8003d98 <HAL_UART_Receive+0xca>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d104      	bne.n	8003d8e <HAL_UART_Receive+0xc0>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	227f      	movs	r2, #127	@ 0x7f
 8003d88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d8c:	e008      	b.n	8003da0 <HAL_UART_Receive+0xd2>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	223f      	movs	r2, #63	@ 0x3f
 8003d92:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003d96:	e003      	b.n	8003da0 <HAL_UART_Receive+0xd2>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003da6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003db0:	d108      	bne.n	8003dc4 <HAL_UART_Receive+0xf6>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d104      	bne.n	8003dc4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	61bb      	str	r3, [r7, #24]
 8003dc2:	e003      	b.n	8003dcc <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003dcc:	e037      	b.n	8003e3e <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2120      	movs	r1, #32
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 fc43 	bl	8004664 <UART_WaitOnFlagUntilTimeout>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e033      	b.n	8003e58 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10c      	bne.n	8003e10 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	8a7b      	ldrh	r3, [r7, #18]
 8003e00:	4013      	ands	r3, r2
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	3302      	adds	r3, #2
 8003e0c:	61bb      	str	r3, [r7, #24]
 8003e0e:	e00d      	b.n	8003e2c <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	b2da      	uxtb	r2, r3
 8003e1a:	8a7b      	ldrh	r3, [r7, #18]
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	4013      	ands	r3, r2
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	3301      	adds	r3, #1
 8003e2a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1c1      	bne.n	8003dce <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8003e52:	2300      	movs	r3, #0
 8003e54:	e000      	b.n	8003e58 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8003e56:	2302      	movs	r3, #2
  }
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3720      	adds	r7, #32
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e64:	b08a      	sub	sp, #40	@ 0x28
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	689a      	ldr	r2, [r3, #8]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	431a      	orrs	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	69db      	ldr	r3, [r3, #28]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	4ba4      	ldr	r3, [pc, #656]	@ (8004120 <UART_SetConfig+0x2c0>)
 8003e90:	4013      	ands	r3, r2
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	6812      	ldr	r2, [r2, #0]
 8003e96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e98:	430b      	orrs	r3, r1
 8003e9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	68da      	ldr	r2, [r3, #12]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	699b      	ldr	r3, [r3, #24]
 8003eb6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a99      	ldr	r2, [pc, #612]	@ (8004124 <UART_SetConfig+0x2c4>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d004      	beq.n	8003ecc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003edc:	430a      	orrs	r2, r1
 8003ede:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a90      	ldr	r2, [pc, #576]	@ (8004128 <UART_SetConfig+0x2c8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d126      	bne.n	8003f38 <UART_SetConfig+0xd8>
 8003eea:	4b90      	ldr	r3, [pc, #576]	@ (800412c <UART_SetConfig+0x2cc>)
 8003eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef0:	f003 0303 	and.w	r3, r3, #3
 8003ef4:	2b03      	cmp	r3, #3
 8003ef6:	d81b      	bhi.n	8003f30 <UART_SetConfig+0xd0>
 8003ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8003f00 <UART_SetConfig+0xa0>)
 8003efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efe:	bf00      	nop
 8003f00:	08003f11 	.word	0x08003f11
 8003f04:	08003f21 	.word	0x08003f21
 8003f08:	08003f19 	.word	0x08003f19
 8003f0c:	08003f29 	.word	0x08003f29
 8003f10:	2301      	movs	r3, #1
 8003f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f16:	e116      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003f18:	2302      	movs	r3, #2
 8003f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f1e:	e112      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003f20:	2304      	movs	r3, #4
 8003f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f26:	e10e      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003f28:	2308      	movs	r3, #8
 8003f2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f2e:	e10a      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003f30:	2310      	movs	r3, #16
 8003f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f36:	e106      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a7c      	ldr	r2, [pc, #496]	@ (8004130 <UART_SetConfig+0x2d0>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d138      	bne.n	8003fb4 <UART_SetConfig+0x154>
 8003f42:	4b7a      	ldr	r3, [pc, #488]	@ (800412c <UART_SetConfig+0x2cc>)
 8003f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f48:	f003 030c 	and.w	r3, r3, #12
 8003f4c:	2b0c      	cmp	r3, #12
 8003f4e:	d82d      	bhi.n	8003fac <UART_SetConfig+0x14c>
 8003f50:	a201      	add	r2, pc, #4	@ (adr r2, 8003f58 <UART_SetConfig+0xf8>)
 8003f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f56:	bf00      	nop
 8003f58:	08003f8d 	.word	0x08003f8d
 8003f5c:	08003fad 	.word	0x08003fad
 8003f60:	08003fad 	.word	0x08003fad
 8003f64:	08003fad 	.word	0x08003fad
 8003f68:	08003f9d 	.word	0x08003f9d
 8003f6c:	08003fad 	.word	0x08003fad
 8003f70:	08003fad 	.word	0x08003fad
 8003f74:	08003fad 	.word	0x08003fad
 8003f78:	08003f95 	.word	0x08003f95
 8003f7c:	08003fad 	.word	0x08003fad
 8003f80:	08003fad 	.word	0x08003fad
 8003f84:	08003fad 	.word	0x08003fad
 8003f88:	08003fa5 	.word	0x08003fa5
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f92:	e0d8      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003f94:	2302      	movs	r3, #2
 8003f96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f9a:	e0d4      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003f9c:	2304      	movs	r3, #4
 8003f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fa2:	e0d0      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003fa4:	2308      	movs	r3, #8
 8003fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003faa:	e0cc      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003fac:	2310      	movs	r3, #16
 8003fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fb2:	e0c8      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a5e      	ldr	r2, [pc, #376]	@ (8004134 <UART_SetConfig+0x2d4>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d125      	bne.n	800400a <UART_SetConfig+0x1aa>
 8003fbe:	4b5b      	ldr	r3, [pc, #364]	@ (800412c <UART_SetConfig+0x2cc>)
 8003fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003fc8:	2b30      	cmp	r3, #48	@ 0x30
 8003fca:	d016      	beq.n	8003ffa <UART_SetConfig+0x19a>
 8003fcc:	2b30      	cmp	r3, #48	@ 0x30
 8003fce:	d818      	bhi.n	8004002 <UART_SetConfig+0x1a2>
 8003fd0:	2b20      	cmp	r3, #32
 8003fd2:	d00a      	beq.n	8003fea <UART_SetConfig+0x18a>
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d814      	bhi.n	8004002 <UART_SetConfig+0x1a2>
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <UART_SetConfig+0x182>
 8003fdc:	2b10      	cmp	r3, #16
 8003fde:	d008      	beq.n	8003ff2 <UART_SetConfig+0x192>
 8003fe0:	e00f      	b.n	8004002 <UART_SetConfig+0x1a2>
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fe8:	e0ad      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003fea:	2302      	movs	r3, #2
 8003fec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ff0:	e0a9      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003ff2:	2304      	movs	r3, #4
 8003ff4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ff8:	e0a5      	b.n	8004146 <UART_SetConfig+0x2e6>
 8003ffa:	2308      	movs	r3, #8
 8003ffc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004000:	e0a1      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004002:	2310      	movs	r3, #16
 8004004:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004008:	e09d      	b.n	8004146 <UART_SetConfig+0x2e6>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a4a      	ldr	r2, [pc, #296]	@ (8004138 <UART_SetConfig+0x2d8>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d125      	bne.n	8004060 <UART_SetConfig+0x200>
 8004014:	4b45      	ldr	r3, [pc, #276]	@ (800412c <UART_SetConfig+0x2cc>)
 8004016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800401a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800401e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004020:	d016      	beq.n	8004050 <UART_SetConfig+0x1f0>
 8004022:	2bc0      	cmp	r3, #192	@ 0xc0
 8004024:	d818      	bhi.n	8004058 <UART_SetConfig+0x1f8>
 8004026:	2b80      	cmp	r3, #128	@ 0x80
 8004028:	d00a      	beq.n	8004040 <UART_SetConfig+0x1e0>
 800402a:	2b80      	cmp	r3, #128	@ 0x80
 800402c:	d814      	bhi.n	8004058 <UART_SetConfig+0x1f8>
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <UART_SetConfig+0x1d8>
 8004032:	2b40      	cmp	r3, #64	@ 0x40
 8004034:	d008      	beq.n	8004048 <UART_SetConfig+0x1e8>
 8004036:	e00f      	b.n	8004058 <UART_SetConfig+0x1f8>
 8004038:	2300      	movs	r3, #0
 800403a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800403e:	e082      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004040:	2302      	movs	r3, #2
 8004042:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004046:	e07e      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004048:	2304      	movs	r3, #4
 800404a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800404e:	e07a      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004050:	2308      	movs	r3, #8
 8004052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004056:	e076      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004058:	2310      	movs	r3, #16
 800405a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800405e:	e072      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a35      	ldr	r2, [pc, #212]	@ (800413c <UART_SetConfig+0x2dc>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d12a      	bne.n	80040c0 <UART_SetConfig+0x260>
 800406a:	4b30      	ldr	r3, [pc, #192]	@ (800412c <UART_SetConfig+0x2cc>)
 800406c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004070:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004074:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004078:	d01a      	beq.n	80040b0 <UART_SetConfig+0x250>
 800407a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800407e:	d81b      	bhi.n	80040b8 <UART_SetConfig+0x258>
 8004080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004084:	d00c      	beq.n	80040a0 <UART_SetConfig+0x240>
 8004086:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800408a:	d815      	bhi.n	80040b8 <UART_SetConfig+0x258>
 800408c:	2b00      	cmp	r3, #0
 800408e:	d003      	beq.n	8004098 <UART_SetConfig+0x238>
 8004090:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004094:	d008      	beq.n	80040a8 <UART_SetConfig+0x248>
 8004096:	e00f      	b.n	80040b8 <UART_SetConfig+0x258>
 8004098:	2300      	movs	r3, #0
 800409a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800409e:	e052      	b.n	8004146 <UART_SetConfig+0x2e6>
 80040a0:	2302      	movs	r3, #2
 80040a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040a6:	e04e      	b.n	8004146 <UART_SetConfig+0x2e6>
 80040a8:	2304      	movs	r3, #4
 80040aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040ae:	e04a      	b.n	8004146 <UART_SetConfig+0x2e6>
 80040b0:	2308      	movs	r3, #8
 80040b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040b6:	e046      	b.n	8004146 <UART_SetConfig+0x2e6>
 80040b8:	2310      	movs	r3, #16
 80040ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040be:	e042      	b.n	8004146 <UART_SetConfig+0x2e6>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a17      	ldr	r2, [pc, #92]	@ (8004124 <UART_SetConfig+0x2c4>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d13a      	bne.n	8004140 <UART_SetConfig+0x2e0>
 80040ca:	4b18      	ldr	r3, [pc, #96]	@ (800412c <UART_SetConfig+0x2cc>)
 80040cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80040d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040d8:	d01a      	beq.n	8004110 <UART_SetConfig+0x2b0>
 80040da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040de:	d81b      	bhi.n	8004118 <UART_SetConfig+0x2b8>
 80040e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040e4:	d00c      	beq.n	8004100 <UART_SetConfig+0x2a0>
 80040e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040ea:	d815      	bhi.n	8004118 <UART_SetConfig+0x2b8>
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d003      	beq.n	80040f8 <UART_SetConfig+0x298>
 80040f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040f4:	d008      	beq.n	8004108 <UART_SetConfig+0x2a8>
 80040f6:	e00f      	b.n	8004118 <UART_SetConfig+0x2b8>
 80040f8:	2300      	movs	r3, #0
 80040fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040fe:	e022      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004100:	2302      	movs	r3, #2
 8004102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004106:	e01e      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004108:	2304      	movs	r3, #4
 800410a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800410e:	e01a      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004110:	2308      	movs	r3, #8
 8004112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004116:	e016      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004118:	2310      	movs	r3, #16
 800411a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800411e:	e012      	b.n	8004146 <UART_SetConfig+0x2e6>
 8004120:	efff69f3 	.word	0xefff69f3
 8004124:	40008000 	.word	0x40008000
 8004128:	40013800 	.word	0x40013800
 800412c:	40021000 	.word	0x40021000
 8004130:	40004400 	.word	0x40004400
 8004134:	40004800 	.word	0x40004800
 8004138:	40004c00 	.word	0x40004c00
 800413c:	40005000 	.word	0x40005000
 8004140:	2310      	movs	r3, #16
 8004142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a9f      	ldr	r2, [pc, #636]	@ (80043c8 <UART_SetConfig+0x568>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d17a      	bne.n	8004246 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004150:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004154:	2b08      	cmp	r3, #8
 8004156:	d824      	bhi.n	80041a2 <UART_SetConfig+0x342>
 8004158:	a201      	add	r2, pc, #4	@ (adr r2, 8004160 <UART_SetConfig+0x300>)
 800415a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800415e:	bf00      	nop
 8004160:	08004185 	.word	0x08004185
 8004164:	080041a3 	.word	0x080041a3
 8004168:	0800418d 	.word	0x0800418d
 800416c:	080041a3 	.word	0x080041a3
 8004170:	08004193 	.word	0x08004193
 8004174:	080041a3 	.word	0x080041a3
 8004178:	080041a3 	.word	0x080041a3
 800417c:	080041a3 	.word	0x080041a3
 8004180:	0800419b 	.word	0x0800419b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004184:	f7fe fd30 	bl	8002be8 <HAL_RCC_GetPCLK1Freq>
 8004188:	61f8      	str	r0, [r7, #28]
        break;
 800418a:	e010      	b.n	80041ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800418c:	4b8f      	ldr	r3, [pc, #572]	@ (80043cc <UART_SetConfig+0x56c>)
 800418e:	61fb      	str	r3, [r7, #28]
        break;
 8004190:	e00d      	b.n	80041ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004192:	f7fe fc91 	bl	8002ab8 <HAL_RCC_GetSysClockFreq>
 8004196:	61f8      	str	r0, [r7, #28]
        break;
 8004198:	e009      	b.n	80041ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800419a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800419e:	61fb      	str	r3, [r7, #28]
        break;
 80041a0:	e005      	b.n	80041ae <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80041a2:	2300      	movs	r3, #0
 80041a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80041ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f000 80fb 	beq.w	80043ac <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	685a      	ldr	r2, [r3, #4]
 80041ba:	4613      	mov	r3, r2
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	4413      	add	r3, r2
 80041c0:	69fa      	ldr	r2, [r7, #28]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d305      	bcc.n	80041d2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d903      	bls.n	80041da <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80041d8:	e0e8      	b.n	80043ac <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	2200      	movs	r2, #0
 80041de:	461c      	mov	r4, r3
 80041e0:	4615      	mov	r5, r2
 80041e2:	f04f 0200 	mov.w	r2, #0
 80041e6:	f04f 0300 	mov.w	r3, #0
 80041ea:	022b      	lsls	r3, r5, #8
 80041ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80041f0:	0222      	lsls	r2, r4, #8
 80041f2:	68f9      	ldr	r1, [r7, #12]
 80041f4:	6849      	ldr	r1, [r1, #4]
 80041f6:	0849      	lsrs	r1, r1, #1
 80041f8:	2000      	movs	r0, #0
 80041fa:	4688      	mov	r8, r1
 80041fc:	4681      	mov	r9, r0
 80041fe:	eb12 0a08 	adds.w	sl, r2, r8
 8004202:	eb43 0b09 	adc.w	fp, r3, r9
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	603b      	str	r3, [r7, #0]
 800420e:	607a      	str	r2, [r7, #4]
 8004210:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004214:	4650      	mov	r0, sl
 8004216:	4659      	mov	r1, fp
 8004218:	f7fc fcc6 	bl	8000ba8 <__aeabi_uldivmod>
 800421c:	4602      	mov	r2, r0
 800421e:	460b      	mov	r3, r1
 8004220:	4613      	mov	r3, r2
 8004222:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800422a:	d308      	bcc.n	800423e <UART_SetConfig+0x3de>
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004232:	d204      	bcs.n	800423e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	60da      	str	r2, [r3, #12]
 800423c:	e0b6      	b.n	80043ac <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004244:	e0b2      	b.n	80043ac <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800424e:	d15e      	bne.n	800430e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004250:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004254:	2b08      	cmp	r3, #8
 8004256:	d828      	bhi.n	80042aa <UART_SetConfig+0x44a>
 8004258:	a201      	add	r2, pc, #4	@ (adr r2, 8004260 <UART_SetConfig+0x400>)
 800425a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425e:	bf00      	nop
 8004260:	08004285 	.word	0x08004285
 8004264:	0800428d 	.word	0x0800428d
 8004268:	08004295 	.word	0x08004295
 800426c:	080042ab 	.word	0x080042ab
 8004270:	0800429b 	.word	0x0800429b
 8004274:	080042ab 	.word	0x080042ab
 8004278:	080042ab 	.word	0x080042ab
 800427c:	080042ab 	.word	0x080042ab
 8004280:	080042a3 	.word	0x080042a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004284:	f7fe fcb0 	bl	8002be8 <HAL_RCC_GetPCLK1Freq>
 8004288:	61f8      	str	r0, [r7, #28]
        break;
 800428a:	e014      	b.n	80042b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800428c:	f7fe fcc2 	bl	8002c14 <HAL_RCC_GetPCLK2Freq>
 8004290:	61f8      	str	r0, [r7, #28]
        break;
 8004292:	e010      	b.n	80042b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004294:	4b4d      	ldr	r3, [pc, #308]	@ (80043cc <UART_SetConfig+0x56c>)
 8004296:	61fb      	str	r3, [r7, #28]
        break;
 8004298:	e00d      	b.n	80042b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800429a:	f7fe fc0d 	bl	8002ab8 <HAL_RCC_GetSysClockFreq>
 800429e:	61f8      	str	r0, [r7, #28]
        break;
 80042a0:	e009      	b.n	80042b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042a6:	61fb      	str	r3, [r7, #28]
        break;
 80042a8:	e005      	b.n	80042b6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80042aa:	2300      	movs	r3, #0
 80042ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80042b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d077      	beq.n	80043ac <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	005a      	lsls	r2, r3, #1
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	085b      	lsrs	r3, r3, #1
 80042c6:	441a      	add	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	2b0f      	cmp	r3, #15
 80042d6:	d916      	bls.n	8004306 <UART_SetConfig+0x4a6>
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042de:	d212      	bcs.n	8004306 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	f023 030f 	bic.w	r3, r3, #15
 80042e8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	085b      	lsrs	r3, r3, #1
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	8afb      	ldrh	r3, [r7, #22]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	8afa      	ldrh	r2, [r7, #22]
 8004302:	60da      	str	r2, [r3, #12]
 8004304:	e052      	b.n	80043ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800430c:	e04e      	b.n	80043ac <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800430e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004312:	2b08      	cmp	r3, #8
 8004314:	d827      	bhi.n	8004366 <UART_SetConfig+0x506>
 8004316:	a201      	add	r2, pc, #4	@ (adr r2, 800431c <UART_SetConfig+0x4bc>)
 8004318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800431c:	08004341 	.word	0x08004341
 8004320:	08004349 	.word	0x08004349
 8004324:	08004351 	.word	0x08004351
 8004328:	08004367 	.word	0x08004367
 800432c:	08004357 	.word	0x08004357
 8004330:	08004367 	.word	0x08004367
 8004334:	08004367 	.word	0x08004367
 8004338:	08004367 	.word	0x08004367
 800433c:	0800435f 	.word	0x0800435f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004340:	f7fe fc52 	bl	8002be8 <HAL_RCC_GetPCLK1Freq>
 8004344:	61f8      	str	r0, [r7, #28]
        break;
 8004346:	e014      	b.n	8004372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004348:	f7fe fc64 	bl	8002c14 <HAL_RCC_GetPCLK2Freq>
 800434c:	61f8      	str	r0, [r7, #28]
        break;
 800434e:	e010      	b.n	8004372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004350:	4b1e      	ldr	r3, [pc, #120]	@ (80043cc <UART_SetConfig+0x56c>)
 8004352:	61fb      	str	r3, [r7, #28]
        break;
 8004354:	e00d      	b.n	8004372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004356:	f7fe fbaf 	bl	8002ab8 <HAL_RCC_GetSysClockFreq>
 800435a:	61f8      	str	r0, [r7, #28]
        break;
 800435c:	e009      	b.n	8004372 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800435e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004362:	61fb      	str	r3, [r7, #28]
        break;
 8004364:	e005      	b.n	8004372 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004366:	2300      	movs	r3, #0
 8004368:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004370:	bf00      	nop
    }

    if (pclk != 0U)
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d019      	beq.n	80043ac <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	085a      	lsrs	r2, r3, #1
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	441a      	add	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	fbb2 f3f3 	udiv	r3, r2, r3
 800438a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	2b0f      	cmp	r3, #15
 8004390:	d909      	bls.n	80043a6 <UART_SetConfig+0x546>
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004398:	d205      	bcs.n	80043a6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	b29a      	uxth	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	60da      	str	r2, [r3, #12]
 80043a4:	e002      	b.n	80043ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80043b8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3728      	adds	r7, #40	@ 0x28
 80043c0:	46bd      	mov	sp, r7
 80043c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043c6:	bf00      	nop
 80043c8:	40008000 	.word	0x40008000
 80043cc:	00f42400 	.word	0x00f42400

080043d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043dc:	f003 0308 	and.w	r3, r3, #8
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d00a      	beq.n	80043fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	430a      	orrs	r2, r1
 80043f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00a      	beq.n	800441c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	430a      	orrs	r2, r1
 800441a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00a      	beq.n	800443e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	430a      	orrs	r2, r1
 800443c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004442:	f003 0304 	and.w	r3, r3, #4
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00a      	beq.n	8004460 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	430a      	orrs	r2, r1
 800445e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	f003 0310 	and.w	r3, r3, #16
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00a      	beq.n	8004482 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	430a      	orrs	r2, r1
 8004480:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004486:	f003 0320 	and.w	r3, r3, #32
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	430a      	orrs	r2, r1
 80044a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d01a      	beq.n	80044e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	430a      	orrs	r2, r1
 80044c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044ce:	d10a      	bne.n	80044e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	430a      	orrs	r2, r1
 80044e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00a      	beq.n	8004508 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	605a      	str	r2, [r3, #4]
  }
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b098      	sub	sp, #96	@ 0x60
 8004518:	af02      	add	r7, sp, #8
 800451a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004524:	f7fd fab8 	bl	8001a98 <HAL_GetTick>
 8004528:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0308 	and.w	r3, r3, #8
 8004534:	2b08      	cmp	r3, #8
 8004536:	d12e      	bne.n	8004596 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004538:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004540:	2200      	movs	r2, #0
 8004542:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f88c 	bl	8004664 <UART_WaitOnFlagUntilTimeout>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d021      	beq.n	8004596 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800455a:	e853 3f00 	ldrex	r3, [r3]
 800455e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004562:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004566:	653b      	str	r3, [r7, #80]	@ 0x50
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	461a      	mov	r2, r3
 800456e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004570:	647b      	str	r3, [r7, #68]	@ 0x44
 8004572:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004574:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004576:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004578:	e841 2300 	strex	r3, r2, [r1]
 800457c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800457e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1e6      	bne.n	8004552 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2220      	movs	r2, #32
 8004588:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e062      	b.n	800465c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0304 	and.w	r3, r3, #4
 80045a0:	2b04      	cmp	r3, #4
 80045a2:	d149      	bne.n	8004638 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045ac:	2200      	movs	r2, #0
 80045ae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f856 	bl	8004664 <UART_WaitOnFlagUntilTimeout>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d03c      	beq.n	8004638 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c6:	e853 3f00 	ldrex	r3, [r3]
 80045ca:	623b      	str	r3, [r7, #32]
   return(result);
 80045cc:	6a3b      	ldr	r3, [r7, #32]
 80045ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	461a      	mov	r2, r3
 80045da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80045de:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045e4:	e841 2300 	strex	r3, r2, [r1]
 80045e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1e6      	bne.n	80045be <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	3308      	adds	r3, #8
 80045f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	e853 3f00 	ldrex	r3, [r3]
 80045fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f023 0301 	bic.w	r3, r3, #1
 8004606:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	3308      	adds	r3, #8
 800460e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004610:	61fa      	str	r2, [r7, #28]
 8004612:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004614:	69b9      	ldr	r1, [r7, #24]
 8004616:	69fa      	ldr	r2, [r7, #28]
 8004618:	e841 2300 	strex	r3, r2, [r1]
 800461c:	617b      	str	r3, [r7, #20]
   return(result);
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1e5      	bne.n	80045f0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2220      	movs	r2, #32
 8004628:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e011      	b.n	800465c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2220      	movs	r2, #32
 800463c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3758      	adds	r7, #88	@ 0x58
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	603b      	str	r3, [r7, #0]
 8004670:	4613      	mov	r3, r2
 8004672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004674:	e04f      	b.n	8004716 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467c:	d04b      	beq.n	8004716 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800467e:	f7fd fa0b 	bl	8001a98 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	69ba      	ldr	r2, [r7, #24]
 800468a:	429a      	cmp	r2, r3
 800468c:	d302      	bcc.n	8004694 <UART_WaitOnFlagUntilTimeout+0x30>
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e04e      	b.n	8004736 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0304 	and.w	r3, r3, #4
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d037      	beq.n	8004716 <UART_WaitOnFlagUntilTimeout+0xb2>
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	2b80      	cmp	r3, #128	@ 0x80
 80046aa:	d034      	beq.n	8004716 <UART_WaitOnFlagUntilTimeout+0xb2>
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	2b40      	cmp	r3, #64	@ 0x40
 80046b0:	d031      	beq.n	8004716 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	69db      	ldr	r3, [r3, #28]
 80046b8:	f003 0308 	and.w	r3, r3, #8
 80046bc:	2b08      	cmp	r3, #8
 80046be:	d110      	bne.n	80046e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2208      	movs	r2, #8
 80046c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f000 f838 	bl	800473e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2208      	movs	r2, #8
 80046d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e029      	b.n	8004736 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69db      	ldr	r3, [r3, #28]
 80046e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046f0:	d111      	bne.n	8004716 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80046fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046fc:	68f8      	ldr	r0, [r7, #12]
 80046fe:	f000 f81e 	bl	800473e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2220      	movs	r2, #32
 8004706:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e00f      	b.n	8004736 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	69da      	ldr	r2, [r3, #28]
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	4013      	ands	r3, r2
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	429a      	cmp	r2, r3
 8004724:	bf0c      	ite	eq
 8004726:	2301      	moveq	r3, #1
 8004728:	2300      	movne	r3, #0
 800472a:	b2db      	uxtb	r3, r3
 800472c:	461a      	mov	r2, r3
 800472e:	79fb      	ldrb	r3, [r7, #7]
 8004730:	429a      	cmp	r2, r3
 8004732:	d0a0      	beq.n	8004676 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800473e:	b480      	push	{r7}
 8004740:	b095      	sub	sp, #84	@ 0x54
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800474c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800474e:	e853 3f00 	ldrex	r3, [r3]
 8004752:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004756:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800475a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	461a      	mov	r2, r3
 8004762:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004764:	643b      	str	r3, [r7, #64]	@ 0x40
 8004766:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004768:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800476a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800476c:	e841 2300 	strex	r3, r2, [r1]
 8004770:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004774:	2b00      	cmp	r3, #0
 8004776:	d1e6      	bne.n	8004746 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	3308      	adds	r3, #8
 800477e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004780:	6a3b      	ldr	r3, [r7, #32]
 8004782:	e853 3f00 	ldrex	r3, [r3]
 8004786:	61fb      	str	r3, [r7, #28]
   return(result);
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	f023 0301 	bic.w	r3, r3, #1
 800478e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3308      	adds	r3, #8
 8004796:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004798:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800479a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800479c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800479e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047a0:	e841 2300 	strex	r3, r2, [r1]
 80047a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1e5      	bne.n	8004778 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d118      	bne.n	80047e6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	e853 3f00 	ldrex	r3, [r3]
 80047c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	f023 0310 	bic.w	r3, r3, #16
 80047c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	461a      	mov	r2, r3
 80047d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047d2:	61bb      	str	r3, [r7, #24]
 80047d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d6:	6979      	ldr	r1, [r7, #20]
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	e841 2300 	strex	r3, r2, [r1]
 80047de:	613b      	str	r3, [r7, #16]
   return(result);
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1e6      	bne.n	80047b4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2220      	movs	r2, #32
 80047ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80047fa:	bf00      	nop
 80047fc:	3754      	adds	r7, #84	@ 0x54
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <__cvt>:
 8004806:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800480a:	ec57 6b10 	vmov	r6, r7, d0
 800480e:	2f00      	cmp	r7, #0
 8004810:	460c      	mov	r4, r1
 8004812:	4619      	mov	r1, r3
 8004814:	463b      	mov	r3, r7
 8004816:	bfbb      	ittet	lt
 8004818:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800481c:	461f      	movlt	r7, r3
 800481e:	2300      	movge	r3, #0
 8004820:	232d      	movlt	r3, #45	@ 0x2d
 8004822:	700b      	strb	r3, [r1, #0]
 8004824:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004826:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800482a:	4691      	mov	r9, r2
 800482c:	f023 0820 	bic.w	r8, r3, #32
 8004830:	bfbc      	itt	lt
 8004832:	4632      	movlt	r2, r6
 8004834:	4616      	movlt	r6, r2
 8004836:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800483a:	d005      	beq.n	8004848 <__cvt+0x42>
 800483c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004840:	d100      	bne.n	8004844 <__cvt+0x3e>
 8004842:	3401      	adds	r4, #1
 8004844:	2102      	movs	r1, #2
 8004846:	e000      	b.n	800484a <__cvt+0x44>
 8004848:	2103      	movs	r1, #3
 800484a:	ab03      	add	r3, sp, #12
 800484c:	9301      	str	r3, [sp, #4]
 800484e:	ab02      	add	r3, sp, #8
 8004850:	9300      	str	r3, [sp, #0]
 8004852:	ec47 6b10 	vmov	d0, r6, r7
 8004856:	4653      	mov	r3, sl
 8004858:	4622      	mov	r2, r4
 800485a:	f000 ff3d 	bl	80056d8 <_dtoa_r>
 800485e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004862:	4605      	mov	r5, r0
 8004864:	d119      	bne.n	800489a <__cvt+0x94>
 8004866:	f019 0f01 	tst.w	r9, #1
 800486a:	d00e      	beq.n	800488a <__cvt+0x84>
 800486c:	eb00 0904 	add.w	r9, r0, r4
 8004870:	2200      	movs	r2, #0
 8004872:	2300      	movs	r3, #0
 8004874:	4630      	mov	r0, r6
 8004876:	4639      	mov	r1, r7
 8004878:	f7fc f926 	bl	8000ac8 <__aeabi_dcmpeq>
 800487c:	b108      	cbz	r0, 8004882 <__cvt+0x7c>
 800487e:	f8cd 900c 	str.w	r9, [sp, #12]
 8004882:	2230      	movs	r2, #48	@ 0x30
 8004884:	9b03      	ldr	r3, [sp, #12]
 8004886:	454b      	cmp	r3, r9
 8004888:	d31e      	bcc.n	80048c8 <__cvt+0xc2>
 800488a:	9b03      	ldr	r3, [sp, #12]
 800488c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800488e:	1b5b      	subs	r3, r3, r5
 8004890:	4628      	mov	r0, r5
 8004892:	6013      	str	r3, [r2, #0]
 8004894:	b004      	add	sp, #16
 8004896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800489a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800489e:	eb00 0904 	add.w	r9, r0, r4
 80048a2:	d1e5      	bne.n	8004870 <__cvt+0x6a>
 80048a4:	7803      	ldrb	r3, [r0, #0]
 80048a6:	2b30      	cmp	r3, #48	@ 0x30
 80048a8:	d10a      	bne.n	80048c0 <__cvt+0xba>
 80048aa:	2200      	movs	r2, #0
 80048ac:	2300      	movs	r3, #0
 80048ae:	4630      	mov	r0, r6
 80048b0:	4639      	mov	r1, r7
 80048b2:	f7fc f909 	bl	8000ac8 <__aeabi_dcmpeq>
 80048b6:	b918      	cbnz	r0, 80048c0 <__cvt+0xba>
 80048b8:	f1c4 0401 	rsb	r4, r4, #1
 80048bc:	f8ca 4000 	str.w	r4, [sl]
 80048c0:	f8da 3000 	ldr.w	r3, [sl]
 80048c4:	4499      	add	r9, r3
 80048c6:	e7d3      	b.n	8004870 <__cvt+0x6a>
 80048c8:	1c59      	adds	r1, r3, #1
 80048ca:	9103      	str	r1, [sp, #12]
 80048cc:	701a      	strb	r2, [r3, #0]
 80048ce:	e7d9      	b.n	8004884 <__cvt+0x7e>

080048d0 <__exponent>:
 80048d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048d2:	2900      	cmp	r1, #0
 80048d4:	bfba      	itte	lt
 80048d6:	4249      	neglt	r1, r1
 80048d8:	232d      	movlt	r3, #45	@ 0x2d
 80048da:	232b      	movge	r3, #43	@ 0x2b
 80048dc:	2909      	cmp	r1, #9
 80048de:	7002      	strb	r2, [r0, #0]
 80048e0:	7043      	strb	r3, [r0, #1]
 80048e2:	dd29      	ble.n	8004938 <__exponent+0x68>
 80048e4:	f10d 0307 	add.w	r3, sp, #7
 80048e8:	461d      	mov	r5, r3
 80048ea:	270a      	movs	r7, #10
 80048ec:	461a      	mov	r2, r3
 80048ee:	fbb1 f6f7 	udiv	r6, r1, r7
 80048f2:	fb07 1416 	mls	r4, r7, r6, r1
 80048f6:	3430      	adds	r4, #48	@ 0x30
 80048f8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80048fc:	460c      	mov	r4, r1
 80048fe:	2c63      	cmp	r4, #99	@ 0x63
 8004900:	f103 33ff 	add.w	r3, r3, #4294967295
 8004904:	4631      	mov	r1, r6
 8004906:	dcf1      	bgt.n	80048ec <__exponent+0x1c>
 8004908:	3130      	adds	r1, #48	@ 0x30
 800490a:	1e94      	subs	r4, r2, #2
 800490c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004910:	1c41      	adds	r1, r0, #1
 8004912:	4623      	mov	r3, r4
 8004914:	42ab      	cmp	r3, r5
 8004916:	d30a      	bcc.n	800492e <__exponent+0x5e>
 8004918:	f10d 0309 	add.w	r3, sp, #9
 800491c:	1a9b      	subs	r3, r3, r2
 800491e:	42ac      	cmp	r4, r5
 8004920:	bf88      	it	hi
 8004922:	2300      	movhi	r3, #0
 8004924:	3302      	adds	r3, #2
 8004926:	4403      	add	r3, r0
 8004928:	1a18      	subs	r0, r3, r0
 800492a:	b003      	add	sp, #12
 800492c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800492e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004932:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004936:	e7ed      	b.n	8004914 <__exponent+0x44>
 8004938:	2330      	movs	r3, #48	@ 0x30
 800493a:	3130      	adds	r1, #48	@ 0x30
 800493c:	7083      	strb	r3, [r0, #2]
 800493e:	70c1      	strb	r1, [r0, #3]
 8004940:	1d03      	adds	r3, r0, #4
 8004942:	e7f1      	b.n	8004928 <__exponent+0x58>

08004944 <_printf_float>:
 8004944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004948:	b08d      	sub	sp, #52	@ 0x34
 800494a:	460c      	mov	r4, r1
 800494c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004950:	4616      	mov	r6, r2
 8004952:	461f      	mov	r7, r3
 8004954:	4605      	mov	r5, r0
 8004956:	f000 fdbf 	bl	80054d8 <_localeconv_r>
 800495a:	6803      	ldr	r3, [r0, #0]
 800495c:	9304      	str	r3, [sp, #16]
 800495e:	4618      	mov	r0, r3
 8004960:	f7fb fc86 	bl	8000270 <strlen>
 8004964:	2300      	movs	r3, #0
 8004966:	930a      	str	r3, [sp, #40]	@ 0x28
 8004968:	f8d8 3000 	ldr.w	r3, [r8]
 800496c:	9005      	str	r0, [sp, #20]
 800496e:	3307      	adds	r3, #7
 8004970:	f023 0307 	bic.w	r3, r3, #7
 8004974:	f103 0208 	add.w	r2, r3, #8
 8004978:	f894 a018 	ldrb.w	sl, [r4, #24]
 800497c:	f8d4 b000 	ldr.w	fp, [r4]
 8004980:	f8c8 2000 	str.w	r2, [r8]
 8004984:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004988:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800498c:	9307      	str	r3, [sp, #28]
 800498e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004992:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004996:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800499a:	4b9c      	ldr	r3, [pc, #624]	@ (8004c0c <_printf_float+0x2c8>)
 800499c:	f04f 32ff 	mov.w	r2, #4294967295
 80049a0:	f7fc f8c4 	bl	8000b2c <__aeabi_dcmpun>
 80049a4:	bb70      	cbnz	r0, 8004a04 <_printf_float+0xc0>
 80049a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049aa:	4b98      	ldr	r3, [pc, #608]	@ (8004c0c <_printf_float+0x2c8>)
 80049ac:	f04f 32ff 	mov.w	r2, #4294967295
 80049b0:	f7fc f89e 	bl	8000af0 <__aeabi_dcmple>
 80049b4:	bb30      	cbnz	r0, 8004a04 <_printf_float+0xc0>
 80049b6:	2200      	movs	r2, #0
 80049b8:	2300      	movs	r3, #0
 80049ba:	4640      	mov	r0, r8
 80049bc:	4649      	mov	r1, r9
 80049be:	f7fc f88d 	bl	8000adc <__aeabi_dcmplt>
 80049c2:	b110      	cbz	r0, 80049ca <_printf_float+0x86>
 80049c4:	232d      	movs	r3, #45	@ 0x2d
 80049c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049ca:	4a91      	ldr	r2, [pc, #580]	@ (8004c10 <_printf_float+0x2cc>)
 80049cc:	4b91      	ldr	r3, [pc, #580]	@ (8004c14 <_printf_float+0x2d0>)
 80049ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80049d2:	bf94      	ite	ls
 80049d4:	4690      	movls	r8, r2
 80049d6:	4698      	movhi	r8, r3
 80049d8:	2303      	movs	r3, #3
 80049da:	6123      	str	r3, [r4, #16]
 80049dc:	f02b 0304 	bic.w	r3, fp, #4
 80049e0:	6023      	str	r3, [r4, #0]
 80049e2:	f04f 0900 	mov.w	r9, #0
 80049e6:	9700      	str	r7, [sp, #0]
 80049e8:	4633      	mov	r3, r6
 80049ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80049ec:	4621      	mov	r1, r4
 80049ee:	4628      	mov	r0, r5
 80049f0:	f000 f9d2 	bl	8004d98 <_printf_common>
 80049f4:	3001      	adds	r0, #1
 80049f6:	f040 808d 	bne.w	8004b14 <_printf_float+0x1d0>
 80049fa:	f04f 30ff 	mov.w	r0, #4294967295
 80049fe:	b00d      	add	sp, #52	@ 0x34
 8004a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a04:	4642      	mov	r2, r8
 8004a06:	464b      	mov	r3, r9
 8004a08:	4640      	mov	r0, r8
 8004a0a:	4649      	mov	r1, r9
 8004a0c:	f7fc f88e 	bl	8000b2c <__aeabi_dcmpun>
 8004a10:	b140      	cbz	r0, 8004a24 <_printf_float+0xe0>
 8004a12:	464b      	mov	r3, r9
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	bfbc      	itt	lt
 8004a18:	232d      	movlt	r3, #45	@ 0x2d
 8004a1a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004a1e:	4a7e      	ldr	r2, [pc, #504]	@ (8004c18 <_printf_float+0x2d4>)
 8004a20:	4b7e      	ldr	r3, [pc, #504]	@ (8004c1c <_printf_float+0x2d8>)
 8004a22:	e7d4      	b.n	80049ce <_printf_float+0x8a>
 8004a24:	6863      	ldr	r3, [r4, #4]
 8004a26:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004a2a:	9206      	str	r2, [sp, #24]
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	d13b      	bne.n	8004aa8 <_printf_float+0x164>
 8004a30:	2306      	movs	r3, #6
 8004a32:	6063      	str	r3, [r4, #4]
 8004a34:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004a38:	2300      	movs	r3, #0
 8004a3a:	6022      	str	r2, [r4, #0]
 8004a3c:	9303      	str	r3, [sp, #12]
 8004a3e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004a40:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004a44:	ab09      	add	r3, sp, #36	@ 0x24
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	6861      	ldr	r1, [r4, #4]
 8004a4a:	ec49 8b10 	vmov	d0, r8, r9
 8004a4e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004a52:	4628      	mov	r0, r5
 8004a54:	f7ff fed7 	bl	8004806 <__cvt>
 8004a58:	9b06      	ldr	r3, [sp, #24]
 8004a5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004a5c:	2b47      	cmp	r3, #71	@ 0x47
 8004a5e:	4680      	mov	r8, r0
 8004a60:	d129      	bne.n	8004ab6 <_printf_float+0x172>
 8004a62:	1cc8      	adds	r0, r1, #3
 8004a64:	db02      	blt.n	8004a6c <_printf_float+0x128>
 8004a66:	6863      	ldr	r3, [r4, #4]
 8004a68:	4299      	cmp	r1, r3
 8004a6a:	dd41      	ble.n	8004af0 <_printf_float+0x1ac>
 8004a6c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004a70:	fa5f fa8a 	uxtb.w	sl, sl
 8004a74:	3901      	subs	r1, #1
 8004a76:	4652      	mov	r2, sl
 8004a78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004a7c:	9109      	str	r1, [sp, #36]	@ 0x24
 8004a7e:	f7ff ff27 	bl	80048d0 <__exponent>
 8004a82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004a84:	1813      	adds	r3, r2, r0
 8004a86:	2a01      	cmp	r2, #1
 8004a88:	4681      	mov	r9, r0
 8004a8a:	6123      	str	r3, [r4, #16]
 8004a8c:	dc02      	bgt.n	8004a94 <_printf_float+0x150>
 8004a8e:	6822      	ldr	r2, [r4, #0]
 8004a90:	07d2      	lsls	r2, r2, #31
 8004a92:	d501      	bpl.n	8004a98 <_printf_float+0x154>
 8004a94:	3301      	adds	r3, #1
 8004a96:	6123      	str	r3, [r4, #16]
 8004a98:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d0a2      	beq.n	80049e6 <_printf_float+0xa2>
 8004aa0:	232d      	movs	r3, #45	@ 0x2d
 8004aa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004aa6:	e79e      	b.n	80049e6 <_printf_float+0xa2>
 8004aa8:	9a06      	ldr	r2, [sp, #24]
 8004aaa:	2a47      	cmp	r2, #71	@ 0x47
 8004aac:	d1c2      	bne.n	8004a34 <_printf_float+0xf0>
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1c0      	bne.n	8004a34 <_printf_float+0xf0>
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e7bd      	b.n	8004a32 <_printf_float+0xee>
 8004ab6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004aba:	d9db      	bls.n	8004a74 <_printf_float+0x130>
 8004abc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004ac0:	d118      	bne.n	8004af4 <_printf_float+0x1b0>
 8004ac2:	2900      	cmp	r1, #0
 8004ac4:	6863      	ldr	r3, [r4, #4]
 8004ac6:	dd0b      	ble.n	8004ae0 <_printf_float+0x19c>
 8004ac8:	6121      	str	r1, [r4, #16]
 8004aca:	b913      	cbnz	r3, 8004ad2 <_printf_float+0x18e>
 8004acc:	6822      	ldr	r2, [r4, #0]
 8004ace:	07d0      	lsls	r0, r2, #31
 8004ad0:	d502      	bpl.n	8004ad8 <_printf_float+0x194>
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	440b      	add	r3, r1
 8004ad6:	6123      	str	r3, [r4, #16]
 8004ad8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004ada:	f04f 0900 	mov.w	r9, #0
 8004ade:	e7db      	b.n	8004a98 <_printf_float+0x154>
 8004ae0:	b913      	cbnz	r3, 8004ae8 <_printf_float+0x1a4>
 8004ae2:	6822      	ldr	r2, [r4, #0]
 8004ae4:	07d2      	lsls	r2, r2, #31
 8004ae6:	d501      	bpl.n	8004aec <_printf_float+0x1a8>
 8004ae8:	3302      	adds	r3, #2
 8004aea:	e7f4      	b.n	8004ad6 <_printf_float+0x192>
 8004aec:	2301      	movs	r3, #1
 8004aee:	e7f2      	b.n	8004ad6 <_printf_float+0x192>
 8004af0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004af4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004af6:	4299      	cmp	r1, r3
 8004af8:	db05      	blt.n	8004b06 <_printf_float+0x1c2>
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	6121      	str	r1, [r4, #16]
 8004afe:	07d8      	lsls	r0, r3, #31
 8004b00:	d5ea      	bpl.n	8004ad8 <_printf_float+0x194>
 8004b02:	1c4b      	adds	r3, r1, #1
 8004b04:	e7e7      	b.n	8004ad6 <_printf_float+0x192>
 8004b06:	2900      	cmp	r1, #0
 8004b08:	bfd4      	ite	le
 8004b0a:	f1c1 0202 	rsble	r2, r1, #2
 8004b0e:	2201      	movgt	r2, #1
 8004b10:	4413      	add	r3, r2
 8004b12:	e7e0      	b.n	8004ad6 <_printf_float+0x192>
 8004b14:	6823      	ldr	r3, [r4, #0]
 8004b16:	055a      	lsls	r2, r3, #21
 8004b18:	d407      	bmi.n	8004b2a <_printf_float+0x1e6>
 8004b1a:	6923      	ldr	r3, [r4, #16]
 8004b1c:	4642      	mov	r2, r8
 8004b1e:	4631      	mov	r1, r6
 8004b20:	4628      	mov	r0, r5
 8004b22:	47b8      	blx	r7
 8004b24:	3001      	adds	r0, #1
 8004b26:	d12b      	bne.n	8004b80 <_printf_float+0x23c>
 8004b28:	e767      	b.n	80049fa <_printf_float+0xb6>
 8004b2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004b2e:	f240 80dd 	bls.w	8004cec <_printf_float+0x3a8>
 8004b32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004b36:	2200      	movs	r2, #0
 8004b38:	2300      	movs	r3, #0
 8004b3a:	f7fb ffc5 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b3e:	2800      	cmp	r0, #0
 8004b40:	d033      	beq.n	8004baa <_printf_float+0x266>
 8004b42:	4a37      	ldr	r2, [pc, #220]	@ (8004c20 <_printf_float+0x2dc>)
 8004b44:	2301      	movs	r3, #1
 8004b46:	4631      	mov	r1, r6
 8004b48:	4628      	mov	r0, r5
 8004b4a:	47b8      	blx	r7
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	f43f af54 	beq.w	80049fa <_printf_float+0xb6>
 8004b52:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004b56:	4543      	cmp	r3, r8
 8004b58:	db02      	blt.n	8004b60 <_printf_float+0x21c>
 8004b5a:	6823      	ldr	r3, [r4, #0]
 8004b5c:	07d8      	lsls	r0, r3, #31
 8004b5e:	d50f      	bpl.n	8004b80 <_printf_float+0x23c>
 8004b60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b64:	4631      	mov	r1, r6
 8004b66:	4628      	mov	r0, r5
 8004b68:	47b8      	blx	r7
 8004b6a:	3001      	adds	r0, #1
 8004b6c:	f43f af45 	beq.w	80049fa <_printf_float+0xb6>
 8004b70:	f04f 0900 	mov.w	r9, #0
 8004b74:	f108 38ff 	add.w	r8, r8, #4294967295
 8004b78:	f104 0a1a 	add.w	sl, r4, #26
 8004b7c:	45c8      	cmp	r8, r9
 8004b7e:	dc09      	bgt.n	8004b94 <_printf_float+0x250>
 8004b80:	6823      	ldr	r3, [r4, #0]
 8004b82:	079b      	lsls	r3, r3, #30
 8004b84:	f100 8103 	bmi.w	8004d8e <_printf_float+0x44a>
 8004b88:	68e0      	ldr	r0, [r4, #12]
 8004b8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b8c:	4298      	cmp	r0, r3
 8004b8e:	bfb8      	it	lt
 8004b90:	4618      	movlt	r0, r3
 8004b92:	e734      	b.n	80049fe <_printf_float+0xba>
 8004b94:	2301      	movs	r3, #1
 8004b96:	4652      	mov	r2, sl
 8004b98:	4631      	mov	r1, r6
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	47b8      	blx	r7
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	f43f af2b 	beq.w	80049fa <_printf_float+0xb6>
 8004ba4:	f109 0901 	add.w	r9, r9, #1
 8004ba8:	e7e8      	b.n	8004b7c <_printf_float+0x238>
 8004baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	dc39      	bgt.n	8004c24 <_printf_float+0x2e0>
 8004bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8004c20 <_printf_float+0x2dc>)
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	4631      	mov	r1, r6
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	47b8      	blx	r7
 8004bba:	3001      	adds	r0, #1
 8004bbc:	f43f af1d 	beq.w	80049fa <_printf_float+0xb6>
 8004bc0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004bc4:	ea59 0303 	orrs.w	r3, r9, r3
 8004bc8:	d102      	bne.n	8004bd0 <_printf_float+0x28c>
 8004bca:	6823      	ldr	r3, [r4, #0]
 8004bcc:	07d9      	lsls	r1, r3, #31
 8004bce:	d5d7      	bpl.n	8004b80 <_printf_float+0x23c>
 8004bd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bd4:	4631      	mov	r1, r6
 8004bd6:	4628      	mov	r0, r5
 8004bd8:	47b8      	blx	r7
 8004bda:	3001      	adds	r0, #1
 8004bdc:	f43f af0d 	beq.w	80049fa <_printf_float+0xb6>
 8004be0:	f04f 0a00 	mov.w	sl, #0
 8004be4:	f104 0b1a 	add.w	fp, r4, #26
 8004be8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bea:	425b      	negs	r3, r3
 8004bec:	4553      	cmp	r3, sl
 8004bee:	dc01      	bgt.n	8004bf4 <_printf_float+0x2b0>
 8004bf0:	464b      	mov	r3, r9
 8004bf2:	e793      	b.n	8004b1c <_printf_float+0x1d8>
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	465a      	mov	r2, fp
 8004bf8:	4631      	mov	r1, r6
 8004bfa:	4628      	mov	r0, r5
 8004bfc:	47b8      	blx	r7
 8004bfe:	3001      	adds	r0, #1
 8004c00:	f43f aefb 	beq.w	80049fa <_printf_float+0xb6>
 8004c04:	f10a 0a01 	add.w	sl, sl, #1
 8004c08:	e7ee      	b.n	8004be8 <_printf_float+0x2a4>
 8004c0a:	bf00      	nop
 8004c0c:	7fefffff 	.word	0x7fefffff
 8004c10:	08007288 	.word	0x08007288
 8004c14:	0800728c 	.word	0x0800728c
 8004c18:	08007290 	.word	0x08007290
 8004c1c:	08007294 	.word	0x08007294
 8004c20:	08007298 	.word	0x08007298
 8004c24:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004c26:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004c2a:	4553      	cmp	r3, sl
 8004c2c:	bfa8      	it	ge
 8004c2e:	4653      	movge	r3, sl
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	4699      	mov	r9, r3
 8004c34:	dc36      	bgt.n	8004ca4 <_printf_float+0x360>
 8004c36:	f04f 0b00 	mov.w	fp, #0
 8004c3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c3e:	f104 021a 	add.w	r2, r4, #26
 8004c42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004c44:	9306      	str	r3, [sp, #24]
 8004c46:	eba3 0309 	sub.w	r3, r3, r9
 8004c4a:	455b      	cmp	r3, fp
 8004c4c:	dc31      	bgt.n	8004cb2 <_printf_float+0x36e>
 8004c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c50:	459a      	cmp	sl, r3
 8004c52:	dc3a      	bgt.n	8004cca <_printf_float+0x386>
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	07da      	lsls	r2, r3, #31
 8004c58:	d437      	bmi.n	8004cca <_printf_float+0x386>
 8004c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c5c:	ebaa 0903 	sub.w	r9, sl, r3
 8004c60:	9b06      	ldr	r3, [sp, #24]
 8004c62:	ebaa 0303 	sub.w	r3, sl, r3
 8004c66:	4599      	cmp	r9, r3
 8004c68:	bfa8      	it	ge
 8004c6a:	4699      	movge	r9, r3
 8004c6c:	f1b9 0f00 	cmp.w	r9, #0
 8004c70:	dc33      	bgt.n	8004cda <_printf_float+0x396>
 8004c72:	f04f 0800 	mov.w	r8, #0
 8004c76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c7a:	f104 0b1a 	add.w	fp, r4, #26
 8004c7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c80:	ebaa 0303 	sub.w	r3, sl, r3
 8004c84:	eba3 0309 	sub.w	r3, r3, r9
 8004c88:	4543      	cmp	r3, r8
 8004c8a:	f77f af79 	ble.w	8004b80 <_printf_float+0x23c>
 8004c8e:	2301      	movs	r3, #1
 8004c90:	465a      	mov	r2, fp
 8004c92:	4631      	mov	r1, r6
 8004c94:	4628      	mov	r0, r5
 8004c96:	47b8      	blx	r7
 8004c98:	3001      	adds	r0, #1
 8004c9a:	f43f aeae 	beq.w	80049fa <_printf_float+0xb6>
 8004c9e:	f108 0801 	add.w	r8, r8, #1
 8004ca2:	e7ec      	b.n	8004c7e <_printf_float+0x33a>
 8004ca4:	4642      	mov	r2, r8
 8004ca6:	4631      	mov	r1, r6
 8004ca8:	4628      	mov	r0, r5
 8004caa:	47b8      	blx	r7
 8004cac:	3001      	adds	r0, #1
 8004cae:	d1c2      	bne.n	8004c36 <_printf_float+0x2f2>
 8004cb0:	e6a3      	b.n	80049fa <_printf_float+0xb6>
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	4631      	mov	r1, r6
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	9206      	str	r2, [sp, #24]
 8004cba:	47b8      	blx	r7
 8004cbc:	3001      	adds	r0, #1
 8004cbe:	f43f ae9c 	beq.w	80049fa <_printf_float+0xb6>
 8004cc2:	9a06      	ldr	r2, [sp, #24]
 8004cc4:	f10b 0b01 	add.w	fp, fp, #1
 8004cc8:	e7bb      	b.n	8004c42 <_printf_float+0x2fe>
 8004cca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cce:	4631      	mov	r1, r6
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	47b8      	blx	r7
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	d1c0      	bne.n	8004c5a <_printf_float+0x316>
 8004cd8:	e68f      	b.n	80049fa <_printf_float+0xb6>
 8004cda:	9a06      	ldr	r2, [sp, #24]
 8004cdc:	464b      	mov	r3, r9
 8004cde:	4442      	add	r2, r8
 8004ce0:	4631      	mov	r1, r6
 8004ce2:	4628      	mov	r0, r5
 8004ce4:	47b8      	blx	r7
 8004ce6:	3001      	adds	r0, #1
 8004ce8:	d1c3      	bne.n	8004c72 <_printf_float+0x32e>
 8004cea:	e686      	b.n	80049fa <_printf_float+0xb6>
 8004cec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004cf0:	f1ba 0f01 	cmp.w	sl, #1
 8004cf4:	dc01      	bgt.n	8004cfa <_printf_float+0x3b6>
 8004cf6:	07db      	lsls	r3, r3, #31
 8004cf8:	d536      	bpl.n	8004d68 <_printf_float+0x424>
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	4642      	mov	r2, r8
 8004cfe:	4631      	mov	r1, r6
 8004d00:	4628      	mov	r0, r5
 8004d02:	47b8      	blx	r7
 8004d04:	3001      	adds	r0, #1
 8004d06:	f43f ae78 	beq.w	80049fa <_printf_float+0xb6>
 8004d0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d0e:	4631      	mov	r1, r6
 8004d10:	4628      	mov	r0, r5
 8004d12:	47b8      	blx	r7
 8004d14:	3001      	adds	r0, #1
 8004d16:	f43f ae70 	beq.w	80049fa <_printf_float+0xb6>
 8004d1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004d1e:	2200      	movs	r2, #0
 8004d20:	2300      	movs	r3, #0
 8004d22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004d26:	f7fb fecf 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d2a:	b9c0      	cbnz	r0, 8004d5e <_printf_float+0x41a>
 8004d2c:	4653      	mov	r3, sl
 8004d2e:	f108 0201 	add.w	r2, r8, #1
 8004d32:	4631      	mov	r1, r6
 8004d34:	4628      	mov	r0, r5
 8004d36:	47b8      	blx	r7
 8004d38:	3001      	adds	r0, #1
 8004d3a:	d10c      	bne.n	8004d56 <_printf_float+0x412>
 8004d3c:	e65d      	b.n	80049fa <_printf_float+0xb6>
 8004d3e:	2301      	movs	r3, #1
 8004d40:	465a      	mov	r2, fp
 8004d42:	4631      	mov	r1, r6
 8004d44:	4628      	mov	r0, r5
 8004d46:	47b8      	blx	r7
 8004d48:	3001      	adds	r0, #1
 8004d4a:	f43f ae56 	beq.w	80049fa <_printf_float+0xb6>
 8004d4e:	f108 0801 	add.w	r8, r8, #1
 8004d52:	45d0      	cmp	r8, sl
 8004d54:	dbf3      	blt.n	8004d3e <_printf_float+0x3fa>
 8004d56:	464b      	mov	r3, r9
 8004d58:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004d5c:	e6df      	b.n	8004b1e <_printf_float+0x1da>
 8004d5e:	f04f 0800 	mov.w	r8, #0
 8004d62:	f104 0b1a 	add.w	fp, r4, #26
 8004d66:	e7f4      	b.n	8004d52 <_printf_float+0x40e>
 8004d68:	2301      	movs	r3, #1
 8004d6a:	4642      	mov	r2, r8
 8004d6c:	e7e1      	b.n	8004d32 <_printf_float+0x3ee>
 8004d6e:	2301      	movs	r3, #1
 8004d70:	464a      	mov	r2, r9
 8004d72:	4631      	mov	r1, r6
 8004d74:	4628      	mov	r0, r5
 8004d76:	47b8      	blx	r7
 8004d78:	3001      	adds	r0, #1
 8004d7a:	f43f ae3e 	beq.w	80049fa <_printf_float+0xb6>
 8004d7e:	f108 0801 	add.w	r8, r8, #1
 8004d82:	68e3      	ldr	r3, [r4, #12]
 8004d84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004d86:	1a5b      	subs	r3, r3, r1
 8004d88:	4543      	cmp	r3, r8
 8004d8a:	dcf0      	bgt.n	8004d6e <_printf_float+0x42a>
 8004d8c:	e6fc      	b.n	8004b88 <_printf_float+0x244>
 8004d8e:	f04f 0800 	mov.w	r8, #0
 8004d92:	f104 0919 	add.w	r9, r4, #25
 8004d96:	e7f4      	b.n	8004d82 <_printf_float+0x43e>

08004d98 <_printf_common>:
 8004d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d9c:	4616      	mov	r6, r2
 8004d9e:	4698      	mov	r8, r3
 8004da0:	688a      	ldr	r2, [r1, #8]
 8004da2:	690b      	ldr	r3, [r1, #16]
 8004da4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004da8:	4293      	cmp	r3, r2
 8004daa:	bfb8      	it	lt
 8004dac:	4613      	movlt	r3, r2
 8004dae:	6033      	str	r3, [r6, #0]
 8004db0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004db4:	4607      	mov	r7, r0
 8004db6:	460c      	mov	r4, r1
 8004db8:	b10a      	cbz	r2, 8004dbe <_printf_common+0x26>
 8004dba:	3301      	adds	r3, #1
 8004dbc:	6033      	str	r3, [r6, #0]
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	0699      	lsls	r1, r3, #26
 8004dc2:	bf42      	ittt	mi
 8004dc4:	6833      	ldrmi	r3, [r6, #0]
 8004dc6:	3302      	addmi	r3, #2
 8004dc8:	6033      	strmi	r3, [r6, #0]
 8004dca:	6825      	ldr	r5, [r4, #0]
 8004dcc:	f015 0506 	ands.w	r5, r5, #6
 8004dd0:	d106      	bne.n	8004de0 <_printf_common+0x48>
 8004dd2:	f104 0a19 	add.w	sl, r4, #25
 8004dd6:	68e3      	ldr	r3, [r4, #12]
 8004dd8:	6832      	ldr	r2, [r6, #0]
 8004dda:	1a9b      	subs	r3, r3, r2
 8004ddc:	42ab      	cmp	r3, r5
 8004dde:	dc26      	bgt.n	8004e2e <_printf_common+0x96>
 8004de0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004de4:	6822      	ldr	r2, [r4, #0]
 8004de6:	3b00      	subs	r3, #0
 8004de8:	bf18      	it	ne
 8004dea:	2301      	movne	r3, #1
 8004dec:	0692      	lsls	r2, r2, #26
 8004dee:	d42b      	bmi.n	8004e48 <_printf_common+0xb0>
 8004df0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004df4:	4641      	mov	r1, r8
 8004df6:	4638      	mov	r0, r7
 8004df8:	47c8      	blx	r9
 8004dfa:	3001      	adds	r0, #1
 8004dfc:	d01e      	beq.n	8004e3c <_printf_common+0xa4>
 8004dfe:	6823      	ldr	r3, [r4, #0]
 8004e00:	6922      	ldr	r2, [r4, #16]
 8004e02:	f003 0306 	and.w	r3, r3, #6
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	bf02      	ittt	eq
 8004e0a:	68e5      	ldreq	r5, [r4, #12]
 8004e0c:	6833      	ldreq	r3, [r6, #0]
 8004e0e:	1aed      	subeq	r5, r5, r3
 8004e10:	68a3      	ldr	r3, [r4, #8]
 8004e12:	bf0c      	ite	eq
 8004e14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e18:	2500      	movne	r5, #0
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	bfc4      	itt	gt
 8004e1e:	1a9b      	subgt	r3, r3, r2
 8004e20:	18ed      	addgt	r5, r5, r3
 8004e22:	2600      	movs	r6, #0
 8004e24:	341a      	adds	r4, #26
 8004e26:	42b5      	cmp	r5, r6
 8004e28:	d11a      	bne.n	8004e60 <_printf_common+0xc8>
 8004e2a:	2000      	movs	r0, #0
 8004e2c:	e008      	b.n	8004e40 <_printf_common+0xa8>
 8004e2e:	2301      	movs	r3, #1
 8004e30:	4652      	mov	r2, sl
 8004e32:	4641      	mov	r1, r8
 8004e34:	4638      	mov	r0, r7
 8004e36:	47c8      	blx	r9
 8004e38:	3001      	adds	r0, #1
 8004e3a:	d103      	bne.n	8004e44 <_printf_common+0xac>
 8004e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e44:	3501      	adds	r5, #1
 8004e46:	e7c6      	b.n	8004dd6 <_printf_common+0x3e>
 8004e48:	18e1      	adds	r1, r4, r3
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	2030      	movs	r0, #48	@ 0x30
 8004e4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e52:	4422      	add	r2, r4
 8004e54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e5c:	3302      	adds	r3, #2
 8004e5e:	e7c7      	b.n	8004df0 <_printf_common+0x58>
 8004e60:	2301      	movs	r3, #1
 8004e62:	4622      	mov	r2, r4
 8004e64:	4641      	mov	r1, r8
 8004e66:	4638      	mov	r0, r7
 8004e68:	47c8      	blx	r9
 8004e6a:	3001      	adds	r0, #1
 8004e6c:	d0e6      	beq.n	8004e3c <_printf_common+0xa4>
 8004e6e:	3601      	adds	r6, #1
 8004e70:	e7d9      	b.n	8004e26 <_printf_common+0x8e>
	...

08004e74 <_printf_i>:
 8004e74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e78:	7e0f      	ldrb	r7, [r1, #24]
 8004e7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e7c:	2f78      	cmp	r7, #120	@ 0x78
 8004e7e:	4691      	mov	r9, r2
 8004e80:	4680      	mov	r8, r0
 8004e82:	460c      	mov	r4, r1
 8004e84:	469a      	mov	sl, r3
 8004e86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e8a:	d807      	bhi.n	8004e9c <_printf_i+0x28>
 8004e8c:	2f62      	cmp	r7, #98	@ 0x62
 8004e8e:	d80a      	bhi.n	8004ea6 <_printf_i+0x32>
 8004e90:	2f00      	cmp	r7, #0
 8004e92:	f000 80d2 	beq.w	800503a <_printf_i+0x1c6>
 8004e96:	2f58      	cmp	r7, #88	@ 0x58
 8004e98:	f000 80b9 	beq.w	800500e <_printf_i+0x19a>
 8004e9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ea0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ea4:	e03a      	b.n	8004f1c <_printf_i+0xa8>
 8004ea6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004eaa:	2b15      	cmp	r3, #21
 8004eac:	d8f6      	bhi.n	8004e9c <_printf_i+0x28>
 8004eae:	a101      	add	r1, pc, #4	@ (adr r1, 8004eb4 <_printf_i+0x40>)
 8004eb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004eb4:	08004f0d 	.word	0x08004f0d
 8004eb8:	08004f21 	.word	0x08004f21
 8004ebc:	08004e9d 	.word	0x08004e9d
 8004ec0:	08004e9d 	.word	0x08004e9d
 8004ec4:	08004e9d 	.word	0x08004e9d
 8004ec8:	08004e9d 	.word	0x08004e9d
 8004ecc:	08004f21 	.word	0x08004f21
 8004ed0:	08004e9d 	.word	0x08004e9d
 8004ed4:	08004e9d 	.word	0x08004e9d
 8004ed8:	08004e9d 	.word	0x08004e9d
 8004edc:	08004e9d 	.word	0x08004e9d
 8004ee0:	08005021 	.word	0x08005021
 8004ee4:	08004f4b 	.word	0x08004f4b
 8004ee8:	08004fdb 	.word	0x08004fdb
 8004eec:	08004e9d 	.word	0x08004e9d
 8004ef0:	08004e9d 	.word	0x08004e9d
 8004ef4:	08005043 	.word	0x08005043
 8004ef8:	08004e9d 	.word	0x08004e9d
 8004efc:	08004f4b 	.word	0x08004f4b
 8004f00:	08004e9d 	.word	0x08004e9d
 8004f04:	08004e9d 	.word	0x08004e9d
 8004f08:	08004fe3 	.word	0x08004fe3
 8004f0c:	6833      	ldr	r3, [r6, #0]
 8004f0e:	1d1a      	adds	r2, r3, #4
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6032      	str	r2, [r6, #0]
 8004f14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e09d      	b.n	800505c <_printf_i+0x1e8>
 8004f20:	6833      	ldr	r3, [r6, #0]
 8004f22:	6820      	ldr	r0, [r4, #0]
 8004f24:	1d19      	adds	r1, r3, #4
 8004f26:	6031      	str	r1, [r6, #0]
 8004f28:	0606      	lsls	r6, r0, #24
 8004f2a:	d501      	bpl.n	8004f30 <_printf_i+0xbc>
 8004f2c:	681d      	ldr	r5, [r3, #0]
 8004f2e:	e003      	b.n	8004f38 <_printf_i+0xc4>
 8004f30:	0645      	lsls	r5, r0, #25
 8004f32:	d5fb      	bpl.n	8004f2c <_printf_i+0xb8>
 8004f34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f38:	2d00      	cmp	r5, #0
 8004f3a:	da03      	bge.n	8004f44 <_printf_i+0xd0>
 8004f3c:	232d      	movs	r3, #45	@ 0x2d
 8004f3e:	426d      	negs	r5, r5
 8004f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f44:	4859      	ldr	r0, [pc, #356]	@ (80050ac <_printf_i+0x238>)
 8004f46:	230a      	movs	r3, #10
 8004f48:	e011      	b.n	8004f6e <_printf_i+0xfa>
 8004f4a:	6821      	ldr	r1, [r4, #0]
 8004f4c:	6833      	ldr	r3, [r6, #0]
 8004f4e:	0608      	lsls	r0, r1, #24
 8004f50:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f54:	d402      	bmi.n	8004f5c <_printf_i+0xe8>
 8004f56:	0649      	lsls	r1, r1, #25
 8004f58:	bf48      	it	mi
 8004f5a:	b2ad      	uxthmi	r5, r5
 8004f5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f5e:	4853      	ldr	r0, [pc, #332]	@ (80050ac <_printf_i+0x238>)
 8004f60:	6033      	str	r3, [r6, #0]
 8004f62:	bf14      	ite	ne
 8004f64:	230a      	movne	r3, #10
 8004f66:	2308      	moveq	r3, #8
 8004f68:	2100      	movs	r1, #0
 8004f6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f6e:	6866      	ldr	r6, [r4, #4]
 8004f70:	60a6      	str	r6, [r4, #8]
 8004f72:	2e00      	cmp	r6, #0
 8004f74:	bfa2      	ittt	ge
 8004f76:	6821      	ldrge	r1, [r4, #0]
 8004f78:	f021 0104 	bicge.w	r1, r1, #4
 8004f7c:	6021      	strge	r1, [r4, #0]
 8004f7e:	b90d      	cbnz	r5, 8004f84 <_printf_i+0x110>
 8004f80:	2e00      	cmp	r6, #0
 8004f82:	d04b      	beq.n	800501c <_printf_i+0x1a8>
 8004f84:	4616      	mov	r6, r2
 8004f86:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f8a:	fb03 5711 	mls	r7, r3, r1, r5
 8004f8e:	5dc7      	ldrb	r7, [r0, r7]
 8004f90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f94:	462f      	mov	r7, r5
 8004f96:	42bb      	cmp	r3, r7
 8004f98:	460d      	mov	r5, r1
 8004f9a:	d9f4      	bls.n	8004f86 <_printf_i+0x112>
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	d10b      	bne.n	8004fb8 <_printf_i+0x144>
 8004fa0:	6823      	ldr	r3, [r4, #0]
 8004fa2:	07df      	lsls	r7, r3, #31
 8004fa4:	d508      	bpl.n	8004fb8 <_printf_i+0x144>
 8004fa6:	6923      	ldr	r3, [r4, #16]
 8004fa8:	6861      	ldr	r1, [r4, #4]
 8004faa:	4299      	cmp	r1, r3
 8004fac:	bfde      	ittt	le
 8004fae:	2330      	movle	r3, #48	@ 0x30
 8004fb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fb4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004fb8:	1b92      	subs	r2, r2, r6
 8004fba:	6122      	str	r2, [r4, #16]
 8004fbc:	f8cd a000 	str.w	sl, [sp]
 8004fc0:	464b      	mov	r3, r9
 8004fc2:	aa03      	add	r2, sp, #12
 8004fc4:	4621      	mov	r1, r4
 8004fc6:	4640      	mov	r0, r8
 8004fc8:	f7ff fee6 	bl	8004d98 <_printf_common>
 8004fcc:	3001      	adds	r0, #1
 8004fce:	d14a      	bne.n	8005066 <_printf_i+0x1f2>
 8004fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd4:	b004      	add	sp, #16
 8004fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fda:	6823      	ldr	r3, [r4, #0]
 8004fdc:	f043 0320 	orr.w	r3, r3, #32
 8004fe0:	6023      	str	r3, [r4, #0]
 8004fe2:	4833      	ldr	r0, [pc, #204]	@ (80050b0 <_printf_i+0x23c>)
 8004fe4:	2778      	movs	r7, #120	@ 0x78
 8004fe6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	6831      	ldr	r1, [r6, #0]
 8004fee:	061f      	lsls	r7, r3, #24
 8004ff0:	f851 5b04 	ldr.w	r5, [r1], #4
 8004ff4:	d402      	bmi.n	8004ffc <_printf_i+0x188>
 8004ff6:	065f      	lsls	r7, r3, #25
 8004ff8:	bf48      	it	mi
 8004ffa:	b2ad      	uxthmi	r5, r5
 8004ffc:	6031      	str	r1, [r6, #0]
 8004ffe:	07d9      	lsls	r1, r3, #31
 8005000:	bf44      	itt	mi
 8005002:	f043 0320 	orrmi.w	r3, r3, #32
 8005006:	6023      	strmi	r3, [r4, #0]
 8005008:	b11d      	cbz	r5, 8005012 <_printf_i+0x19e>
 800500a:	2310      	movs	r3, #16
 800500c:	e7ac      	b.n	8004f68 <_printf_i+0xf4>
 800500e:	4827      	ldr	r0, [pc, #156]	@ (80050ac <_printf_i+0x238>)
 8005010:	e7e9      	b.n	8004fe6 <_printf_i+0x172>
 8005012:	6823      	ldr	r3, [r4, #0]
 8005014:	f023 0320 	bic.w	r3, r3, #32
 8005018:	6023      	str	r3, [r4, #0]
 800501a:	e7f6      	b.n	800500a <_printf_i+0x196>
 800501c:	4616      	mov	r6, r2
 800501e:	e7bd      	b.n	8004f9c <_printf_i+0x128>
 8005020:	6833      	ldr	r3, [r6, #0]
 8005022:	6825      	ldr	r5, [r4, #0]
 8005024:	6961      	ldr	r1, [r4, #20]
 8005026:	1d18      	adds	r0, r3, #4
 8005028:	6030      	str	r0, [r6, #0]
 800502a:	062e      	lsls	r6, r5, #24
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	d501      	bpl.n	8005034 <_printf_i+0x1c0>
 8005030:	6019      	str	r1, [r3, #0]
 8005032:	e002      	b.n	800503a <_printf_i+0x1c6>
 8005034:	0668      	lsls	r0, r5, #25
 8005036:	d5fb      	bpl.n	8005030 <_printf_i+0x1bc>
 8005038:	8019      	strh	r1, [r3, #0]
 800503a:	2300      	movs	r3, #0
 800503c:	6123      	str	r3, [r4, #16]
 800503e:	4616      	mov	r6, r2
 8005040:	e7bc      	b.n	8004fbc <_printf_i+0x148>
 8005042:	6833      	ldr	r3, [r6, #0]
 8005044:	1d1a      	adds	r2, r3, #4
 8005046:	6032      	str	r2, [r6, #0]
 8005048:	681e      	ldr	r6, [r3, #0]
 800504a:	6862      	ldr	r2, [r4, #4]
 800504c:	2100      	movs	r1, #0
 800504e:	4630      	mov	r0, r6
 8005050:	f7fb f8be 	bl	80001d0 <memchr>
 8005054:	b108      	cbz	r0, 800505a <_printf_i+0x1e6>
 8005056:	1b80      	subs	r0, r0, r6
 8005058:	6060      	str	r0, [r4, #4]
 800505a:	6863      	ldr	r3, [r4, #4]
 800505c:	6123      	str	r3, [r4, #16]
 800505e:	2300      	movs	r3, #0
 8005060:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005064:	e7aa      	b.n	8004fbc <_printf_i+0x148>
 8005066:	6923      	ldr	r3, [r4, #16]
 8005068:	4632      	mov	r2, r6
 800506a:	4649      	mov	r1, r9
 800506c:	4640      	mov	r0, r8
 800506e:	47d0      	blx	sl
 8005070:	3001      	adds	r0, #1
 8005072:	d0ad      	beq.n	8004fd0 <_printf_i+0x15c>
 8005074:	6823      	ldr	r3, [r4, #0]
 8005076:	079b      	lsls	r3, r3, #30
 8005078:	d413      	bmi.n	80050a2 <_printf_i+0x22e>
 800507a:	68e0      	ldr	r0, [r4, #12]
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	4298      	cmp	r0, r3
 8005080:	bfb8      	it	lt
 8005082:	4618      	movlt	r0, r3
 8005084:	e7a6      	b.n	8004fd4 <_printf_i+0x160>
 8005086:	2301      	movs	r3, #1
 8005088:	4632      	mov	r2, r6
 800508a:	4649      	mov	r1, r9
 800508c:	4640      	mov	r0, r8
 800508e:	47d0      	blx	sl
 8005090:	3001      	adds	r0, #1
 8005092:	d09d      	beq.n	8004fd0 <_printf_i+0x15c>
 8005094:	3501      	adds	r5, #1
 8005096:	68e3      	ldr	r3, [r4, #12]
 8005098:	9903      	ldr	r1, [sp, #12]
 800509a:	1a5b      	subs	r3, r3, r1
 800509c:	42ab      	cmp	r3, r5
 800509e:	dcf2      	bgt.n	8005086 <_printf_i+0x212>
 80050a0:	e7eb      	b.n	800507a <_printf_i+0x206>
 80050a2:	2500      	movs	r5, #0
 80050a4:	f104 0619 	add.w	r6, r4, #25
 80050a8:	e7f5      	b.n	8005096 <_printf_i+0x222>
 80050aa:	bf00      	nop
 80050ac:	0800729a 	.word	0x0800729a
 80050b0:	080072ab 	.word	0x080072ab

080050b4 <std>:
 80050b4:	2300      	movs	r3, #0
 80050b6:	b510      	push	{r4, lr}
 80050b8:	4604      	mov	r4, r0
 80050ba:	e9c0 3300 	strd	r3, r3, [r0]
 80050be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050c2:	6083      	str	r3, [r0, #8]
 80050c4:	8181      	strh	r1, [r0, #12]
 80050c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80050c8:	81c2      	strh	r2, [r0, #14]
 80050ca:	6183      	str	r3, [r0, #24]
 80050cc:	4619      	mov	r1, r3
 80050ce:	2208      	movs	r2, #8
 80050d0:	305c      	adds	r0, #92	@ 0x5c
 80050d2:	f000 f9f9 	bl	80054c8 <memset>
 80050d6:	4b0d      	ldr	r3, [pc, #52]	@ (800510c <std+0x58>)
 80050d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80050da:	4b0d      	ldr	r3, [pc, #52]	@ (8005110 <std+0x5c>)
 80050dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80050de:	4b0d      	ldr	r3, [pc, #52]	@ (8005114 <std+0x60>)
 80050e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80050e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005118 <std+0x64>)
 80050e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80050e6:	4b0d      	ldr	r3, [pc, #52]	@ (800511c <std+0x68>)
 80050e8:	6224      	str	r4, [r4, #32]
 80050ea:	429c      	cmp	r4, r3
 80050ec:	d006      	beq.n	80050fc <std+0x48>
 80050ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80050f2:	4294      	cmp	r4, r2
 80050f4:	d002      	beq.n	80050fc <std+0x48>
 80050f6:	33d0      	adds	r3, #208	@ 0xd0
 80050f8:	429c      	cmp	r4, r3
 80050fa:	d105      	bne.n	8005108 <std+0x54>
 80050fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005104:	f000 ba5c 	b.w	80055c0 <__retarget_lock_init_recursive>
 8005108:	bd10      	pop	{r4, pc}
 800510a:	bf00      	nop
 800510c:	08005319 	.word	0x08005319
 8005110:	0800533b 	.word	0x0800533b
 8005114:	08005373 	.word	0x08005373
 8005118:	08005397 	.word	0x08005397
 800511c:	20000354 	.word	0x20000354

08005120 <stdio_exit_handler>:
 8005120:	4a02      	ldr	r2, [pc, #8]	@ (800512c <stdio_exit_handler+0xc>)
 8005122:	4903      	ldr	r1, [pc, #12]	@ (8005130 <stdio_exit_handler+0x10>)
 8005124:	4803      	ldr	r0, [pc, #12]	@ (8005134 <stdio_exit_handler+0x14>)
 8005126:	f000 b869 	b.w	80051fc <_fwalk_sglue>
 800512a:	bf00      	nop
 800512c:	2000000c 	.word	0x2000000c
 8005130:	08006ef1 	.word	0x08006ef1
 8005134:	2000001c 	.word	0x2000001c

08005138 <cleanup_stdio>:
 8005138:	6841      	ldr	r1, [r0, #4]
 800513a:	4b0c      	ldr	r3, [pc, #48]	@ (800516c <cleanup_stdio+0x34>)
 800513c:	4299      	cmp	r1, r3
 800513e:	b510      	push	{r4, lr}
 8005140:	4604      	mov	r4, r0
 8005142:	d001      	beq.n	8005148 <cleanup_stdio+0x10>
 8005144:	f001 fed4 	bl	8006ef0 <_fflush_r>
 8005148:	68a1      	ldr	r1, [r4, #8]
 800514a:	4b09      	ldr	r3, [pc, #36]	@ (8005170 <cleanup_stdio+0x38>)
 800514c:	4299      	cmp	r1, r3
 800514e:	d002      	beq.n	8005156 <cleanup_stdio+0x1e>
 8005150:	4620      	mov	r0, r4
 8005152:	f001 fecd 	bl	8006ef0 <_fflush_r>
 8005156:	68e1      	ldr	r1, [r4, #12]
 8005158:	4b06      	ldr	r3, [pc, #24]	@ (8005174 <cleanup_stdio+0x3c>)
 800515a:	4299      	cmp	r1, r3
 800515c:	d004      	beq.n	8005168 <cleanup_stdio+0x30>
 800515e:	4620      	mov	r0, r4
 8005160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005164:	f001 bec4 	b.w	8006ef0 <_fflush_r>
 8005168:	bd10      	pop	{r4, pc}
 800516a:	bf00      	nop
 800516c:	20000354 	.word	0x20000354
 8005170:	200003bc 	.word	0x200003bc
 8005174:	20000424 	.word	0x20000424

08005178 <global_stdio_init.part.0>:
 8005178:	b510      	push	{r4, lr}
 800517a:	4b0b      	ldr	r3, [pc, #44]	@ (80051a8 <global_stdio_init.part.0+0x30>)
 800517c:	4c0b      	ldr	r4, [pc, #44]	@ (80051ac <global_stdio_init.part.0+0x34>)
 800517e:	4a0c      	ldr	r2, [pc, #48]	@ (80051b0 <global_stdio_init.part.0+0x38>)
 8005180:	601a      	str	r2, [r3, #0]
 8005182:	4620      	mov	r0, r4
 8005184:	2200      	movs	r2, #0
 8005186:	2104      	movs	r1, #4
 8005188:	f7ff ff94 	bl	80050b4 <std>
 800518c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005190:	2201      	movs	r2, #1
 8005192:	2109      	movs	r1, #9
 8005194:	f7ff ff8e 	bl	80050b4 <std>
 8005198:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800519c:	2202      	movs	r2, #2
 800519e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051a2:	2112      	movs	r1, #18
 80051a4:	f7ff bf86 	b.w	80050b4 <std>
 80051a8:	2000048c 	.word	0x2000048c
 80051ac:	20000354 	.word	0x20000354
 80051b0:	08005121 	.word	0x08005121

080051b4 <__sfp_lock_acquire>:
 80051b4:	4801      	ldr	r0, [pc, #4]	@ (80051bc <__sfp_lock_acquire+0x8>)
 80051b6:	f000 ba04 	b.w	80055c2 <__retarget_lock_acquire_recursive>
 80051ba:	bf00      	nop
 80051bc:	20000495 	.word	0x20000495

080051c0 <__sfp_lock_release>:
 80051c0:	4801      	ldr	r0, [pc, #4]	@ (80051c8 <__sfp_lock_release+0x8>)
 80051c2:	f000 b9ff 	b.w	80055c4 <__retarget_lock_release_recursive>
 80051c6:	bf00      	nop
 80051c8:	20000495 	.word	0x20000495

080051cc <__sinit>:
 80051cc:	b510      	push	{r4, lr}
 80051ce:	4604      	mov	r4, r0
 80051d0:	f7ff fff0 	bl	80051b4 <__sfp_lock_acquire>
 80051d4:	6a23      	ldr	r3, [r4, #32]
 80051d6:	b11b      	cbz	r3, 80051e0 <__sinit+0x14>
 80051d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051dc:	f7ff bff0 	b.w	80051c0 <__sfp_lock_release>
 80051e0:	4b04      	ldr	r3, [pc, #16]	@ (80051f4 <__sinit+0x28>)
 80051e2:	6223      	str	r3, [r4, #32]
 80051e4:	4b04      	ldr	r3, [pc, #16]	@ (80051f8 <__sinit+0x2c>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d1f5      	bne.n	80051d8 <__sinit+0xc>
 80051ec:	f7ff ffc4 	bl	8005178 <global_stdio_init.part.0>
 80051f0:	e7f2      	b.n	80051d8 <__sinit+0xc>
 80051f2:	bf00      	nop
 80051f4:	08005139 	.word	0x08005139
 80051f8:	2000048c 	.word	0x2000048c

080051fc <_fwalk_sglue>:
 80051fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005200:	4607      	mov	r7, r0
 8005202:	4688      	mov	r8, r1
 8005204:	4614      	mov	r4, r2
 8005206:	2600      	movs	r6, #0
 8005208:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800520c:	f1b9 0901 	subs.w	r9, r9, #1
 8005210:	d505      	bpl.n	800521e <_fwalk_sglue+0x22>
 8005212:	6824      	ldr	r4, [r4, #0]
 8005214:	2c00      	cmp	r4, #0
 8005216:	d1f7      	bne.n	8005208 <_fwalk_sglue+0xc>
 8005218:	4630      	mov	r0, r6
 800521a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800521e:	89ab      	ldrh	r3, [r5, #12]
 8005220:	2b01      	cmp	r3, #1
 8005222:	d907      	bls.n	8005234 <_fwalk_sglue+0x38>
 8005224:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005228:	3301      	adds	r3, #1
 800522a:	d003      	beq.n	8005234 <_fwalk_sglue+0x38>
 800522c:	4629      	mov	r1, r5
 800522e:	4638      	mov	r0, r7
 8005230:	47c0      	blx	r8
 8005232:	4306      	orrs	r6, r0
 8005234:	3568      	adds	r5, #104	@ 0x68
 8005236:	e7e9      	b.n	800520c <_fwalk_sglue+0x10>

08005238 <iprintf>:
 8005238:	b40f      	push	{r0, r1, r2, r3}
 800523a:	b507      	push	{r0, r1, r2, lr}
 800523c:	4906      	ldr	r1, [pc, #24]	@ (8005258 <iprintf+0x20>)
 800523e:	ab04      	add	r3, sp, #16
 8005240:	6808      	ldr	r0, [r1, #0]
 8005242:	f853 2b04 	ldr.w	r2, [r3], #4
 8005246:	6881      	ldr	r1, [r0, #8]
 8005248:	9301      	str	r3, [sp, #4]
 800524a:	f001 fcb5 	bl	8006bb8 <_vfiprintf_r>
 800524e:	b003      	add	sp, #12
 8005250:	f85d eb04 	ldr.w	lr, [sp], #4
 8005254:	b004      	add	sp, #16
 8005256:	4770      	bx	lr
 8005258:	20000018 	.word	0x20000018

0800525c <_puts_r>:
 800525c:	6a03      	ldr	r3, [r0, #32]
 800525e:	b570      	push	{r4, r5, r6, lr}
 8005260:	6884      	ldr	r4, [r0, #8]
 8005262:	4605      	mov	r5, r0
 8005264:	460e      	mov	r6, r1
 8005266:	b90b      	cbnz	r3, 800526c <_puts_r+0x10>
 8005268:	f7ff ffb0 	bl	80051cc <__sinit>
 800526c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800526e:	07db      	lsls	r3, r3, #31
 8005270:	d405      	bmi.n	800527e <_puts_r+0x22>
 8005272:	89a3      	ldrh	r3, [r4, #12]
 8005274:	0598      	lsls	r0, r3, #22
 8005276:	d402      	bmi.n	800527e <_puts_r+0x22>
 8005278:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800527a:	f000 f9a2 	bl	80055c2 <__retarget_lock_acquire_recursive>
 800527e:	89a3      	ldrh	r3, [r4, #12]
 8005280:	0719      	lsls	r1, r3, #28
 8005282:	d502      	bpl.n	800528a <_puts_r+0x2e>
 8005284:	6923      	ldr	r3, [r4, #16]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d135      	bne.n	80052f6 <_puts_r+0x9a>
 800528a:	4621      	mov	r1, r4
 800528c:	4628      	mov	r0, r5
 800528e:	f000 f8c5 	bl	800541c <__swsetup_r>
 8005292:	b380      	cbz	r0, 80052f6 <_puts_r+0x9a>
 8005294:	f04f 35ff 	mov.w	r5, #4294967295
 8005298:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800529a:	07da      	lsls	r2, r3, #31
 800529c:	d405      	bmi.n	80052aa <_puts_r+0x4e>
 800529e:	89a3      	ldrh	r3, [r4, #12]
 80052a0:	059b      	lsls	r3, r3, #22
 80052a2:	d402      	bmi.n	80052aa <_puts_r+0x4e>
 80052a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052a6:	f000 f98d 	bl	80055c4 <__retarget_lock_release_recursive>
 80052aa:	4628      	mov	r0, r5
 80052ac:	bd70      	pop	{r4, r5, r6, pc}
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	da04      	bge.n	80052bc <_puts_r+0x60>
 80052b2:	69a2      	ldr	r2, [r4, #24]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	dc17      	bgt.n	80052e8 <_puts_r+0x8c>
 80052b8:	290a      	cmp	r1, #10
 80052ba:	d015      	beq.n	80052e8 <_puts_r+0x8c>
 80052bc:	6823      	ldr	r3, [r4, #0]
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	6022      	str	r2, [r4, #0]
 80052c2:	7019      	strb	r1, [r3, #0]
 80052c4:	68a3      	ldr	r3, [r4, #8]
 80052c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052ca:	3b01      	subs	r3, #1
 80052cc:	60a3      	str	r3, [r4, #8]
 80052ce:	2900      	cmp	r1, #0
 80052d0:	d1ed      	bne.n	80052ae <_puts_r+0x52>
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	da11      	bge.n	80052fa <_puts_r+0x9e>
 80052d6:	4622      	mov	r2, r4
 80052d8:	210a      	movs	r1, #10
 80052da:	4628      	mov	r0, r5
 80052dc:	f000 f85f 	bl	800539e <__swbuf_r>
 80052e0:	3001      	adds	r0, #1
 80052e2:	d0d7      	beq.n	8005294 <_puts_r+0x38>
 80052e4:	250a      	movs	r5, #10
 80052e6:	e7d7      	b.n	8005298 <_puts_r+0x3c>
 80052e8:	4622      	mov	r2, r4
 80052ea:	4628      	mov	r0, r5
 80052ec:	f000 f857 	bl	800539e <__swbuf_r>
 80052f0:	3001      	adds	r0, #1
 80052f2:	d1e7      	bne.n	80052c4 <_puts_r+0x68>
 80052f4:	e7ce      	b.n	8005294 <_puts_r+0x38>
 80052f6:	3e01      	subs	r6, #1
 80052f8:	e7e4      	b.n	80052c4 <_puts_r+0x68>
 80052fa:	6823      	ldr	r3, [r4, #0]
 80052fc:	1c5a      	adds	r2, r3, #1
 80052fe:	6022      	str	r2, [r4, #0]
 8005300:	220a      	movs	r2, #10
 8005302:	701a      	strb	r2, [r3, #0]
 8005304:	e7ee      	b.n	80052e4 <_puts_r+0x88>
	...

08005308 <puts>:
 8005308:	4b02      	ldr	r3, [pc, #8]	@ (8005314 <puts+0xc>)
 800530a:	4601      	mov	r1, r0
 800530c:	6818      	ldr	r0, [r3, #0]
 800530e:	f7ff bfa5 	b.w	800525c <_puts_r>
 8005312:	bf00      	nop
 8005314:	20000018 	.word	0x20000018

08005318 <__sread>:
 8005318:	b510      	push	{r4, lr}
 800531a:	460c      	mov	r4, r1
 800531c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005320:	f000 f900 	bl	8005524 <_read_r>
 8005324:	2800      	cmp	r0, #0
 8005326:	bfab      	itete	ge
 8005328:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800532a:	89a3      	ldrhlt	r3, [r4, #12]
 800532c:	181b      	addge	r3, r3, r0
 800532e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005332:	bfac      	ite	ge
 8005334:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005336:	81a3      	strhlt	r3, [r4, #12]
 8005338:	bd10      	pop	{r4, pc}

0800533a <__swrite>:
 800533a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800533e:	461f      	mov	r7, r3
 8005340:	898b      	ldrh	r3, [r1, #12]
 8005342:	05db      	lsls	r3, r3, #23
 8005344:	4605      	mov	r5, r0
 8005346:	460c      	mov	r4, r1
 8005348:	4616      	mov	r6, r2
 800534a:	d505      	bpl.n	8005358 <__swrite+0x1e>
 800534c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005350:	2302      	movs	r3, #2
 8005352:	2200      	movs	r2, #0
 8005354:	f000 f8d4 	bl	8005500 <_lseek_r>
 8005358:	89a3      	ldrh	r3, [r4, #12]
 800535a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800535e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005362:	81a3      	strh	r3, [r4, #12]
 8005364:	4632      	mov	r2, r6
 8005366:	463b      	mov	r3, r7
 8005368:	4628      	mov	r0, r5
 800536a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800536e:	f000 b8eb 	b.w	8005548 <_write_r>

08005372 <__sseek>:
 8005372:	b510      	push	{r4, lr}
 8005374:	460c      	mov	r4, r1
 8005376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800537a:	f000 f8c1 	bl	8005500 <_lseek_r>
 800537e:	1c43      	adds	r3, r0, #1
 8005380:	89a3      	ldrh	r3, [r4, #12]
 8005382:	bf15      	itete	ne
 8005384:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005386:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800538a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800538e:	81a3      	strheq	r3, [r4, #12]
 8005390:	bf18      	it	ne
 8005392:	81a3      	strhne	r3, [r4, #12]
 8005394:	bd10      	pop	{r4, pc}

08005396 <__sclose>:
 8005396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800539a:	f000 b8a1 	b.w	80054e0 <_close_r>

0800539e <__swbuf_r>:
 800539e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053a0:	460e      	mov	r6, r1
 80053a2:	4614      	mov	r4, r2
 80053a4:	4605      	mov	r5, r0
 80053a6:	b118      	cbz	r0, 80053b0 <__swbuf_r+0x12>
 80053a8:	6a03      	ldr	r3, [r0, #32]
 80053aa:	b90b      	cbnz	r3, 80053b0 <__swbuf_r+0x12>
 80053ac:	f7ff ff0e 	bl	80051cc <__sinit>
 80053b0:	69a3      	ldr	r3, [r4, #24]
 80053b2:	60a3      	str	r3, [r4, #8]
 80053b4:	89a3      	ldrh	r3, [r4, #12]
 80053b6:	071a      	lsls	r2, r3, #28
 80053b8:	d501      	bpl.n	80053be <__swbuf_r+0x20>
 80053ba:	6923      	ldr	r3, [r4, #16]
 80053bc:	b943      	cbnz	r3, 80053d0 <__swbuf_r+0x32>
 80053be:	4621      	mov	r1, r4
 80053c0:	4628      	mov	r0, r5
 80053c2:	f000 f82b 	bl	800541c <__swsetup_r>
 80053c6:	b118      	cbz	r0, 80053d0 <__swbuf_r+0x32>
 80053c8:	f04f 37ff 	mov.w	r7, #4294967295
 80053cc:	4638      	mov	r0, r7
 80053ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053d0:	6823      	ldr	r3, [r4, #0]
 80053d2:	6922      	ldr	r2, [r4, #16]
 80053d4:	1a98      	subs	r0, r3, r2
 80053d6:	6963      	ldr	r3, [r4, #20]
 80053d8:	b2f6      	uxtb	r6, r6
 80053da:	4283      	cmp	r3, r0
 80053dc:	4637      	mov	r7, r6
 80053de:	dc05      	bgt.n	80053ec <__swbuf_r+0x4e>
 80053e0:	4621      	mov	r1, r4
 80053e2:	4628      	mov	r0, r5
 80053e4:	f001 fd84 	bl	8006ef0 <_fflush_r>
 80053e8:	2800      	cmp	r0, #0
 80053ea:	d1ed      	bne.n	80053c8 <__swbuf_r+0x2a>
 80053ec:	68a3      	ldr	r3, [r4, #8]
 80053ee:	3b01      	subs	r3, #1
 80053f0:	60a3      	str	r3, [r4, #8]
 80053f2:	6823      	ldr	r3, [r4, #0]
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	6022      	str	r2, [r4, #0]
 80053f8:	701e      	strb	r6, [r3, #0]
 80053fa:	6962      	ldr	r2, [r4, #20]
 80053fc:	1c43      	adds	r3, r0, #1
 80053fe:	429a      	cmp	r2, r3
 8005400:	d004      	beq.n	800540c <__swbuf_r+0x6e>
 8005402:	89a3      	ldrh	r3, [r4, #12]
 8005404:	07db      	lsls	r3, r3, #31
 8005406:	d5e1      	bpl.n	80053cc <__swbuf_r+0x2e>
 8005408:	2e0a      	cmp	r6, #10
 800540a:	d1df      	bne.n	80053cc <__swbuf_r+0x2e>
 800540c:	4621      	mov	r1, r4
 800540e:	4628      	mov	r0, r5
 8005410:	f001 fd6e 	bl	8006ef0 <_fflush_r>
 8005414:	2800      	cmp	r0, #0
 8005416:	d0d9      	beq.n	80053cc <__swbuf_r+0x2e>
 8005418:	e7d6      	b.n	80053c8 <__swbuf_r+0x2a>
	...

0800541c <__swsetup_r>:
 800541c:	b538      	push	{r3, r4, r5, lr}
 800541e:	4b29      	ldr	r3, [pc, #164]	@ (80054c4 <__swsetup_r+0xa8>)
 8005420:	4605      	mov	r5, r0
 8005422:	6818      	ldr	r0, [r3, #0]
 8005424:	460c      	mov	r4, r1
 8005426:	b118      	cbz	r0, 8005430 <__swsetup_r+0x14>
 8005428:	6a03      	ldr	r3, [r0, #32]
 800542a:	b90b      	cbnz	r3, 8005430 <__swsetup_r+0x14>
 800542c:	f7ff fece 	bl	80051cc <__sinit>
 8005430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005434:	0719      	lsls	r1, r3, #28
 8005436:	d422      	bmi.n	800547e <__swsetup_r+0x62>
 8005438:	06da      	lsls	r2, r3, #27
 800543a:	d407      	bmi.n	800544c <__swsetup_r+0x30>
 800543c:	2209      	movs	r2, #9
 800543e:	602a      	str	r2, [r5, #0]
 8005440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005444:	81a3      	strh	r3, [r4, #12]
 8005446:	f04f 30ff 	mov.w	r0, #4294967295
 800544a:	e033      	b.n	80054b4 <__swsetup_r+0x98>
 800544c:	0758      	lsls	r0, r3, #29
 800544e:	d512      	bpl.n	8005476 <__swsetup_r+0x5a>
 8005450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005452:	b141      	cbz	r1, 8005466 <__swsetup_r+0x4a>
 8005454:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005458:	4299      	cmp	r1, r3
 800545a:	d002      	beq.n	8005462 <__swsetup_r+0x46>
 800545c:	4628      	mov	r0, r5
 800545e:	f000 feff 	bl	8006260 <_free_r>
 8005462:	2300      	movs	r3, #0
 8005464:	6363      	str	r3, [r4, #52]	@ 0x34
 8005466:	89a3      	ldrh	r3, [r4, #12]
 8005468:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800546c:	81a3      	strh	r3, [r4, #12]
 800546e:	2300      	movs	r3, #0
 8005470:	6063      	str	r3, [r4, #4]
 8005472:	6923      	ldr	r3, [r4, #16]
 8005474:	6023      	str	r3, [r4, #0]
 8005476:	89a3      	ldrh	r3, [r4, #12]
 8005478:	f043 0308 	orr.w	r3, r3, #8
 800547c:	81a3      	strh	r3, [r4, #12]
 800547e:	6923      	ldr	r3, [r4, #16]
 8005480:	b94b      	cbnz	r3, 8005496 <__swsetup_r+0x7a>
 8005482:	89a3      	ldrh	r3, [r4, #12]
 8005484:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005488:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800548c:	d003      	beq.n	8005496 <__swsetup_r+0x7a>
 800548e:	4621      	mov	r1, r4
 8005490:	4628      	mov	r0, r5
 8005492:	f001 fd7b 	bl	8006f8c <__smakebuf_r>
 8005496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800549a:	f013 0201 	ands.w	r2, r3, #1
 800549e:	d00a      	beq.n	80054b6 <__swsetup_r+0x9a>
 80054a0:	2200      	movs	r2, #0
 80054a2:	60a2      	str	r2, [r4, #8]
 80054a4:	6962      	ldr	r2, [r4, #20]
 80054a6:	4252      	negs	r2, r2
 80054a8:	61a2      	str	r2, [r4, #24]
 80054aa:	6922      	ldr	r2, [r4, #16]
 80054ac:	b942      	cbnz	r2, 80054c0 <__swsetup_r+0xa4>
 80054ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80054b2:	d1c5      	bne.n	8005440 <__swsetup_r+0x24>
 80054b4:	bd38      	pop	{r3, r4, r5, pc}
 80054b6:	0799      	lsls	r1, r3, #30
 80054b8:	bf58      	it	pl
 80054ba:	6962      	ldrpl	r2, [r4, #20]
 80054bc:	60a2      	str	r2, [r4, #8]
 80054be:	e7f4      	b.n	80054aa <__swsetup_r+0x8e>
 80054c0:	2000      	movs	r0, #0
 80054c2:	e7f7      	b.n	80054b4 <__swsetup_r+0x98>
 80054c4:	20000018 	.word	0x20000018

080054c8 <memset>:
 80054c8:	4402      	add	r2, r0
 80054ca:	4603      	mov	r3, r0
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d100      	bne.n	80054d2 <memset+0xa>
 80054d0:	4770      	bx	lr
 80054d2:	f803 1b01 	strb.w	r1, [r3], #1
 80054d6:	e7f9      	b.n	80054cc <memset+0x4>

080054d8 <_localeconv_r>:
 80054d8:	4800      	ldr	r0, [pc, #0]	@ (80054dc <_localeconv_r+0x4>)
 80054da:	4770      	bx	lr
 80054dc:	20000158 	.word	0x20000158

080054e0 <_close_r>:
 80054e0:	b538      	push	{r3, r4, r5, lr}
 80054e2:	4d06      	ldr	r5, [pc, #24]	@ (80054fc <_close_r+0x1c>)
 80054e4:	2300      	movs	r3, #0
 80054e6:	4604      	mov	r4, r0
 80054e8:	4608      	mov	r0, r1
 80054ea:	602b      	str	r3, [r5, #0]
 80054ec:	f7fb ff37 	bl	800135e <_close>
 80054f0:	1c43      	adds	r3, r0, #1
 80054f2:	d102      	bne.n	80054fa <_close_r+0x1a>
 80054f4:	682b      	ldr	r3, [r5, #0]
 80054f6:	b103      	cbz	r3, 80054fa <_close_r+0x1a>
 80054f8:	6023      	str	r3, [r4, #0]
 80054fa:	bd38      	pop	{r3, r4, r5, pc}
 80054fc:	20000490 	.word	0x20000490

08005500 <_lseek_r>:
 8005500:	b538      	push	{r3, r4, r5, lr}
 8005502:	4d07      	ldr	r5, [pc, #28]	@ (8005520 <_lseek_r+0x20>)
 8005504:	4604      	mov	r4, r0
 8005506:	4608      	mov	r0, r1
 8005508:	4611      	mov	r1, r2
 800550a:	2200      	movs	r2, #0
 800550c:	602a      	str	r2, [r5, #0]
 800550e:	461a      	mov	r2, r3
 8005510:	f7fb ff4c 	bl	80013ac <_lseek>
 8005514:	1c43      	adds	r3, r0, #1
 8005516:	d102      	bne.n	800551e <_lseek_r+0x1e>
 8005518:	682b      	ldr	r3, [r5, #0]
 800551a:	b103      	cbz	r3, 800551e <_lseek_r+0x1e>
 800551c:	6023      	str	r3, [r4, #0]
 800551e:	bd38      	pop	{r3, r4, r5, pc}
 8005520:	20000490 	.word	0x20000490

08005524 <_read_r>:
 8005524:	b538      	push	{r3, r4, r5, lr}
 8005526:	4d07      	ldr	r5, [pc, #28]	@ (8005544 <_read_r+0x20>)
 8005528:	4604      	mov	r4, r0
 800552a:	4608      	mov	r0, r1
 800552c:	4611      	mov	r1, r2
 800552e:	2200      	movs	r2, #0
 8005530:	602a      	str	r2, [r5, #0]
 8005532:	461a      	mov	r2, r3
 8005534:	f7fb feda 	bl	80012ec <_read>
 8005538:	1c43      	adds	r3, r0, #1
 800553a:	d102      	bne.n	8005542 <_read_r+0x1e>
 800553c:	682b      	ldr	r3, [r5, #0]
 800553e:	b103      	cbz	r3, 8005542 <_read_r+0x1e>
 8005540:	6023      	str	r3, [r4, #0]
 8005542:	bd38      	pop	{r3, r4, r5, pc}
 8005544:	20000490 	.word	0x20000490

08005548 <_write_r>:
 8005548:	b538      	push	{r3, r4, r5, lr}
 800554a:	4d07      	ldr	r5, [pc, #28]	@ (8005568 <_write_r+0x20>)
 800554c:	4604      	mov	r4, r0
 800554e:	4608      	mov	r0, r1
 8005550:	4611      	mov	r1, r2
 8005552:	2200      	movs	r2, #0
 8005554:	602a      	str	r2, [r5, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	f7fb fee5 	bl	8001326 <_write>
 800555c:	1c43      	adds	r3, r0, #1
 800555e:	d102      	bne.n	8005566 <_write_r+0x1e>
 8005560:	682b      	ldr	r3, [r5, #0]
 8005562:	b103      	cbz	r3, 8005566 <_write_r+0x1e>
 8005564:	6023      	str	r3, [r4, #0]
 8005566:	bd38      	pop	{r3, r4, r5, pc}
 8005568:	20000490 	.word	0x20000490

0800556c <__errno>:
 800556c:	4b01      	ldr	r3, [pc, #4]	@ (8005574 <__errno+0x8>)
 800556e:	6818      	ldr	r0, [r3, #0]
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	20000018 	.word	0x20000018

08005578 <__libc_init_array>:
 8005578:	b570      	push	{r4, r5, r6, lr}
 800557a:	4d0d      	ldr	r5, [pc, #52]	@ (80055b0 <__libc_init_array+0x38>)
 800557c:	4c0d      	ldr	r4, [pc, #52]	@ (80055b4 <__libc_init_array+0x3c>)
 800557e:	1b64      	subs	r4, r4, r5
 8005580:	10a4      	asrs	r4, r4, #2
 8005582:	2600      	movs	r6, #0
 8005584:	42a6      	cmp	r6, r4
 8005586:	d109      	bne.n	800559c <__libc_init_array+0x24>
 8005588:	4d0b      	ldr	r5, [pc, #44]	@ (80055b8 <__libc_init_array+0x40>)
 800558a:	4c0c      	ldr	r4, [pc, #48]	@ (80055bc <__libc_init_array+0x44>)
 800558c:	f001 fe2a 	bl	80071e4 <_init>
 8005590:	1b64      	subs	r4, r4, r5
 8005592:	10a4      	asrs	r4, r4, #2
 8005594:	2600      	movs	r6, #0
 8005596:	42a6      	cmp	r6, r4
 8005598:	d105      	bne.n	80055a6 <__libc_init_array+0x2e>
 800559a:	bd70      	pop	{r4, r5, r6, pc}
 800559c:	f855 3b04 	ldr.w	r3, [r5], #4
 80055a0:	4798      	blx	r3
 80055a2:	3601      	adds	r6, #1
 80055a4:	e7ee      	b.n	8005584 <__libc_init_array+0xc>
 80055a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80055aa:	4798      	blx	r3
 80055ac:	3601      	adds	r6, #1
 80055ae:	e7f2      	b.n	8005596 <__libc_init_array+0x1e>
 80055b0:	08007600 	.word	0x08007600
 80055b4:	08007600 	.word	0x08007600
 80055b8:	08007600 	.word	0x08007600
 80055bc:	08007604 	.word	0x08007604

080055c0 <__retarget_lock_init_recursive>:
 80055c0:	4770      	bx	lr

080055c2 <__retarget_lock_acquire_recursive>:
 80055c2:	4770      	bx	lr

080055c4 <__retarget_lock_release_recursive>:
 80055c4:	4770      	bx	lr

080055c6 <quorem>:
 80055c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ca:	6903      	ldr	r3, [r0, #16]
 80055cc:	690c      	ldr	r4, [r1, #16]
 80055ce:	42a3      	cmp	r3, r4
 80055d0:	4607      	mov	r7, r0
 80055d2:	db7e      	blt.n	80056d2 <quorem+0x10c>
 80055d4:	3c01      	subs	r4, #1
 80055d6:	f101 0814 	add.w	r8, r1, #20
 80055da:	00a3      	lsls	r3, r4, #2
 80055dc:	f100 0514 	add.w	r5, r0, #20
 80055e0:	9300      	str	r3, [sp, #0]
 80055e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055e6:	9301      	str	r3, [sp, #4]
 80055e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80055ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055f0:	3301      	adds	r3, #1
 80055f2:	429a      	cmp	r2, r3
 80055f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80055f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80055fc:	d32e      	bcc.n	800565c <quorem+0x96>
 80055fe:	f04f 0a00 	mov.w	sl, #0
 8005602:	46c4      	mov	ip, r8
 8005604:	46ae      	mov	lr, r5
 8005606:	46d3      	mov	fp, sl
 8005608:	f85c 3b04 	ldr.w	r3, [ip], #4
 800560c:	b298      	uxth	r0, r3
 800560e:	fb06 a000 	mla	r0, r6, r0, sl
 8005612:	0c02      	lsrs	r2, r0, #16
 8005614:	0c1b      	lsrs	r3, r3, #16
 8005616:	fb06 2303 	mla	r3, r6, r3, r2
 800561a:	f8de 2000 	ldr.w	r2, [lr]
 800561e:	b280      	uxth	r0, r0
 8005620:	b292      	uxth	r2, r2
 8005622:	1a12      	subs	r2, r2, r0
 8005624:	445a      	add	r2, fp
 8005626:	f8de 0000 	ldr.w	r0, [lr]
 800562a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800562e:	b29b      	uxth	r3, r3
 8005630:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005634:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005638:	b292      	uxth	r2, r2
 800563a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800563e:	45e1      	cmp	r9, ip
 8005640:	f84e 2b04 	str.w	r2, [lr], #4
 8005644:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005648:	d2de      	bcs.n	8005608 <quorem+0x42>
 800564a:	9b00      	ldr	r3, [sp, #0]
 800564c:	58eb      	ldr	r3, [r5, r3]
 800564e:	b92b      	cbnz	r3, 800565c <quorem+0x96>
 8005650:	9b01      	ldr	r3, [sp, #4]
 8005652:	3b04      	subs	r3, #4
 8005654:	429d      	cmp	r5, r3
 8005656:	461a      	mov	r2, r3
 8005658:	d32f      	bcc.n	80056ba <quorem+0xf4>
 800565a:	613c      	str	r4, [r7, #16]
 800565c:	4638      	mov	r0, r7
 800565e:	f001 f979 	bl	8006954 <__mcmp>
 8005662:	2800      	cmp	r0, #0
 8005664:	db25      	blt.n	80056b2 <quorem+0xec>
 8005666:	4629      	mov	r1, r5
 8005668:	2000      	movs	r0, #0
 800566a:	f858 2b04 	ldr.w	r2, [r8], #4
 800566e:	f8d1 c000 	ldr.w	ip, [r1]
 8005672:	fa1f fe82 	uxth.w	lr, r2
 8005676:	fa1f f38c 	uxth.w	r3, ip
 800567a:	eba3 030e 	sub.w	r3, r3, lr
 800567e:	4403      	add	r3, r0
 8005680:	0c12      	lsrs	r2, r2, #16
 8005682:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005686:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800568a:	b29b      	uxth	r3, r3
 800568c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005690:	45c1      	cmp	r9, r8
 8005692:	f841 3b04 	str.w	r3, [r1], #4
 8005696:	ea4f 4022 	mov.w	r0, r2, asr #16
 800569a:	d2e6      	bcs.n	800566a <quorem+0xa4>
 800569c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056a4:	b922      	cbnz	r2, 80056b0 <quorem+0xea>
 80056a6:	3b04      	subs	r3, #4
 80056a8:	429d      	cmp	r5, r3
 80056aa:	461a      	mov	r2, r3
 80056ac:	d30b      	bcc.n	80056c6 <quorem+0x100>
 80056ae:	613c      	str	r4, [r7, #16]
 80056b0:	3601      	adds	r6, #1
 80056b2:	4630      	mov	r0, r6
 80056b4:	b003      	add	sp, #12
 80056b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ba:	6812      	ldr	r2, [r2, #0]
 80056bc:	3b04      	subs	r3, #4
 80056be:	2a00      	cmp	r2, #0
 80056c0:	d1cb      	bne.n	800565a <quorem+0x94>
 80056c2:	3c01      	subs	r4, #1
 80056c4:	e7c6      	b.n	8005654 <quorem+0x8e>
 80056c6:	6812      	ldr	r2, [r2, #0]
 80056c8:	3b04      	subs	r3, #4
 80056ca:	2a00      	cmp	r2, #0
 80056cc:	d1ef      	bne.n	80056ae <quorem+0xe8>
 80056ce:	3c01      	subs	r4, #1
 80056d0:	e7ea      	b.n	80056a8 <quorem+0xe2>
 80056d2:	2000      	movs	r0, #0
 80056d4:	e7ee      	b.n	80056b4 <quorem+0xee>
	...

080056d8 <_dtoa_r>:
 80056d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056dc:	69c7      	ldr	r7, [r0, #28]
 80056de:	b099      	sub	sp, #100	@ 0x64
 80056e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80056e4:	ec55 4b10 	vmov	r4, r5, d0
 80056e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80056ea:	9109      	str	r1, [sp, #36]	@ 0x24
 80056ec:	4683      	mov	fp, r0
 80056ee:	920e      	str	r2, [sp, #56]	@ 0x38
 80056f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80056f2:	b97f      	cbnz	r7, 8005714 <_dtoa_r+0x3c>
 80056f4:	2010      	movs	r0, #16
 80056f6:	f000 fdfd 	bl	80062f4 <malloc>
 80056fa:	4602      	mov	r2, r0
 80056fc:	f8cb 001c 	str.w	r0, [fp, #28]
 8005700:	b920      	cbnz	r0, 800570c <_dtoa_r+0x34>
 8005702:	4ba7      	ldr	r3, [pc, #668]	@ (80059a0 <_dtoa_r+0x2c8>)
 8005704:	21ef      	movs	r1, #239	@ 0xef
 8005706:	48a7      	ldr	r0, [pc, #668]	@ (80059a4 <_dtoa_r+0x2cc>)
 8005708:	f001 fcbc 	bl	8007084 <__assert_func>
 800570c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005710:	6007      	str	r7, [r0, #0]
 8005712:	60c7      	str	r7, [r0, #12]
 8005714:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005718:	6819      	ldr	r1, [r3, #0]
 800571a:	b159      	cbz	r1, 8005734 <_dtoa_r+0x5c>
 800571c:	685a      	ldr	r2, [r3, #4]
 800571e:	604a      	str	r2, [r1, #4]
 8005720:	2301      	movs	r3, #1
 8005722:	4093      	lsls	r3, r2
 8005724:	608b      	str	r3, [r1, #8]
 8005726:	4658      	mov	r0, fp
 8005728:	f000 feda 	bl	80064e0 <_Bfree>
 800572c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005730:	2200      	movs	r2, #0
 8005732:	601a      	str	r2, [r3, #0]
 8005734:	1e2b      	subs	r3, r5, #0
 8005736:	bfb9      	ittee	lt
 8005738:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800573c:	9303      	strlt	r3, [sp, #12]
 800573e:	2300      	movge	r3, #0
 8005740:	6033      	strge	r3, [r6, #0]
 8005742:	9f03      	ldr	r7, [sp, #12]
 8005744:	4b98      	ldr	r3, [pc, #608]	@ (80059a8 <_dtoa_r+0x2d0>)
 8005746:	bfbc      	itt	lt
 8005748:	2201      	movlt	r2, #1
 800574a:	6032      	strlt	r2, [r6, #0]
 800574c:	43bb      	bics	r3, r7
 800574e:	d112      	bne.n	8005776 <_dtoa_r+0x9e>
 8005750:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005752:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800575c:	4323      	orrs	r3, r4
 800575e:	f000 854d 	beq.w	80061fc <_dtoa_r+0xb24>
 8005762:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005764:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80059bc <_dtoa_r+0x2e4>
 8005768:	2b00      	cmp	r3, #0
 800576a:	f000 854f 	beq.w	800620c <_dtoa_r+0xb34>
 800576e:	f10a 0303 	add.w	r3, sl, #3
 8005772:	f000 bd49 	b.w	8006208 <_dtoa_r+0xb30>
 8005776:	ed9d 7b02 	vldr	d7, [sp, #8]
 800577a:	2200      	movs	r2, #0
 800577c:	ec51 0b17 	vmov	r0, r1, d7
 8005780:	2300      	movs	r3, #0
 8005782:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005786:	f7fb f99f 	bl	8000ac8 <__aeabi_dcmpeq>
 800578a:	4680      	mov	r8, r0
 800578c:	b158      	cbz	r0, 80057a6 <_dtoa_r+0xce>
 800578e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005790:	2301      	movs	r3, #1
 8005792:	6013      	str	r3, [r2, #0]
 8005794:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005796:	b113      	cbz	r3, 800579e <_dtoa_r+0xc6>
 8005798:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800579a:	4b84      	ldr	r3, [pc, #528]	@ (80059ac <_dtoa_r+0x2d4>)
 800579c:	6013      	str	r3, [r2, #0]
 800579e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80059c0 <_dtoa_r+0x2e8>
 80057a2:	f000 bd33 	b.w	800620c <_dtoa_r+0xb34>
 80057a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80057aa:	aa16      	add	r2, sp, #88	@ 0x58
 80057ac:	a917      	add	r1, sp, #92	@ 0x5c
 80057ae:	4658      	mov	r0, fp
 80057b0:	f001 f980 	bl	8006ab4 <__d2b>
 80057b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80057b8:	4681      	mov	r9, r0
 80057ba:	2e00      	cmp	r6, #0
 80057bc:	d077      	beq.n	80058ae <_dtoa_r+0x1d6>
 80057be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80057c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80057d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80057d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80057d8:	4619      	mov	r1, r3
 80057da:	2200      	movs	r2, #0
 80057dc:	4b74      	ldr	r3, [pc, #464]	@ (80059b0 <_dtoa_r+0x2d8>)
 80057de:	f7fa fd53 	bl	8000288 <__aeabi_dsub>
 80057e2:	a369      	add	r3, pc, #420	@ (adr r3, 8005988 <_dtoa_r+0x2b0>)
 80057e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e8:	f7fa ff06 	bl	80005f8 <__aeabi_dmul>
 80057ec:	a368      	add	r3, pc, #416	@ (adr r3, 8005990 <_dtoa_r+0x2b8>)
 80057ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f2:	f7fa fd4b 	bl	800028c <__adddf3>
 80057f6:	4604      	mov	r4, r0
 80057f8:	4630      	mov	r0, r6
 80057fa:	460d      	mov	r5, r1
 80057fc:	f7fa fe92 	bl	8000524 <__aeabi_i2d>
 8005800:	a365      	add	r3, pc, #404	@ (adr r3, 8005998 <_dtoa_r+0x2c0>)
 8005802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005806:	f7fa fef7 	bl	80005f8 <__aeabi_dmul>
 800580a:	4602      	mov	r2, r0
 800580c:	460b      	mov	r3, r1
 800580e:	4620      	mov	r0, r4
 8005810:	4629      	mov	r1, r5
 8005812:	f7fa fd3b 	bl	800028c <__adddf3>
 8005816:	4604      	mov	r4, r0
 8005818:	460d      	mov	r5, r1
 800581a:	f7fb f99d 	bl	8000b58 <__aeabi_d2iz>
 800581e:	2200      	movs	r2, #0
 8005820:	4607      	mov	r7, r0
 8005822:	2300      	movs	r3, #0
 8005824:	4620      	mov	r0, r4
 8005826:	4629      	mov	r1, r5
 8005828:	f7fb f958 	bl	8000adc <__aeabi_dcmplt>
 800582c:	b140      	cbz	r0, 8005840 <_dtoa_r+0x168>
 800582e:	4638      	mov	r0, r7
 8005830:	f7fa fe78 	bl	8000524 <__aeabi_i2d>
 8005834:	4622      	mov	r2, r4
 8005836:	462b      	mov	r3, r5
 8005838:	f7fb f946 	bl	8000ac8 <__aeabi_dcmpeq>
 800583c:	b900      	cbnz	r0, 8005840 <_dtoa_r+0x168>
 800583e:	3f01      	subs	r7, #1
 8005840:	2f16      	cmp	r7, #22
 8005842:	d851      	bhi.n	80058e8 <_dtoa_r+0x210>
 8005844:	4b5b      	ldr	r3, [pc, #364]	@ (80059b4 <_dtoa_r+0x2dc>)
 8005846:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800584a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005852:	f7fb f943 	bl	8000adc <__aeabi_dcmplt>
 8005856:	2800      	cmp	r0, #0
 8005858:	d048      	beq.n	80058ec <_dtoa_r+0x214>
 800585a:	3f01      	subs	r7, #1
 800585c:	2300      	movs	r3, #0
 800585e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005860:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005862:	1b9b      	subs	r3, r3, r6
 8005864:	1e5a      	subs	r2, r3, #1
 8005866:	bf44      	itt	mi
 8005868:	f1c3 0801 	rsbmi	r8, r3, #1
 800586c:	2300      	movmi	r3, #0
 800586e:	9208      	str	r2, [sp, #32]
 8005870:	bf54      	ite	pl
 8005872:	f04f 0800 	movpl.w	r8, #0
 8005876:	9308      	strmi	r3, [sp, #32]
 8005878:	2f00      	cmp	r7, #0
 800587a:	db39      	blt.n	80058f0 <_dtoa_r+0x218>
 800587c:	9b08      	ldr	r3, [sp, #32]
 800587e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005880:	443b      	add	r3, r7
 8005882:	9308      	str	r3, [sp, #32]
 8005884:	2300      	movs	r3, #0
 8005886:	930a      	str	r3, [sp, #40]	@ 0x28
 8005888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800588a:	2b09      	cmp	r3, #9
 800588c:	d864      	bhi.n	8005958 <_dtoa_r+0x280>
 800588e:	2b05      	cmp	r3, #5
 8005890:	bfc4      	itt	gt
 8005892:	3b04      	subgt	r3, #4
 8005894:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005898:	f1a3 0302 	sub.w	r3, r3, #2
 800589c:	bfcc      	ite	gt
 800589e:	2400      	movgt	r4, #0
 80058a0:	2401      	movle	r4, #1
 80058a2:	2b03      	cmp	r3, #3
 80058a4:	d863      	bhi.n	800596e <_dtoa_r+0x296>
 80058a6:	e8df f003 	tbb	[pc, r3]
 80058aa:	372a      	.short	0x372a
 80058ac:	5535      	.short	0x5535
 80058ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80058b2:	441e      	add	r6, r3
 80058b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80058b8:	2b20      	cmp	r3, #32
 80058ba:	bfc1      	itttt	gt
 80058bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80058c0:	409f      	lslgt	r7, r3
 80058c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80058c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80058ca:	bfd6      	itet	le
 80058cc:	f1c3 0320 	rsble	r3, r3, #32
 80058d0:	ea47 0003 	orrgt.w	r0, r7, r3
 80058d4:	fa04 f003 	lslle.w	r0, r4, r3
 80058d8:	f7fa fe14 	bl	8000504 <__aeabi_ui2d>
 80058dc:	2201      	movs	r2, #1
 80058de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80058e2:	3e01      	subs	r6, #1
 80058e4:	9214      	str	r2, [sp, #80]	@ 0x50
 80058e6:	e777      	b.n	80057d8 <_dtoa_r+0x100>
 80058e8:	2301      	movs	r3, #1
 80058ea:	e7b8      	b.n	800585e <_dtoa_r+0x186>
 80058ec:	9012      	str	r0, [sp, #72]	@ 0x48
 80058ee:	e7b7      	b.n	8005860 <_dtoa_r+0x188>
 80058f0:	427b      	negs	r3, r7
 80058f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80058f4:	2300      	movs	r3, #0
 80058f6:	eba8 0807 	sub.w	r8, r8, r7
 80058fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80058fc:	e7c4      	b.n	8005888 <_dtoa_r+0x1b0>
 80058fe:	2300      	movs	r3, #0
 8005900:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005902:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005904:	2b00      	cmp	r3, #0
 8005906:	dc35      	bgt.n	8005974 <_dtoa_r+0x29c>
 8005908:	2301      	movs	r3, #1
 800590a:	9300      	str	r3, [sp, #0]
 800590c:	9307      	str	r3, [sp, #28]
 800590e:	461a      	mov	r2, r3
 8005910:	920e      	str	r2, [sp, #56]	@ 0x38
 8005912:	e00b      	b.n	800592c <_dtoa_r+0x254>
 8005914:	2301      	movs	r3, #1
 8005916:	e7f3      	b.n	8005900 <_dtoa_r+0x228>
 8005918:	2300      	movs	r3, #0
 800591a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800591c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800591e:	18fb      	adds	r3, r7, r3
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	3301      	adds	r3, #1
 8005924:	2b01      	cmp	r3, #1
 8005926:	9307      	str	r3, [sp, #28]
 8005928:	bfb8      	it	lt
 800592a:	2301      	movlt	r3, #1
 800592c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005930:	2100      	movs	r1, #0
 8005932:	2204      	movs	r2, #4
 8005934:	f102 0514 	add.w	r5, r2, #20
 8005938:	429d      	cmp	r5, r3
 800593a:	d91f      	bls.n	800597c <_dtoa_r+0x2a4>
 800593c:	6041      	str	r1, [r0, #4]
 800593e:	4658      	mov	r0, fp
 8005940:	f000 fd8e 	bl	8006460 <_Balloc>
 8005944:	4682      	mov	sl, r0
 8005946:	2800      	cmp	r0, #0
 8005948:	d13c      	bne.n	80059c4 <_dtoa_r+0x2ec>
 800594a:	4b1b      	ldr	r3, [pc, #108]	@ (80059b8 <_dtoa_r+0x2e0>)
 800594c:	4602      	mov	r2, r0
 800594e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005952:	e6d8      	b.n	8005706 <_dtoa_r+0x2e>
 8005954:	2301      	movs	r3, #1
 8005956:	e7e0      	b.n	800591a <_dtoa_r+0x242>
 8005958:	2401      	movs	r4, #1
 800595a:	2300      	movs	r3, #0
 800595c:	9309      	str	r3, [sp, #36]	@ 0x24
 800595e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005960:	f04f 33ff 	mov.w	r3, #4294967295
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	9307      	str	r3, [sp, #28]
 8005968:	2200      	movs	r2, #0
 800596a:	2312      	movs	r3, #18
 800596c:	e7d0      	b.n	8005910 <_dtoa_r+0x238>
 800596e:	2301      	movs	r3, #1
 8005970:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005972:	e7f5      	b.n	8005960 <_dtoa_r+0x288>
 8005974:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005976:	9300      	str	r3, [sp, #0]
 8005978:	9307      	str	r3, [sp, #28]
 800597a:	e7d7      	b.n	800592c <_dtoa_r+0x254>
 800597c:	3101      	adds	r1, #1
 800597e:	0052      	lsls	r2, r2, #1
 8005980:	e7d8      	b.n	8005934 <_dtoa_r+0x25c>
 8005982:	bf00      	nop
 8005984:	f3af 8000 	nop.w
 8005988:	636f4361 	.word	0x636f4361
 800598c:	3fd287a7 	.word	0x3fd287a7
 8005990:	8b60c8b3 	.word	0x8b60c8b3
 8005994:	3fc68a28 	.word	0x3fc68a28
 8005998:	509f79fb 	.word	0x509f79fb
 800599c:	3fd34413 	.word	0x3fd34413
 80059a0:	080072c9 	.word	0x080072c9
 80059a4:	080072e0 	.word	0x080072e0
 80059a8:	7ff00000 	.word	0x7ff00000
 80059ac:	08007299 	.word	0x08007299
 80059b0:	3ff80000 	.word	0x3ff80000
 80059b4:	080073d8 	.word	0x080073d8
 80059b8:	08007338 	.word	0x08007338
 80059bc:	080072c5 	.word	0x080072c5
 80059c0:	08007298 	.word	0x08007298
 80059c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80059c8:	6018      	str	r0, [r3, #0]
 80059ca:	9b07      	ldr	r3, [sp, #28]
 80059cc:	2b0e      	cmp	r3, #14
 80059ce:	f200 80a4 	bhi.w	8005b1a <_dtoa_r+0x442>
 80059d2:	2c00      	cmp	r4, #0
 80059d4:	f000 80a1 	beq.w	8005b1a <_dtoa_r+0x442>
 80059d8:	2f00      	cmp	r7, #0
 80059da:	dd33      	ble.n	8005a44 <_dtoa_r+0x36c>
 80059dc:	4bad      	ldr	r3, [pc, #692]	@ (8005c94 <_dtoa_r+0x5bc>)
 80059de:	f007 020f 	and.w	r2, r7, #15
 80059e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059e6:	ed93 7b00 	vldr	d7, [r3]
 80059ea:	05f8      	lsls	r0, r7, #23
 80059ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80059f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80059f4:	d516      	bpl.n	8005a24 <_dtoa_r+0x34c>
 80059f6:	4ba8      	ldr	r3, [pc, #672]	@ (8005c98 <_dtoa_r+0x5c0>)
 80059f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a00:	f7fa ff24 	bl	800084c <__aeabi_ddiv>
 8005a04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a08:	f004 040f 	and.w	r4, r4, #15
 8005a0c:	2603      	movs	r6, #3
 8005a0e:	4da2      	ldr	r5, [pc, #648]	@ (8005c98 <_dtoa_r+0x5c0>)
 8005a10:	b954      	cbnz	r4, 8005a28 <_dtoa_r+0x350>
 8005a12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a1a:	f7fa ff17 	bl	800084c <__aeabi_ddiv>
 8005a1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a22:	e028      	b.n	8005a76 <_dtoa_r+0x39e>
 8005a24:	2602      	movs	r6, #2
 8005a26:	e7f2      	b.n	8005a0e <_dtoa_r+0x336>
 8005a28:	07e1      	lsls	r1, r4, #31
 8005a2a:	d508      	bpl.n	8005a3e <_dtoa_r+0x366>
 8005a2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a30:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a34:	f7fa fde0 	bl	80005f8 <__aeabi_dmul>
 8005a38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a3c:	3601      	adds	r6, #1
 8005a3e:	1064      	asrs	r4, r4, #1
 8005a40:	3508      	adds	r5, #8
 8005a42:	e7e5      	b.n	8005a10 <_dtoa_r+0x338>
 8005a44:	f000 80d2 	beq.w	8005bec <_dtoa_r+0x514>
 8005a48:	427c      	negs	r4, r7
 8005a4a:	4b92      	ldr	r3, [pc, #584]	@ (8005c94 <_dtoa_r+0x5bc>)
 8005a4c:	4d92      	ldr	r5, [pc, #584]	@ (8005c98 <_dtoa_r+0x5c0>)
 8005a4e:	f004 020f 	and.w	r2, r4, #15
 8005a52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a5e:	f7fa fdcb 	bl	80005f8 <__aeabi_dmul>
 8005a62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a66:	1124      	asrs	r4, r4, #4
 8005a68:	2300      	movs	r3, #0
 8005a6a:	2602      	movs	r6, #2
 8005a6c:	2c00      	cmp	r4, #0
 8005a6e:	f040 80b2 	bne.w	8005bd6 <_dtoa_r+0x4fe>
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1d3      	bne.n	8005a1e <_dtoa_r+0x346>
 8005a76:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005a78:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f000 80b7 	beq.w	8005bf0 <_dtoa_r+0x518>
 8005a82:	4b86      	ldr	r3, [pc, #536]	@ (8005c9c <_dtoa_r+0x5c4>)
 8005a84:	2200      	movs	r2, #0
 8005a86:	4620      	mov	r0, r4
 8005a88:	4629      	mov	r1, r5
 8005a8a:	f7fb f827 	bl	8000adc <__aeabi_dcmplt>
 8005a8e:	2800      	cmp	r0, #0
 8005a90:	f000 80ae 	beq.w	8005bf0 <_dtoa_r+0x518>
 8005a94:	9b07      	ldr	r3, [sp, #28]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	f000 80aa 	beq.w	8005bf0 <_dtoa_r+0x518>
 8005a9c:	9b00      	ldr	r3, [sp, #0]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	dd37      	ble.n	8005b12 <_dtoa_r+0x43a>
 8005aa2:	1e7b      	subs	r3, r7, #1
 8005aa4:	9304      	str	r3, [sp, #16]
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	4b7d      	ldr	r3, [pc, #500]	@ (8005ca0 <_dtoa_r+0x5c8>)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	4629      	mov	r1, r5
 8005aae:	f7fa fda3 	bl	80005f8 <__aeabi_dmul>
 8005ab2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ab6:	9c00      	ldr	r4, [sp, #0]
 8005ab8:	3601      	adds	r6, #1
 8005aba:	4630      	mov	r0, r6
 8005abc:	f7fa fd32 	bl	8000524 <__aeabi_i2d>
 8005ac0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ac4:	f7fa fd98 	bl	80005f8 <__aeabi_dmul>
 8005ac8:	4b76      	ldr	r3, [pc, #472]	@ (8005ca4 <_dtoa_r+0x5cc>)
 8005aca:	2200      	movs	r2, #0
 8005acc:	f7fa fbde 	bl	800028c <__adddf3>
 8005ad0:	4605      	mov	r5, r0
 8005ad2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005ad6:	2c00      	cmp	r4, #0
 8005ad8:	f040 808d 	bne.w	8005bf6 <_dtoa_r+0x51e>
 8005adc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ae0:	4b71      	ldr	r3, [pc, #452]	@ (8005ca8 <_dtoa_r+0x5d0>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f7fa fbd0 	bl	8000288 <__aeabi_dsub>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005af0:	462a      	mov	r2, r5
 8005af2:	4633      	mov	r3, r6
 8005af4:	f7fb f810 	bl	8000b18 <__aeabi_dcmpgt>
 8005af8:	2800      	cmp	r0, #0
 8005afa:	f040 828b 	bne.w	8006014 <_dtoa_r+0x93c>
 8005afe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b02:	462a      	mov	r2, r5
 8005b04:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005b08:	f7fa ffe8 	bl	8000adc <__aeabi_dcmplt>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	f040 8128 	bne.w	8005d62 <_dtoa_r+0x68a>
 8005b12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005b16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005b1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f2c0 815a 	blt.w	8005dd6 <_dtoa_r+0x6fe>
 8005b22:	2f0e      	cmp	r7, #14
 8005b24:	f300 8157 	bgt.w	8005dd6 <_dtoa_r+0x6fe>
 8005b28:	4b5a      	ldr	r3, [pc, #360]	@ (8005c94 <_dtoa_r+0x5bc>)
 8005b2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b2e:	ed93 7b00 	vldr	d7, [r3]
 8005b32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	ed8d 7b00 	vstr	d7, [sp]
 8005b3a:	da03      	bge.n	8005b44 <_dtoa_r+0x46c>
 8005b3c:	9b07      	ldr	r3, [sp, #28]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f340 8101 	ble.w	8005d46 <_dtoa_r+0x66e>
 8005b44:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005b48:	4656      	mov	r6, sl
 8005b4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b4e:	4620      	mov	r0, r4
 8005b50:	4629      	mov	r1, r5
 8005b52:	f7fa fe7b 	bl	800084c <__aeabi_ddiv>
 8005b56:	f7fa ffff 	bl	8000b58 <__aeabi_d2iz>
 8005b5a:	4680      	mov	r8, r0
 8005b5c:	f7fa fce2 	bl	8000524 <__aeabi_i2d>
 8005b60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b64:	f7fa fd48 	bl	80005f8 <__aeabi_dmul>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4620      	mov	r0, r4
 8005b6e:	4629      	mov	r1, r5
 8005b70:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005b74:	f7fa fb88 	bl	8000288 <__aeabi_dsub>
 8005b78:	f806 4b01 	strb.w	r4, [r6], #1
 8005b7c:	9d07      	ldr	r5, [sp, #28]
 8005b7e:	eba6 040a 	sub.w	r4, r6, sl
 8005b82:	42a5      	cmp	r5, r4
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	f040 8117 	bne.w	8005dba <_dtoa_r+0x6e2>
 8005b8c:	f7fa fb7e 	bl	800028c <__adddf3>
 8005b90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b94:	4604      	mov	r4, r0
 8005b96:	460d      	mov	r5, r1
 8005b98:	f7fa ffbe 	bl	8000b18 <__aeabi_dcmpgt>
 8005b9c:	2800      	cmp	r0, #0
 8005b9e:	f040 80f9 	bne.w	8005d94 <_dtoa_r+0x6bc>
 8005ba2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ba6:	4620      	mov	r0, r4
 8005ba8:	4629      	mov	r1, r5
 8005baa:	f7fa ff8d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bae:	b118      	cbz	r0, 8005bb8 <_dtoa_r+0x4e0>
 8005bb0:	f018 0f01 	tst.w	r8, #1
 8005bb4:	f040 80ee 	bne.w	8005d94 <_dtoa_r+0x6bc>
 8005bb8:	4649      	mov	r1, r9
 8005bba:	4658      	mov	r0, fp
 8005bbc:	f000 fc90 	bl	80064e0 <_Bfree>
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	7033      	strb	r3, [r6, #0]
 8005bc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005bc6:	3701      	adds	r7, #1
 8005bc8:	601f      	str	r7, [r3, #0]
 8005bca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 831d 	beq.w	800620c <_dtoa_r+0xb34>
 8005bd2:	601e      	str	r6, [r3, #0]
 8005bd4:	e31a      	b.n	800620c <_dtoa_r+0xb34>
 8005bd6:	07e2      	lsls	r2, r4, #31
 8005bd8:	d505      	bpl.n	8005be6 <_dtoa_r+0x50e>
 8005bda:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005bde:	f7fa fd0b 	bl	80005f8 <__aeabi_dmul>
 8005be2:	3601      	adds	r6, #1
 8005be4:	2301      	movs	r3, #1
 8005be6:	1064      	asrs	r4, r4, #1
 8005be8:	3508      	adds	r5, #8
 8005bea:	e73f      	b.n	8005a6c <_dtoa_r+0x394>
 8005bec:	2602      	movs	r6, #2
 8005bee:	e742      	b.n	8005a76 <_dtoa_r+0x39e>
 8005bf0:	9c07      	ldr	r4, [sp, #28]
 8005bf2:	9704      	str	r7, [sp, #16]
 8005bf4:	e761      	b.n	8005aba <_dtoa_r+0x3e2>
 8005bf6:	4b27      	ldr	r3, [pc, #156]	@ (8005c94 <_dtoa_r+0x5bc>)
 8005bf8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005bfa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005bfe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c02:	4454      	add	r4, sl
 8005c04:	2900      	cmp	r1, #0
 8005c06:	d053      	beq.n	8005cb0 <_dtoa_r+0x5d8>
 8005c08:	4928      	ldr	r1, [pc, #160]	@ (8005cac <_dtoa_r+0x5d4>)
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	f7fa fe1e 	bl	800084c <__aeabi_ddiv>
 8005c10:	4633      	mov	r3, r6
 8005c12:	462a      	mov	r2, r5
 8005c14:	f7fa fb38 	bl	8000288 <__aeabi_dsub>
 8005c18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c1c:	4656      	mov	r6, sl
 8005c1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c22:	f7fa ff99 	bl	8000b58 <__aeabi_d2iz>
 8005c26:	4605      	mov	r5, r0
 8005c28:	f7fa fc7c 	bl	8000524 <__aeabi_i2d>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	460b      	mov	r3, r1
 8005c30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c34:	f7fa fb28 	bl	8000288 <__aeabi_dsub>
 8005c38:	3530      	adds	r5, #48	@ 0x30
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c42:	f806 5b01 	strb.w	r5, [r6], #1
 8005c46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c4a:	f7fa ff47 	bl	8000adc <__aeabi_dcmplt>
 8005c4e:	2800      	cmp	r0, #0
 8005c50:	d171      	bne.n	8005d36 <_dtoa_r+0x65e>
 8005c52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c56:	4911      	ldr	r1, [pc, #68]	@ (8005c9c <_dtoa_r+0x5c4>)
 8005c58:	2000      	movs	r0, #0
 8005c5a:	f7fa fb15 	bl	8000288 <__aeabi_dsub>
 8005c5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c62:	f7fa ff3b 	bl	8000adc <__aeabi_dcmplt>
 8005c66:	2800      	cmp	r0, #0
 8005c68:	f040 8095 	bne.w	8005d96 <_dtoa_r+0x6be>
 8005c6c:	42a6      	cmp	r6, r4
 8005c6e:	f43f af50 	beq.w	8005b12 <_dtoa_r+0x43a>
 8005c72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c76:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca0 <_dtoa_r+0x5c8>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f7fa fcbd 	bl	80005f8 <__aeabi_dmul>
 8005c7e:	4b08      	ldr	r3, [pc, #32]	@ (8005ca0 <_dtoa_r+0x5c8>)
 8005c80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c84:	2200      	movs	r2, #0
 8005c86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c8a:	f7fa fcb5 	bl	80005f8 <__aeabi_dmul>
 8005c8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c92:	e7c4      	b.n	8005c1e <_dtoa_r+0x546>
 8005c94:	080073d8 	.word	0x080073d8
 8005c98:	080073b0 	.word	0x080073b0
 8005c9c:	3ff00000 	.word	0x3ff00000
 8005ca0:	40240000 	.word	0x40240000
 8005ca4:	401c0000 	.word	0x401c0000
 8005ca8:	40140000 	.word	0x40140000
 8005cac:	3fe00000 	.word	0x3fe00000
 8005cb0:	4631      	mov	r1, r6
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	f7fa fca0 	bl	80005f8 <__aeabi_dmul>
 8005cb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005cbc:	9415      	str	r4, [sp, #84]	@ 0x54
 8005cbe:	4656      	mov	r6, sl
 8005cc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cc4:	f7fa ff48 	bl	8000b58 <__aeabi_d2iz>
 8005cc8:	4605      	mov	r5, r0
 8005cca:	f7fa fc2b 	bl	8000524 <__aeabi_i2d>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cd6:	f7fa fad7 	bl	8000288 <__aeabi_dsub>
 8005cda:	3530      	adds	r5, #48	@ 0x30
 8005cdc:	f806 5b01 	strb.w	r5, [r6], #1
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	42a6      	cmp	r6, r4
 8005ce6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005cea:	f04f 0200 	mov.w	r2, #0
 8005cee:	d124      	bne.n	8005d3a <_dtoa_r+0x662>
 8005cf0:	4bac      	ldr	r3, [pc, #688]	@ (8005fa4 <_dtoa_r+0x8cc>)
 8005cf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005cf6:	f7fa fac9 	bl	800028c <__adddf3>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d02:	f7fa ff09 	bl	8000b18 <__aeabi_dcmpgt>
 8005d06:	2800      	cmp	r0, #0
 8005d08:	d145      	bne.n	8005d96 <_dtoa_r+0x6be>
 8005d0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d0e:	49a5      	ldr	r1, [pc, #660]	@ (8005fa4 <_dtoa_r+0x8cc>)
 8005d10:	2000      	movs	r0, #0
 8005d12:	f7fa fab9 	bl	8000288 <__aeabi_dsub>
 8005d16:	4602      	mov	r2, r0
 8005d18:	460b      	mov	r3, r1
 8005d1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d1e:	f7fa fedd 	bl	8000adc <__aeabi_dcmplt>
 8005d22:	2800      	cmp	r0, #0
 8005d24:	f43f aef5 	beq.w	8005b12 <_dtoa_r+0x43a>
 8005d28:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005d2a:	1e73      	subs	r3, r6, #1
 8005d2c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005d2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d32:	2b30      	cmp	r3, #48	@ 0x30
 8005d34:	d0f8      	beq.n	8005d28 <_dtoa_r+0x650>
 8005d36:	9f04      	ldr	r7, [sp, #16]
 8005d38:	e73e      	b.n	8005bb8 <_dtoa_r+0x4e0>
 8005d3a:	4b9b      	ldr	r3, [pc, #620]	@ (8005fa8 <_dtoa_r+0x8d0>)
 8005d3c:	f7fa fc5c 	bl	80005f8 <__aeabi_dmul>
 8005d40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d44:	e7bc      	b.n	8005cc0 <_dtoa_r+0x5e8>
 8005d46:	d10c      	bne.n	8005d62 <_dtoa_r+0x68a>
 8005d48:	4b98      	ldr	r3, [pc, #608]	@ (8005fac <_dtoa_r+0x8d4>)
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d50:	f7fa fc52 	bl	80005f8 <__aeabi_dmul>
 8005d54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d58:	f7fa fed4 	bl	8000b04 <__aeabi_dcmpge>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	f000 8157 	beq.w	8006010 <_dtoa_r+0x938>
 8005d62:	2400      	movs	r4, #0
 8005d64:	4625      	mov	r5, r4
 8005d66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d68:	43db      	mvns	r3, r3
 8005d6a:	9304      	str	r3, [sp, #16]
 8005d6c:	4656      	mov	r6, sl
 8005d6e:	2700      	movs	r7, #0
 8005d70:	4621      	mov	r1, r4
 8005d72:	4658      	mov	r0, fp
 8005d74:	f000 fbb4 	bl	80064e0 <_Bfree>
 8005d78:	2d00      	cmp	r5, #0
 8005d7a:	d0dc      	beq.n	8005d36 <_dtoa_r+0x65e>
 8005d7c:	b12f      	cbz	r7, 8005d8a <_dtoa_r+0x6b2>
 8005d7e:	42af      	cmp	r7, r5
 8005d80:	d003      	beq.n	8005d8a <_dtoa_r+0x6b2>
 8005d82:	4639      	mov	r1, r7
 8005d84:	4658      	mov	r0, fp
 8005d86:	f000 fbab 	bl	80064e0 <_Bfree>
 8005d8a:	4629      	mov	r1, r5
 8005d8c:	4658      	mov	r0, fp
 8005d8e:	f000 fba7 	bl	80064e0 <_Bfree>
 8005d92:	e7d0      	b.n	8005d36 <_dtoa_r+0x65e>
 8005d94:	9704      	str	r7, [sp, #16]
 8005d96:	4633      	mov	r3, r6
 8005d98:	461e      	mov	r6, r3
 8005d9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d9e:	2a39      	cmp	r2, #57	@ 0x39
 8005da0:	d107      	bne.n	8005db2 <_dtoa_r+0x6da>
 8005da2:	459a      	cmp	sl, r3
 8005da4:	d1f8      	bne.n	8005d98 <_dtoa_r+0x6c0>
 8005da6:	9a04      	ldr	r2, [sp, #16]
 8005da8:	3201      	adds	r2, #1
 8005daa:	9204      	str	r2, [sp, #16]
 8005dac:	2230      	movs	r2, #48	@ 0x30
 8005dae:	f88a 2000 	strb.w	r2, [sl]
 8005db2:	781a      	ldrb	r2, [r3, #0]
 8005db4:	3201      	adds	r2, #1
 8005db6:	701a      	strb	r2, [r3, #0]
 8005db8:	e7bd      	b.n	8005d36 <_dtoa_r+0x65e>
 8005dba:	4b7b      	ldr	r3, [pc, #492]	@ (8005fa8 <_dtoa_r+0x8d0>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f7fa fc1b 	bl	80005f8 <__aeabi_dmul>
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	4604      	mov	r4, r0
 8005dc8:	460d      	mov	r5, r1
 8005dca:	f7fa fe7d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	f43f aebb 	beq.w	8005b4a <_dtoa_r+0x472>
 8005dd4:	e6f0      	b.n	8005bb8 <_dtoa_r+0x4e0>
 8005dd6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005dd8:	2a00      	cmp	r2, #0
 8005dda:	f000 80db 	beq.w	8005f94 <_dtoa_r+0x8bc>
 8005dde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005de0:	2a01      	cmp	r2, #1
 8005de2:	f300 80bf 	bgt.w	8005f64 <_dtoa_r+0x88c>
 8005de6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005de8:	2a00      	cmp	r2, #0
 8005dea:	f000 80b7 	beq.w	8005f5c <_dtoa_r+0x884>
 8005dee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005df2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005df4:	4646      	mov	r6, r8
 8005df6:	9a08      	ldr	r2, [sp, #32]
 8005df8:	2101      	movs	r1, #1
 8005dfa:	441a      	add	r2, r3
 8005dfc:	4658      	mov	r0, fp
 8005dfe:	4498      	add	r8, r3
 8005e00:	9208      	str	r2, [sp, #32]
 8005e02:	f000 fc21 	bl	8006648 <__i2b>
 8005e06:	4605      	mov	r5, r0
 8005e08:	b15e      	cbz	r6, 8005e22 <_dtoa_r+0x74a>
 8005e0a:	9b08      	ldr	r3, [sp, #32]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	dd08      	ble.n	8005e22 <_dtoa_r+0x74a>
 8005e10:	42b3      	cmp	r3, r6
 8005e12:	9a08      	ldr	r2, [sp, #32]
 8005e14:	bfa8      	it	ge
 8005e16:	4633      	movge	r3, r6
 8005e18:	eba8 0803 	sub.w	r8, r8, r3
 8005e1c:	1af6      	subs	r6, r6, r3
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	9308      	str	r3, [sp, #32]
 8005e22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e24:	b1f3      	cbz	r3, 8005e64 <_dtoa_r+0x78c>
 8005e26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 80b7 	beq.w	8005f9c <_dtoa_r+0x8c4>
 8005e2e:	b18c      	cbz	r4, 8005e54 <_dtoa_r+0x77c>
 8005e30:	4629      	mov	r1, r5
 8005e32:	4622      	mov	r2, r4
 8005e34:	4658      	mov	r0, fp
 8005e36:	f000 fcc7 	bl	80067c8 <__pow5mult>
 8005e3a:	464a      	mov	r2, r9
 8005e3c:	4601      	mov	r1, r0
 8005e3e:	4605      	mov	r5, r0
 8005e40:	4658      	mov	r0, fp
 8005e42:	f000 fc17 	bl	8006674 <__multiply>
 8005e46:	4649      	mov	r1, r9
 8005e48:	9004      	str	r0, [sp, #16]
 8005e4a:	4658      	mov	r0, fp
 8005e4c:	f000 fb48 	bl	80064e0 <_Bfree>
 8005e50:	9b04      	ldr	r3, [sp, #16]
 8005e52:	4699      	mov	r9, r3
 8005e54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e56:	1b1a      	subs	r2, r3, r4
 8005e58:	d004      	beq.n	8005e64 <_dtoa_r+0x78c>
 8005e5a:	4649      	mov	r1, r9
 8005e5c:	4658      	mov	r0, fp
 8005e5e:	f000 fcb3 	bl	80067c8 <__pow5mult>
 8005e62:	4681      	mov	r9, r0
 8005e64:	2101      	movs	r1, #1
 8005e66:	4658      	mov	r0, fp
 8005e68:	f000 fbee 	bl	8006648 <__i2b>
 8005e6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e6e:	4604      	mov	r4, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	f000 81cf 	beq.w	8006214 <_dtoa_r+0xb3c>
 8005e76:	461a      	mov	r2, r3
 8005e78:	4601      	mov	r1, r0
 8005e7a:	4658      	mov	r0, fp
 8005e7c:	f000 fca4 	bl	80067c8 <__pow5mult>
 8005e80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	4604      	mov	r4, r0
 8005e86:	f300 8095 	bgt.w	8005fb4 <_dtoa_r+0x8dc>
 8005e8a:	9b02      	ldr	r3, [sp, #8]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	f040 8087 	bne.w	8005fa0 <_dtoa_r+0x8c8>
 8005e92:	9b03      	ldr	r3, [sp, #12]
 8005e94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f040 8089 	bne.w	8005fb0 <_dtoa_r+0x8d8>
 8005e9e:	9b03      	ldr	r3, [sp, #12]
 8005ea0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ea4:	0d1b      	lsrs	r3, r3, #20
 8005ea6:	051b      	lsls	r3, r3, #20
 8005ea8:	b12b      	cbz	r3, 8005eb6 <_dtoa_r+0x7de>
 8005eaa:	9b08      	ldr	r3, [sp, #32]
 8005eac:	3301      	adds	r3, #1
 8005eae:	9308      	str	r3, [sp, #32]
 8005eb0:	f108 0801 	add.w	r8, r8, #1
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f000 81b0 	beq.w	8006220 <_dtoa_r+0xb48>
 8005ec0:	6923      	ldr	r3, [r4, #16]
 8005ec2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005ec6:	6918      	ldr	r0, [r3, #16]
 8005ec8:	f000 fb72 	bl	80065b0 <__hi0bits>
 8005ecc:	f1c0 0020 	rsb	r0, r0, #32
 8005ed0:	9b08      	ldr	r3, [sp, #32]
 8005ed2:	4418      	add	r0, r3
 8005ed4:	f010 001f 	ands.w	r0, r0, #31
 8005ed8:	d077      	beq.n	8005fca <_dtoa_r+0x8f2>
 8005eda:	f1c0 0320 	rsb	r3, r0, #32
 8005ede:	2b04      	cmp	r3, #4
 8005ee0:	dd6b      	ble.n	8005fba <_dtoa_r+0x8e2>
 8005ee2:	9b08      	ldr	r3, [sp, #32]
 8005ee4:	f1c0 001c 	rsb	r0, r0, #28
 8005ee8:	4403      	add	r3, r0
 8005eea:	4480      	add	r8, r0
 8005eec:	4406      	add	r6, r0
 8005eee:	9308      	str	r3, [sp, #32]
 8005ef0:	f1b8 0f00 	cmp.w	r8, #0
 8005ef4:	dd05      	ble.n	8005f02 <_dtoa_r+0x82a>
 8005ef6:	4649      	mov	r1, r9
 8005ef8:	4642      	mov	r2, r8
 8005efa:	4658      	mov	r0, fp
 8005efc:	f000 fcbe 	bl	800687c <__lshift>
 8005f00:	4681      	mov	r9, r0
 8005f02:	9b08      	ldr	r3, [sp, #32]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	dd05      	ble.n	8005f14 <_dtoa_r+0x83c>
 8005f08:	4621      	mov	r1, r4
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	4658      	mov	r0, fp
 8005f0e:	f000 fcb5 	bl	800687c <__lshift>
 8005f12:	4604      	mov	r4, r0
 8005f14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d059      	beq.n	8005fce <_dtoa_r+0x8f6>
 8005f1a:	4621      	mov	r1, r4
 8005f1c:	4648      	mov	r0, r9
 8005f1e:	f000 fd19 	bl	8006954 <__mcmp>
 8005f22:	2800      	cmp	r0, #0
 8005f24:	da53      	bge.n	8005fce <_dtoa_r+0x8f6>
 8005f26:	1e7b      	subs	r3, r7, #1
 8005f28:	9304      	str	r3, [sp, #16]
 8005f2a:	4649      	mov	r1, r9
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	220a      	movs	r2, #10
 8005f30:	4658      	mov	r0, fp
 8005f32:	f000 faf7 	bl	8006524 <__multadd>
 8005f36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f38:	4681      	mov	r9, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f000 8172 	beq.w	8006224 <_dtoa_r+0xb4c>
 8005f40:	2300      	movs	r3, #0
 8005f42:	4629      	mov	r1, r5
 8005f44:	220a      	movs	r2, #10
 8005f46:	4658      	mov	r0, fp
 8005f48:	f000 faec 	bl	8006524 <__multadd>
 8005f4c:	9b00      	ldr	r3, [sp, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	4605      	mov	r5, r0
 8005f52:	dc67      	bgt.n	8006024 <_dtoa_r+0x94c>
 8005f54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	dc41      	bgt.n	8005fde <_dtoa_r+0x906>
 8005f5a:	e063      	b.n	8006024 <_dtoa_r+0x94c>
 8005f5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005f5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f62:	e746      	b.n	8005df2 <_dtoa_r+0x71a>
 8005f64:	9b07      	ldr	r3, [sp, #28]
 8005f66:	1e5c      	subs	r4, r3, #1
 8005f68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f6a:	42a3      	cmp	r3, r4
 8005f6c:	bfbf      	itttt	lt
 8005f6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005f70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005f72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005f74:	1ae3      	sublt	r3, r4, r3
 8005f76:	bfb4      	ite	lt
 8005f78:	18d2      	addlt	r2, r2, r3
 8005f7a:	1b1c      	subge	r4, r3, r4
 8005f7c:	9b07      	ldr	r3, [sp, #28]
 8005f7e:	bfbc      	itt	lt
 8005f80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005f82:	2400      	movlt	r4, #0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	bfb5      	itete	lt
 8005f88:	eba8 0603 	sublt.w	r6, r8, r3
 8005f8c:	9b07      	ldrge	r3, [sp, #28]
 8005f8e:	2300      	movlt	r3, #0
 8005f90:	4646      	movge	r6, r8
 8005f92:	e730      	b.n	8005df6 <_dtoa_r+0x71e>
 8005f94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005f98:	4646      	mov	r6, r8
 8005f9a:	e735      	b.n	8005e08 <_dtoa_r+0x730>
 8005f9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f9e:	e75c      	b.n	8005e5a <_dtoa_r+0x782>
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	e788      	b.n	8005eb6 <_dtoa_r+0x7de>
 8005fa4:	3fe00000 	.word	0x3fe00000
 8005fa8:	40240000 	.word	0x40240000
 8005fac:	40140000 	.word	0x40140000
 8005fb0:	9b02      	ldr	r3, [sp, #8]
 8005fb2:	e780      	b.n	8005eb6 <_dtoa_r+0x7de>
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fb8:	e782      	b.n	8005ec0 <_dtoa_r+0x7e8>
 8005fba:	d099      	beq.n	8005ef0 <_dtoa_r+0x818>
 8005fbc:	9a08      	ldr	r2, [sp, #32]
 8005fbe:	331c      	adds	r3, #28
 8005fc0:	441a      	add	r2, r3
 8005fc2:	4498      	add	r8, r3
 8005fc4:	441e      	add	r6, r3
 8005fc6:	9208      	str	r2, [sp, #32]
 8005fc8:	e792      	b.n	8005ef0 <_dtoa_r+0x818>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	e7f6      	b.n	8005fbc <_dtoa_r+0x8e4>
 8005fce:	9b07      	ldr	r3, [sp, #28]
 8005fd0:	9704      	str	r7, [sp, #16]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	dc20      	bgt.n	8006018 <_dtoa_r+0x940>
 8005fd6:	9300      	str	r3, [sp, #0]
 8005fd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	dd1e      	ble.n	800601c <_dtoa_r+0x944>
 8005fde:	9b00      	ldr	r3, [sp, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f47f aec0 	bne.w	8005d66 <_dtoa_r+0x68e>
 8005fe6:	4621      	mov	r1, r4
 8005fe8:	2205      	movs	r2, #5
 8005fea:	4658      	mov	r0, fp
 8005fec:	f000 fa9a 	bl	8006524 <__multadd>
 8005ff0:	4601      	mov	r1, r0
 8005ff2:	4604      	mov	r4, r0
 8005ff4:	4648      	mov	r0, r9
 8005ff6:	f000 fcad 	bl	8006954 <__mcmp>
 8005ffa:	2800      	cmp	r0, #0
 8005ffc:	f77f aeb3 	ble.w	8005d66 <_dtoa_r+0x68e>
 8006000:	4656      	mov	r6, sl
 8006002:	2331      	movs	r3, #49	@ 0x31
 8006004:	f806 3b01 	strb.w	r3, [r6], #1
 8006008:	9b04      	ldr	r3, [sp, #16]
 800600a:	3301      	adds	r3, #1
 800600c:	9304      	str	r3, [sp, #16]
 800600e:	e6ae      	b.n	8005d6e <_dtoa_r+0x696>
 8006010:	9c07      	ldr	r4, [sp, #28]
 8006012:	9704      	str	r7, [sp, #16]
 8006014:	4625      	mov	r5, r4
 8006016:	e7f3      	b.n	8006000 <_dtoa_r+0x928>
 8006018:	9b07      	ldr	r3, [sp, #28]
 800601a:	9300      	str	r3, [sp, #0]
 800601c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800601e:	2b00      	cmp	r3, #0
 8006020:	f000 8104 	beq.w	800622c <_dtoa_r+0xb54>
 8006024:	2e00      	cmp	r6, #0
 8006026:	dd05      	ble.n	8006034 <_dtoa_r+0x95c>
 8006028:	4629      	mov	r1, r5
 800602a:	4632      	mov	r2, r6
 800602c:	4658      	mov	r0, fp
 800602e:	f000 fc25 	bl	800687c <__lshift>
 8006032:	4605      	mov	r5, r0
 8006034:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006036:	2b00      	cmp	r3, #0
 8006038:	d05a      	beq.n	80060f0 <_dtoa_r+0xa18>
 800603a:	6869      	ldr	r1, [r5, #4]
 800603c:	4658      	mov	r0, fp
 800603e:	f000 fa0f 	bl	8006460 <_Balloc>
 8006042:	4606      	mov	r6, r0
 8006044:	b928      	cbnz	r0, 8006052 <_dtoa_r+0x97a>
 8006046:	4b84      	ldr	r3, [pc, #528]	@ (8006258 <_dtoa_r+0xb80>)
 8006048:	4602      	mov	r2, r0
 800604a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800604e:	f7ff bb5a 	b.w	8005706 <_dtoa_r+0x2e>
 8006052:	692a      	ldr	r2, [r5, #16]
 8006054:	3202      	adds	r2, #2
 8006056:	0092      	lsls	r2, r2, #2
 8006058:	f105 010c 	add.w	r1, r5, #12
 800605c:	300c      	adds	r0, #12
 800605e:	f001 f803 	bl	8007068 <memcpy>
 8006062:	2201      	movs	r2, #1
 8006064:	4631      	mov	r1, r6
 8006066:	4658      	mov	r0, fp
 8006068:	f000 fc08 	bl	800687c <__lshift>
 800606c:	f10a 0301 	add.w	r3, sl, #1
 8006070:	9307      	str	r3, [sp, #28]
 8006072:	9b00      	ldr	r3, [sp, #0]
 8006074:	4453      	add	r3, sl
 8006076:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006078:	9b02      	ldr	r3, [sp, #8]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	462f      	mov	r7, r5
 8006080:	930a      	str	r3, [sp, #40]	@ 0x28
 8006082:	4605      	mov	r5, r0
 8006084:	9b07      	ldr	r3, [sp, #28]
 8006086:	4621      	mov	r1, r4
 8006088:	3b01      	subs	r3, #1
 800608a:	4648      	mov	r0, r9
 800608c:	9300      	str	r3, [sp, #0]
 800608e:	f7ff fa9a 	bl	80055c6 <quorem>
 8006092:	4639      	mov	r1, r7
 8006094:	9002      	str	r0, [sp, #8]
 8006096:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800609a:	4648      	mov	r0, r9
 800609c:	f000 fc5a 	bl	8006954 <__mcmp>
 80060a0:	462a      	mov	r2, r5
 80060a2:	9008      	str	r0, [sp, #32]
 80060a4:	4621      	mov	r1, r4
 80060a6:	4658      	mov	r0, fp
 80060a8:	f000 fc70 	bl	800698c <__mdiff>
 80060ac:	68c2      	ldr	r2, [r0, #12]
 80060ae:	4606      	mov	r6, r0
 80060b0:	bb02      	cbnz	r2, 80060f4 <_dtoa_r+0xa1c>
 80060b2:	4601      	mov	r1, r0
 80060b4:	4648      	mov	r0, r9
 80060b6:	f000 fc4d 	bl	8006954 <__mcmp>
 80060ba:	4602      	mov	r2, r0
 80060bc:	4631      	mov	r1, r6
 80060be:	4658      	mov	r0, fp
 80060c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80060c2:	f000 fa0d 	bl	80064e0 <_Bfree>
 80060c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80060ca:	9e07      	ldr	r6, [sp, #28]
 80060cc:	ea43 0102 	orr.w	r1, r3, r2
 80060d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060d2:	4319      	orrs	r1, r3
 80060d4:	d110      	bne.n	80060f8 <_dtoa_r+0xa20>
 80060d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060da:	d029      	beq.n	8006130 <_dtoa_r+0xa58>
 80060dc:	9b08      	ldr	r3, [sp, #32]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	dd02      	ble.n	80060e8 <_dtoa_r+0xa10>
 80060e2:	9b02      	ldr	r3, [sp, #8]
 80060e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80060e8:	9b00      	ldr	r3, [sp, #0]
 80060ea:	f883 8000 	strb.w	r8, [r3]
 80060ee:	e63f      	b.n	8005d70 <_dtoa_r+0x698>
 80060f0:	4628      	mov	r0, r5
 80060f2:	e7bb      	b.n	800606c <_dtoa_r+0x994>
 80060f4:	2201      	movs	r2, #1
 80060f6:	e7e1      	b.n	80060bc <_dtoa_r+0x9e4>
 80060f8:	9b08      	ldr	r3, [sp, #32]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	db04      	blt.n	8006108 <_dtoa_r+0xa30>
 80060fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006100:	430b      	orrs	r3, r1
 8006102:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006104:	430b      	orrs	r3, r1
 8006106:	d120      	bne.n	800614a <_dtoa_r+0xa72>
 8006108:	2a00      	cmp	r2, #0
 800610a:	dded      	ble.n	80060e8 <_dtoa_r+0xa10>
 800610c:	4649      	mov	r1, r9
 800610e:	2201      	movs	r2, #1
 8006110:	4658      	mov	r0, fp
 8006112:	f000 fbb3 	bl	800687c <__lshift>
 8006116:	4621      	mov	r1, r4
 8006118:	4681      	mov	r9, r0
 800611a:	f000 fc1b 	bl	8006954 <__mcmp>
 800611e:	2800      	cmp	r0, #0
 8006120:	dc03      	bgt.n	800612a <_dtoa_r+0xa52>
 8006122:	d1e1      	bne.n	80060e8 <_dtoa_r+0xa10>
 8006124:	f018 0f01 	tst.w	r8, #1
 8006128:	d0de      	beq.n	80060e8 <_dtoa_r+0xa10>
 800612a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800612e:	d1d8      	bne.n	80060e2 <_dtoa_r+0xa0a>
 8006130:	9a00      	ldr	r2, [sp, #0]
 8006132:	2339      	movs	r3, #57	@ 0x39
 8006134:	7013      	strb	r3, [r2, #0]
 8006136:	4633      	mov	r3, r6
 8006138:	461e      	mov	r6, r3
 800613a:	3b01      	subs	r3, #1
 800613c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006140:	2a39      	cmp	r2, #57	@ 0x39
 8006142:	d052      	beq.n	80061ea <_dtoa_r+0xb12>
 8006144:	3201      	adds	r2, #1
 8006146:	701a      	strb	r2, [r3, #0]
 8006148:	e612      	b.n	8005d70 <_dtoa_r+0x698>
 800614a:	2a00      	cmp	r2, #0
 800614c:	dd07      	ble.n	800615e <_dtoa_r+0xa86>
 800614e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006152:	d0ed      	beq.n	8006130 <_dtoa_r+0xa58>
 8006154:	9a00      	ldr	r2, [sp, #0]
 8006156:	f108 0301 	add.w	r3, r8, #1
 800615a:	7013      	strb	r3, [r2, #0]
 800615c:	e608      	b.n	8005d70 <_dtoa_r+0x698>
 800615e:	9b07      	ldr	r3, [sp, #28]
 8006160:	9a07      	ldr	r2, [sp, #28]
 8006162:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006166:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006168:	4293      	cmp	r3, r2
 800616a:	d028      	beq.n	80061be <_dtoa_r+0xae6>
 800616c:	4649      	mov	r1, r9
 800616e:	2300      	movs	r3, #0
 8006170:	220a      	movs	r2, #10
 8006172:	4658      	mov	r0, fp
 8006174:	f000 f9d6 	bl	8006524 <__multadd>
 8006178:	42af      	cmp	r7, r5
 800617a:	4681      	mov	r9, r0
 800617c:	f04f 0300 	mov.w	r3, #0
 8006180:	f04f 020a 	mov.w	r2, #10
 8006184:	4639      	mov	r1, r7
 8006186:	4658      	mov	r0, fp
 8006188:	d107      	bne.n	800619a <_dtoa_r+0xac2>
 800618a:	f000 f9cb 	bl	8006524 <__multadd>
 800618e:	4607      	mov	r7, r0
 8006190:	4605      	mov	r5, r0
 8006192:	9b07      	ldr	r3, [sp, #28]
 8006194:	3301      	adds	r3, #1
 8006196:	9307      	str	r3, [sp, #28]
 8006198:	e774      	b.n	8006084 <_dtoa_r+0x9ac>
 800619a:	f000 f9c3 	bl	8006524 <__multadd>
 800619e:	4629      	mov	r1, r5
 80061a0:	4607      	mov	r7, r0
 80061a2:	2300      	movs	r3, #0
 80061a4:	220a      	movs	r2, #10
 80061a6:	4658      	mov	r0, fp
 80061a8:	f000 f9bc 	bl	8006524 <__multadd>
 80061ac:	4605      	mov	r5, r0
 80061ae:	e7f0      	b.n	8006192 <_dtoa_r+0xaba>
 80061b0:	9b00      	ldr	r3, [sp, #0]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	bfcc      	ite	gt
 80061b6:	461e      	movgt	r6, r3
 80061b8:	2601      	movle	r6, #1
 80061ba:	4456      	add	r6, sl
 80061bc:	2700      	movs	r7, #0
 80061be:	4649      	mov	r1, r9
 80061c0:	2201      	movs	r2, #1
 80061c2:	4658      	mov	r0, fp
 80061c4:	f000 fb5a 	bl	800687c <__lshift>
 80061c8:	4621      	mov	r1, r4
 80061ca:	4681      	mov	r9, r0
 80061cc:	f000 fbc2 	bl	8006954 <__mcmp>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	dcb0      	bgt.n	8006136 <_dtoa_r+0xa5e>
 80061d4:	d102      	bne.n	80061dc <_dtoa_r+0xb04>
 80061d6:	f018 0f01 	tst.w	r8, #1
 80061da:	d1ac      	bne.n	8006136 <_dtoa_r+0xa5e>
 80061dc:	4633      	mov	r3, r6
 80061de:	461e      	mov	r6, r3
 80061e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061e4:	2a30      	cmp	r2, #48	@ 0x30
 80061e6:	d0fa      	beq.n	80061de <_dtoa_r+0xb06>
 80061e8:	e5c2      	b.n	8005d70 <_dtoa_r+0x698>
 80061ea:	459a      	cmp	sl, r3
 80061ec:	d1a4      	bne.n	8006138 <_dtoa_r+0xa60>
 80061ee:	9b04      	ldr	r3, [sp, #16]
 80061f0:	3301      	adds	r3, #1
 80061f2:	9304      	str	r3, [sp, #16]
 80061f4:	2331      	movs	r3, #49	@ 0x31
 80061f6:	f88a 3000 	strb.w	r3, [sl]
 80061fa:	e5b9      	b.n	8005d70 <_dtoa_r+0x698>
 80061fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80061fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800625c <_dtoa_r+0xb84>
 8006202:	b11b      	cbz	r3, 800620c <_dtoa_r+0xb34>
 8006204:	f10a 0308 	add.w	r3, sl, #8
 8006208:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800620a:	6013      	str	r3, [r2, #0]
 800620c:	4650      	mov	r0, sl
 800620e:	b019      	add	sp, #100	@ 0x64
 8006210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006216:	2b01      	cmp	r3, #1
 8006218:	f77f ae37 	ble.w	8005e8a <_dtoa_r+0x7b2>
 800621c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800621e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006220:	2001      	movs	r0, #1
 8006222:	e655      	b.n	8005ed0 <_dtoa_r+0x7f8>
 8006224:	9b00      	ldr	r3, [sp, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	f77f aed6 	ble.w	8005fd8 <_dtoa_r+0x900>
 800622c:	4656      	mov	r6, sl
 800622e:	4621      	mov	r1, r4
 8006230:	4648      	mov	r0, r9
 8006232:	f7ff f9c8 	bl	80055c6 <quorem>
 8006236:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800623a:	f806 8b01 	strb.w	r8, [r6], #1
 800623e:	9b00      	ldr	r3, [sp, #0]
 8006240:	eba6 020a 	sub.w	r2, r6, sl
 8006244:	4293      	cmp	r3, r2
 8006246:	ddb3      	ble.n	80061b0 <_dtoa_r+0xad8>
 8006248:	4649      	mov	r1, r9
 800624a:	2300      	movs	r3, #0
 800624c:	220a      	movs	r2, #10
 800624e:	4658      	mov	r0, fp
 8006250:	f000 f968 	bl	8006524 <__multadd>
 8006254:	4681      	mov	r9, r0
 8006256:	e7ea      	b.n	800622e <_dtoa_r+0xb56>
 8006258:	08007338 	.word	0x08007338
 800625c:	080072bc 	.word	0x080072bc

08006260 <_free_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	4605      	mov	r5, r0
 8006264:	2900      	cmp	r1, #0
 8006266:	d041      	beq.n	80062ec <_free_r+0x8c>
 8006268:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800626c:	1f0c      	subs	r4, r1, #4
 800626e:	2b00      	cmp	r3, #0
 8006270:	bfb8      	it	lt
 8006272:	18e4      	addlt	r4, r4, r3
 8006274:	f000 f8e8 	bl	8006448 <__malloc_lock>
 8006278:	4a1d      	ldr	r2, [pc, #116]	@ (80062f0 <_free_r+0x90>)
 800627a:	6813      	ldr	r3, [r2, #0]
 800627c:	b933      	cbnz	r3, 800628c <_free_r+0x2c>
 800627e:	6063      	str	r3, [r4, #4]
 8006280:	6014      	str	r4, [r2, #0]
 8006282:	4628      	mov	r0, r5
 8006284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006288:	f000 b8e4 	b.w	8006454 <__malloc_unlock>
 800628c:	42a3      	cmp	r3, r4
 800628e:	d908      	bls.n	80062a2 <_free_r+0x42>
 8006290:	6820      	ldr	r0, [r4, #0]
 8006292:	1821      	adds	r1, r4, r0
 8006294:	428b      	cmp	r3, r1
 8006296:	bf01      	itttt	eq
 8006298:	6819      	ldreq	r1, [r3, #0]
 800629a:	685b      	ldreq	r3, [r3, #4]
 800629c:	1809      	addeq	r1, r1, r0
 800629e:	6021      	streq	r1, [r4, #0]
 80062a0:	e7ed      	b.n	800627e <_free_r+0x1e>
 80062a2:	461a      	mov	r2, r3
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	b10b      	cbz	r3, 80062ac <_free_r+0x4c>
 80062a8:	42a3      	cmp	r3, r4
 80062aa:	d9fa      	bls.n	80062a2 <_free_r+0x42>
 80062ac:	6811      	ldr	r1, [r2, #0]
 80062ae:	1850      	adds	r0, r2, r1
 80062b0:	42a0      	cmp	r0, r4
 80062b2:	d10b      	bne.n	80062cc <_free_r+0x6c>
 80062b4:	6820      	ldr	r0, [r4, #0]
 80062b6:	4401      	add	r1, r0
 80062b8:	1850      	adds	r0, r2, r1
 80062ba:	4283      	cmp	r3, r0
 80062bc:	6011      	str	r1, [r2, #0]
 80062be:	d1e0      	bne.n	8006282 <_free_r+0x22>
 80062c0:	6818      	ldr	r0, [r3, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	6053      	str	r3, [r2, #4]
 80062c6:	4408      	add	r0, r1
 80062c8:	6010      	str	r0, [r2, #0]
 80062ca:	e7da      	b.n	8006282 <_free_r+0x22>
 80062cc:	d902      	bls.n	80062d4 <_free_r+0x74>
 80062ce:	230c      	movs	r3, #12
 80062d0:	602b      	str	r3, [r5, #0]
 80062d2:	e7d6      	b.n	8006282 <_free_r+0x22>
 80062d4:	6820      	ldr	r0, [r4, #0]
 80062d6:	1821      	adds	r1, r4, r0
 80062d8:	428b      	cmp	r3, r1
 80062da:	bf04      	itt	eq
 80062dc:	6819      	ldreq	r1, [r3, #0]
 80062de:	685b      	ldreq	r3, [r3, #4]
 80062e0:	6063      	str	r3, [r4, #4]
 80062e2:	bf04      	itt	eq
 80062e4:	1809      	addeq	r1, r1, r0
 80062e6:	6021      	streq	r1, [r4, #0]
 80062e8:	6054      	str	r4, [r2, #4]
 80062ea:	e7ca      	b.n	8006282 <_free_r+0x22>
 80062ec:	bd38      	pop	{r3, r4, r5, pc}
 80062ee:	bf00      	nop
 80062f0:	2000049c 	.word	0x2000049c

080062f4 <malloc>:
 80062f4:	4b02      	ldr	r3, [pc, #8]	@ (8006300 <malloc+0xc>)
 80062f6:	4601      	mov	r1, r0
 80062f8:	6818      	ldr	r0, [r3, #0]
 80062fa:	f000 b825 	b.w	8006348 <_malloc_r>
 80062fe:	bf00      	nop
 8006300:	20000018 	.word	0x20000018

08006304 <sbrk_aligned>:
 8006304:	b570      	push	{r4, r5, r6, lr}
 8006306:	4e0f      	ldr	r6, [pc, #60]	@ (8006344 <sbrk_aligned+0x40>)
 8006308:	460c      	mov	r4, r1
 800630a:	6831      	ldr	r1, [r6, #0]
 800630c:	4605      	mov	r5, r0
 800630e:	b911      	cbnz	r1, 8006316 <sbrk_aligned+0x12>
 8006310:	f000 fe9a 	bl	8007048 <_sbrk_r>
 8006314:	6030      	str	r0, [r6, #0]
 8006316:	4621      	mov	r1, r4
 8006318:	4628      	mov	r0, r5
 800631a:	f000 fe95 	bl	8007048 <_sbrk_r>
 800631e:	1c43      	adds	r3, r0, #1
 8006320:	d103      	bne.n	800632a <sbrk_aligned+0x26>
 8006322:	f04f 34ff 	mov.w	r4, #4294967295
 8006326:	4620      	mov	r0, r4
 8006328:	bd70      	pop	{r4, r5, r6, pc}
 800632a:	1cc4      	adds	r4, r0, #3
 800632c:	f024 0403 	bic.w	r4, r4, #3
 8006330:	42a0      	cmp	r0, r4
 8006332:	d0f8      	beq.n	8006326 <sbrk_aligned+0x22>
 8006334:	1a21      	subs	r1, r4, r0
 8006336:	4628      	mov	r0, r5
 8006338:	f000 fe86 	bl	8007048 <_sbrk_r>
 800633c:	3001      	adds	r0, #1
 800633e:	d1f2      	bne.n	8006326 <sbrk_aligned+0x22>
 8006340:	e7ef      	b.n	8006322 <sbrk_aligned+0x1e>
 8006342:	bf00      	nop
 8006344:	20000498 	.word	0x20000498

08006348 <_malloc_r>:
 8006348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800634c:	1ccd      	adds	r5, r1, #3
 800634e:	f025 0503 	bic.w	r5, r5, #3
 8006352:	3508      	adds	r5, #8
 8006354:	2d0c      	cmp	r5, #12
 8006356:	bf38      	it	cc
 8006358:	250c      	movcc	r5, #12
 800635a:	2d00      	cmp	r5, #0
 800635c:	4606      	mov	r6, r0
 800635e:	db01      	blt.n	8006364 <_malloc_r+0x1c>
 8006360:	42a9      	cmp	r1, r5
 8006362:	d904      	bls.n	800636e <_malloc_r+0x26>
 8006364:	230c      	movs	r3, #12
 8006366:	6033      	str	r3, [r6, #0]
 8006368:	2000      	movs	r0, #0
 800636a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800636e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006444 <_malloc_r+0xfc>
 8006372:	f000 f869 	bl	8006448 <__malloc_lock>
 8006376:	f8d8 3000 	ldr.w	r3, [r8]
 800637a:	461c      	mov	r4, r3
 800637c:	bb44      	cbnz	r4, 80063d0 <_malloc_r+0x88>
 800637e:	4629      	mov	r1, r5
 8006380:	4630      	mov	r0, r6
 8006382:	f7ff ffbf 	bl	8006304 <sbrk_aligned>
 8006386:	1c43      	adds	r3, r0, #1
 8006388:	4604      	mov	r4, r0
 800638a:	d158      	bne.n	800643e <_malloc_r+0xf6>
 800638c:	f8d8 4000 	ldr.w	r4, [r8]
 8006390:	4627      	mov	r7, r4
 8006392:	2f00      	cmp	r7, #0
 8006394:	d143      	bne.n	800641e <_malloc_r+0xd6>
 8006396:	2c00      	cmp	r4, #0
 8006398:	d04b      	beq.n	8006432 <_malloc_r+0xea>
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	4639      	mov	r1, r7
 800639e:	4630      	mov	r0, r6
 80063a0:	eb04 0903 	add.w	r9, r4, r3
 80063a4:	f000 fe50 	bl	8007048 <_sbrk_r>
 80063a8:	4581      	cmp	r9, r0
 80063aa:	d142      	bne.n	8006432 <_malloc_r+0xea>
 80063ac:	6821      	ldr	r1, [r4, #0]
 80063ae:	1a6d      	subs	r5, r5, r1
 80063b0:	4629      	mov	r1, r5
 80063b2:	4630      	mov	r0, r6
 80063b4:	f7ff ffa6 	bl	8006304 <sbrk_aligned>
 80063b8:	3001      	adds	r0, #1
 80063ba:	d03a      	beq.n	8006432 <_malloc_r+0xea>
 80063bc:	6823      	ldr	r3, [r4, #0]
 80063be:	442b      	add	r3, r5
 80063c0:	6023      	str	r3, [r4, #0]
 80063c2:	f8d8 3000 	ldr.w	r3, [r8]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	bb62      	cbnz	r2, 8006424 <_malloc_r+0xdc>
 80063ca:	f8c8 7000 	str.w	r7, [r8]
 80063ce:	e00f      	b.n	80063f0 <_malloc_r+0xa8>
 80063d0:	6822      	ldr	r2, [r4, #0]
 80063d2:	1b52      	subs	r2, r2, r5
 80063d4:	d420      	bmi.n	8006418 <_malloc_r+0xd0>
 80063d6:	2a0b      	cmp	r2, #11
 80063d8:	d917      	bls.n	800640a <_malloc_r+0xc2>
 80063da:	1961      	adds	r1, r4, r5
 80063dc:	42a3      	cmp	r3, r4
 80063de:	6025      	str	r5, [r4, #0]
 80063e0:	bf18      	it	ne
 80063e2:	6059      	strne	r1, [r3, #4]
 80063e4:	6863      	ldr	r3, [r4, #4]
 80063e6:	bf08      	it	eq
 80063e8:	f8c8 1000 	streq.w	r1, [r8]
 80063ec:	5162      	str	r2, [r4, r5]
 80063ee:	604b      	str	r3, [r1, #4]
 80063f0:	4630      	mov	r0, r6
 80063f2:	f000 f82f 	bl	8006454 <__malloc_unlock>
 80063f6:	f104 000b 	add.w	r0, r4, #11
 80063fa:	1d23      	adds	r3, r4, #4
 80063fc:	f020 0007 	bic.w	r0, r0, #7
 8006400:	1ac2      	subs	r2, r0, r3
 8006402:	bf1c      	itt	ne
 8006404:	1a1b      	subne	r3, r3, r0
 8006406:	50a3      	strne	r3, [r4, r2]
 8006408:	e7af      	b.n	800636a <_malloc_r+0x22>
 800640a:	6862      	ldr	r2, [r4, #4]
 800640c:	42a3      	cmp	r3, r4
 800640e:	bf0c      	ite	eq
 8006410:	f8c8 2000 	streq.w	r2, [r8]
 8006414:	605a      	strne	r2, [r3, #4]
 8006416:	e7eb      	b.n	80063f0 <_malloc_r+0xa8>
 8006418:	4623      	mov	r3, r4
 800641a:	6864      	ldr	r4, [r4, #4]
 800641c:	e7ae      	b.n	800637c <_malloc_r+0x34>
 800641e:	463c      	mov	r4, r7
 8006420:	687f      	ldr	r7, [r7, #4]
 8006422:	e7b6      	b.n	8006392 <_malloc_r+0x4a>
 8006424:	461a      	mov	r2, r3
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	42a3      	cmp	r3, r4
 800642a:	d1fb      	bne.n	8006424 <_malloc_r+0xdc>
 800642c:	2300      	movs	r3, #0
 800642e:	6053      	str	r3, [r2, #4]
 8006430:	e7de      	b.n	80063f0 <_malloc_r+0xa8>
 8006432:	230c      	movs	r3, #12
 8006434:	6033      	str	r3, [r6, #0]
 8006436:	4630      	mov	r0, r6
 8006438:	f000 f80c 	bl	8006454 <__malloc_unlock>
 800643c:	e794      	b.n	8006368 <_malloc_r+0x20>
 800643e:	6005      	str	r5, [r0, #0]
 8006440:	e7d6      	b.n	80063f0 <_malloc_r+0xa8>
 8006442:	bf00      	nop
 8006444:	2000049c 	.word	0x2000049c

08006448 <__malloc_lock>:
 8006448:	4801      	ldr	r0, [pc, #4]	@ (8006450 <__malloc_lock+0x8>)
 800644a:	f7ff b8ba 	b.w	80055c2 <__retarget_lock_acquire_recursive>
 800644e:	bf00      	nop
 8006450:	20000494 	.word	0x20000494

08006454 <__malloc_unlock>:
 8006454:	4801      	ldr	r0, [pc, #4]	@ (800645c <__malloc_unlock+0x8>)
 8006456:	f7ff b8b5 	b.w	80055c4 <__retarget_lock_release_recursive>
 800645a:	bf00      	nop
 800645c:	20000494 	.word	0x20000494

08006460 <_Balloc>:
 8006460:	b570      	push	{r4, r5, r6, lr}
 8006462:	69c6      	ldr	r6, [r0, #28]
 8006464:	4604      	mov	r4, r0
 8006466:	460d      	mov	r5, r1
 8006468:	b976      	cbnz	r6, 8006488 <_Balloc+0x28>
 800646a:	2010      	movs	r0, #16
 800646c:	f7ff ff42 	bl	80062f4 <malloc>
 8006470:	4602      	mov	r2, r0
 8006472:	61e0      	str	r0, [r4, #28]
 8006474:	b920      	cbnz	r0, 8006480 <_Balloc+0x20>
 8006476:	4b18      	ldr	r3, [pc, #96]	@ (80064d8 <_Balloc+0x78>)
 8006478:	4818      	ldr	r0, [pc, #96]	@ (80064dc <_Balloc+0x7c>)
 800647a:	216b      	movs	r1, #107	@ 0x6b
 800647c:	f000 fe02 	bl	8007084 <__assert_func>
 8006480:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006484:	6006      	str	r6, [r0, #0]
 8006486:	60c6      	str	r6, [r0, #12]
 8006488:	69e6      	ldr	r6, [r4, #28]
 800648a:	68f3      	ldr	r3, [r6, #12]
 800648c:	b183      	cbz	r3, 80064b0 <_Balloc+0x50>
 800648e:	69e3      	ldr	r3, [r4, #28]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006496:	b9b8      	cbnz	r0, 80064c8 <_Balloc+0x68>
 8006498:	2101      	movs	r1, #1
 800649a:	fa01 f605 	lsl.w	r6, r1, r5
 800649e:	1d72      	adds	r2, r6, #5
 80064a0:	0092      	lsls	r2, r2, #2
 80064a2:	4620      	mov	r0, r4
 80064a4:	f000 fe0c 	bl	80070c0 <_calloc_r>
 80064a8:	b160      	cbz	r0, 80064c4 <_Balloc+0x64>
 80064aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064ae:	e00e      	b.n	80064ce <_Balloc+0x6e>
 80064b0:	2221      	movs	r2, #33	@ 0x21
 80064b2:	2104      	movs	r1, #4
 80064b4:	4620      	mov	r0, r4
 80064b6:	f000 fe03 	bl	80070c0 <_calloc_r>
 80064ba:	69e3      	ldr	r3, [r4, #28]
 80064bc:	60f0      	str	r0, [r6, #12]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1e4      	bne.n	800648e <_Balloc+0x2e>
 80064c4:	2000      	movs	r0, #0
 80064c6:	bd70      	pop	{r4, r5, r6, pc}
 80064c8:	6802      	ldr	r2, [r0, #0]
 80064ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064ce:	2300      	movs	r3, #0
 80064d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064d4:	e7f7      	b.n	80064c6 <_Balloc+0x66>
 80064d6:	bf00      	nop
 80064d8:	080072c9 	.word	0x080072c9
 80064dc:	08007349 	.word	0x08007349

080064e0 <_Bfree>:
 80064e0:	b570      	push	{r4, r5, r6, lr}
 80064e2:	69c6      	ldr	r6, [r0, #28]
 80064e4:	4605      	mov	r5, r0
 80064e6:	460c      	mov	r4, r1
 80064e8:	b976      	cbnz	r6, 8006508 <_Bfree+0x28>
 80064ea:	2010      	movs	r0, #16
 80064ec:	f7ff ff02 	bl	80062f4 <malloc>
 80064f0:	4602      	mov	r2, r0
 80064f2:	61e8      	str	r0, [r5, #28]
 80064f4:	b920      	cbnz	r0, 8006500 <_Bfree+0x20>
 80064f6:	4b09      	ldr	r3, [pc, #36]	@ (800651c <_Bfree+0x3c>)
 80064f8:	4809      	ldr	r0, [pc, #36]	@ (8006520 <_Bfree+0x40>)
 80064fa:	218f      	movs	r1, #143	@ 0x8f
 80064fc:	f000 fdc2 	bl	8007084 <__assert_func>
 8006500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006504:	6006      	str	r6, [r0, #0]
 8006506:	60c6      	str	r6, [r0, #12]
 8006508:	b13c      	cbz	r4, 800651a <_Bfree+0x3a>
 800650a:	69eb      	ldr	r3, [r5, #28]
 800650c:	6862      	ldr	r2, [r4, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006514:	6021      	str	r1, [r4, #0]
 8006516:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800651a:	bd70      	pop	{r4, r5, r6, pc}
 800651c:	080072c9 	.word	0x080072c9
 8006520:	08007349 	.word	0x08007349

08006524 <__multadd>:
 8006524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006528:	690d      	ldr	r5, [r1, #16]
 800652a:	4607      	mov	r7, r0
 800652c:	460c      	mov	r4, r1
 800652e:	461e      	mov	r6, r3
 8006530:	f101 0c14 	add.w	ip, r1, #20
 8006534:	2000      	movs	r0, #0
 8006536:	f8dc 3000 	ldr.w	r3, [ip]
 800653a:	b299      	uxth	r1, r3
 800653c:	fb02 6101 	mla	r1, r2, r1, r6
 8006540:	0c1e      	lsrs	r6, r3, #16
 8006542:	0c0b      	lsrs	r3, r1, #16
 8006544:	fb02 3306 	mla	r3, r2, r6, r3
 8006548:	b289      	uxth	r1, r1
 800654a:	3001      	adds	r0, #1
 800654c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006550:	4285      	cmp	r5, r0
 8006552:	f84c 1b04 	str.w	r1, [ip], #4
 8006556:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800655a:	dcec      	bgt.n	8006536 <__multadd+0x12>
 800655c:	b30e      	cbz	r6, 80065a2 <__multadd+0x7e>
 800655e:	68a3      	ldr	r3, [r4, #8]
 8006560:	42ab      	cmp	r3, r5
 8006562:	dc19      	bgt.n	8006598 <__multadd+0x74>
 8006564:	6861      	ldr	r1, [r4, #4]
 8006566:	4638      	mov	r0, r7
 8006568:	3101      	adds	r1, #1
 800656a:	f7ff ff79 	bl	8006460 <_Balloc>
 800656e:	4680      	mov	r8, r0
 8006570:	b928      	cbnz	r0, 800657e <__multadd+0x5a>
 8006572:	4602      	mov	r2, r0
 8006574:	4b0c      	ldr	r3, [pc, #48]	@ (80065a8 <__multadd+0x84>)
 8006576:	480d      	ldr	r0, [pc, #52]	@ (80065ac <__multadd+0x88>)
 8006578:	21ba      	movs	r1, #186	@ 0xba
 800657a:	f000 fd83 	bl	8007084 <__assert_func>
 800657e:	6922      	ldr	r2, [r4, #16]
 8006580:	3202      	adds	r2, #2
 8006582:	f104 010c 	add.w	r1, r4, #12
 8006586:	0092      	lsls	r2, r2, #2
 8006588:	300c      	adds	r0, #12
 800658a:	f000 fd6d 	bl	8007068 <memcpy>
 800658e:	4621      	mov	r1, r4
 8006590:	4638      	mov	r0, r7
 8006592:	f7ff ffa5 	bl	80064e0 <_Bfree>
 8006596:	4644      	mov	r4, r8
 8006598:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800659c:	3501      	adds	r5, #1
 800659e:	615e      	str	r6, [r3, #20]
 80065a0:	6125      	str	r5, [r4, #16]
 80065a2:	4620      	mov	r0, r4
 80065a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065a8:	08007338 	.word	0x08007338
 80065ac:	08007349 	.word	0x08007349

080065b0 <__hi0bits>:
 80065b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80065b4:	4603      	mov	r3, r0
 80065b6:	bf36      	itet	cc
 80065b8:	0403      	lslcc	r3, r0, #16
 80065ba:	2000      	movcs	r0, #0
 80065bc:	2010      	movcc	r0, #16
 80065be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065c2:	bf3c      	itt	cc
 80065c4:	021b      	lslcc	r3, r3, #8
 80065c6:	3008      	addcc	r0, #8
 80065c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065cc:	bf3c      	itt	cc
 80065ce:	011b      	lslcc	r3, r3, #4
 80065d0:	3004      	addcc	r0, #4
 80065d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065d6:	bf3c      	itt	cc
 80065d8:	009b      	lslcc	r3, r3, #2
 80065da:	3002      	addcc	r0, #2
 80065dc:	2b00      	cmp	r3, #0
 80065de:	db05      	blt.n	80065ec <__hi0bits+0x3c>
 80065e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80065e4:	f100 0001 	add.w	r0, r0, #1
 80065e8:	bf08      	it	eq
 80065ea:	2020      	moveq	r0, #32
 80065ec:	4770      	bx	lr

080065ee <__lo0bits>:
 80065ee:	6803      	ldr	r3, [r0, #0]
 80065f0:	4602      	mov	r2, r0
 80065f2:	f013 0007 	ands.w	r0, r3, #7
 80065f6:	d00b      	beq.n	8006610 <__lo0bits+0x22>
 80065f8:	07d9      	lsls	r1, r3, #31
 80065fa:	d421      	bmi.n	8006640 <__lo0bits+0x52>
 80065fc:	0798      	lsls	r0, r3, #30
 80065fe:	bf49      	itett	mi
 8006600:	085b      	lsrmi	r3, r3, #1
 8006602:	089b      	lsrpl	r3, r3, #2
 8006604:	2001      	movmi	r0, #1
 8006606:	6013      	strmi	r3, [r2, #0]
 8006608:	bf5c      	itt	pl
 800660a:	6013      	strpl	r3, [r2, #0]
 800660c:	2002      	movpl	r0, #2
 800660e:	4770      	bx	lr
 8006610:	b299      	uxth	r1, r3
 8006612:	b909      	cbnz	r1, 8006618 <__lo0bits+0x2a>
 8006614:	0c1b      	lsrs	r3, r3, #16
 8006616:	2010      	movs	r0, #16
 8006618:	b2d9      	uxtb	r1, r3
 800661a:	b909      	cbnz	r1, 8006620 <__lo0bits+0x32>
 800661c:	3008      	adds	r0, #8
 800661e:	0a1b      	lsrs	r3, r3, #8
 8006620:	0719      	lsls	r1, r3, #28
 8006622:	bf04      	itt	eq
 8006624:	091b      	lsreq	r3, r3, #4
 8006626:	3004      	addeq	r0, #4
 8006628:	0799      	lsls	r1, r3, #30
 800662a:	bf04      	itt	eq
 800662c:	089b      	lsreq	r3, r3, #2
 800662e:	3002      	addeq	r0, #2
 8006630:	07d9      	lsls	r1, r3, #31
 8006632:	d403      	bmi.n	800663c <__lo0bits+0x4e>
 8006634:	085b      	lsrs	r3, r3, #1
 8006636:	f100 0001 	add.w	r0, r0, #1
 800663a:	d003      	beq.n	8006644 <__lo0bits+0x56>
 800663c:	6013      	str	r3, [r2, #0]
 800663e:	4770      	bx	lr
 8006640:	2000      	movs	r0, #0
 8006642:	4770      	bx	lr
 8006644:	2020      	movs	r0, #32
 8006646:	4770      	bx	lr

08006648 <__i2b>:
 8006648:	b510      	push	{r4, lr}
 800664a:	460c      	mov	r4, r1
 800664c:	2101      	movs	r1, #1
 800664e:	f7ff ff07 	bl	8006460 <_Balloc>
 8006652:	4602      	mov	r2, r0
 8006654:	b928      	cbnz	r0, 8006662 <__i2b+0x1a>
 8006656:	4b05      	ldr	r3, [pc, #20]	@ (800666c <__i2b+0x24>)
 8006658:	4805      	ldr	r0, [pc, #20]	@ (8006670 <__i2b+0x28>)
 800665a:	f240 1145 	movw	r1, #325	@ 0x145
 800665e:	f000 fd11 	bl	8007084 <__assert_func>
 8006662:	2301      	movs	r3, #1
 8006664:	6144      	str	r4, [r0, #20]
 8006666:	6103      	str	r3, [r0, #16]
 8006668:	bd10      	pop	{r4, pc}
 800666a:	bf00      	nop
 800666c:	08007338 	.word	0x08007338
 8006670:	08007349 	.word	0x08007349

08006674 <__multiply>:
 8006674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006678:	4614      	mov	r4, r2
 800667a:	690a      	ldr	r2, [r1, #16]
 800667c:	6923      	ldr	r3, [r4, #16]
 800667e:	429a      	cmp	r2, r3
 8006680:	bfa8      	it	ge
 8006682:	4623      	movge	r3, r4
 8006684:	460f      	mov	r7, r1
 8006686:	bfa4      	itt	ge
 8006688:	460c      	movge	r4, r1
 800668a:	461f      	movge	r7, r3
 800668c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006690:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006694:	68a3      	ldr	r3, [r4, #8]
 8006696:	6861      	ldr	r1, [r4, #4]
 8006698:	eb0a 0609 	add.w	r6, sl, r9
 800669c:	42b3      	cmp	r3, r6
 800669e:	b085      	sub	sp, #20
 80066a0:	bfb8      	it	lt
 80066a2:	3101      	addlt	r1, #1
 80066a4:	f7ff fedc 	bl	8006460 <_Balloc>
 80066a8:	b930      	cbnz	r0, 80066b8 <__multiply+0x44>
 80066aa:	4602      	mov	r2, r0
 80066ac:	4b44      	ldr	r3, [pc, #272]	@ (80067c0 <__multiply+0x14c>)
 80066ae:	4845      	ldr	r0, [pc, #276]	@ (80067c4 <__multiply+0x150>)
 80066b0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80066b4:	f000 fce6 	bl	8007084 <__assert_func>
 80066b8:	f100 0514 	add.w	r5, r0, #20
 80066bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80066c0:	462b      	mov	r3, r5
 80066c2:	2200      	movs	r2, #0
 80066c4:	4543      	cmp	r3, r8
 80066c6:	d321      	bcc.n	800670c <__multiply+0x98>
 80066c8:	f107 0114 	add.w	r1, r7, #20
 80066cc:	f104 0214 	add.w	r2, r4, #20
 80066d0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80066d4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80066d8:	9302      	str	r3, [sp, #8]
 80066da:	1b13      	subs	r3, r2, r4
 80066dc:	3b15      	subs	r3, #21
 80066de:	f023 0303 	bic.w	r3, r3, #3
 80066e2:	3304      	adds	r3, #4
 80066e4:	f104 0715 	add.w	r7, r4, #21
 80066e8:	42ba      	cmp	r2, r7
 80066ea:	bf38      	it	cc
 80066ec:	2304      	movcc	r3, #4
 80066ee:	9301      	str	r3, [sp, #4]
 80066f0:	9b02      	ldr	r3, [sp, #8]
 80066f2:	9103      	str	r1, [sp, #12]
 80066f4:	428b      	cmp	r3, r1
 80066f6:	d80c      	bhi.n	8006712 <__multiply+0x9e>
 80066f8:	2e00      	cmp	r6, #0
 80066fa:	dd03      	ble.n	8006704 <__multiply+0x90>
 80066fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006700:	2b00      	cmp	r3, #0
 8006702:	d05b      	beq.n	80067bc <__multiply+0x148>
 8006704:	6106      	str	r6, [r0, #16]
 8006706:	b005      	add	sp, #20
 8006708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800670c:	f843 2b04 	str.w	r2, [r3], #4
 8006710:	e7d8      	b.n	80066c4 <__multiply+0x50>
 8006712:	f8b1 a000 	ldrh.w	sl, [r1]
 8006716:	f1ba 0f00 	cmp.w	sl, #0
 800671a:	d024      	beq.n	8006766 <__multiply+0xf2>
 800671c:	f104 0e14 	add.w	lr, r4, #20
 8006720:	46a9      	mov	r9, r5
 8006722:	f04f 0c00 	mov.w	ip, #0
 8006726:	f85e 7b04 	ldr.w	r7, [lr], #4
 800672a:	f8d9 3000 	ldr.w	r3, [r9]
 800672e:	fa1f fb87 	uxth.w	fp, r7
 8006732:	b29b      	uxth	r3, r3
 8006734:	fb0a 330b 	mla	r3, sl, fp, r3
 8006738:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800673c:	f8d9 7000 	ldr.w	r7, [r9]
 8006740:	4463      	add	r3, ip
 8006742:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006746:	fb0a c70b 	mla	r7, sl, fp, ip
 800674a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800674e:	b29b      	uxth	r3, r3
 8006750:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006754:	4572      	cmp	r2, lr
 8006756:	f849 3b04 	str.w	r3, [r9], #4
 800675a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800675e:	d8e2      	bhi.n	8006726 <__multiply+0xb2>
 8006760:	9b01      	ldr	r3, [sp, #4]
 8006762:	f845 c003 	str.w	ip, [r5, r3]
 8006766:	9b03      	ldr	r3, [sp, #12]
 8006768:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800676c:	3104      	adds	r1, #4
 800676e:	f1b9 0f00 	cmp.w	r9, #0
 8006772:	d021      	beq.n	80067b8 <__multiply+0x144>
 8006774:	682b      	ldr	r3, [r5, #0]
 8006776:	f104 0c14 	add.w	ip, r4, #20
 800677a:	46ae      	mov	lr, r5
 800677c:	f04f 0a00 	mov.w	sl, #0
 8006780:	f8bc b000 	ldrh.w	fp, [ip]
 8006784:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006788:	fb09 770b 	mla	r7, r9, fp, r7
 800678c:	4457      	add	r7, sl
 800678e:	b29b      	uxth	r3, r3
 8006790:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006794:	f84e 3b04 	str.w	r3, [lr], #4
 8006798:	f85c 3b04 	ldr.w	r3, [ip], #4
 800679c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067a0:	f8be 3000 	ldrh.w	r3, [lr]
 80067a4:	fb09 330a 	mla	r3, r9, sl, r3
 80067a8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80067ac:	4562      	cmp	r2, ip
 80067ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067b2:	d8e5      	bhi.n	8006780 <__multiply+0x10c>
 80067b4:	9f01      	ldr	r7, [sp, #4]
 80067b6:	51eb      	str	r3, [r5, r7]
 80067b8:	3504      	adds	r5, #4
 80067ba:	e799      	b.n	80066f0 <__multiply+0x7c>
 80067bc:	3e01      	subs	r6, #1
 80067be:	e79b      	b.n	80066f8 <__multiply+0x84>
 80067c0:	08007338 	.word	0x08007338
 80067c4:	08007349 	.word	0x08007349

080067c8 <__pow5mult>:
 80067c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067cc:	4615      	mov	r5, r2
 80067ce:	f012 0203 	ands.w	r2, r2, #3
 80067d2:	4607      	mov	r7, r0
 80067d4:	460e      	mov	r6, r1
 80067d6:	d007      	beq.n	80067e8 <__pow5mult+0x20>
 80067d8:	4c25      	ldr	r4, [pc, #148]	@ (8006870 <__pow5mult+0xa8>)
 80067da:	3a01      	subs	r2, #1
 80067dc:	2300      	movs	r3, #0
 80067de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067e2:	f7ff fe9f 	bl	8006524 <__multadd>
 80067e6:	4606      	mov	r6, r0
 80067e8:	10ad      	asrs	r5, r5, #2
 80067ea:	d03d      	beq.n	8006868 <__pow5mult+0xa0>
 80067ec:	69fc      	ldr	r4, [r7, #28]
 80067ee:	b97c      	cbnz	r4, 8006810 <__pow5mult+0x48>
 80067f0:	2010      	movs	r0, #16
 80067f2:	f7ff fd7f 	bl	80062f4 <malloc>
 80067f6:	4602      	mov	r2, r0
 80067f8:	61f8      	str	r0, [r7, #28]
 80067fa:	b928      	cbnz	r0, 8006808 <__pow5mult+0x40>
 80067fc:	4b1d      	ldr	r3, [pc, #116]	@ (8006874 <__pow5mult+0xac>)
 80067fe:	481e      	ldr	r0, [pc, #120]	@ (8006878 <__pow5mult+0xb0>)
 8006800:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006804:	f000 fc3e 	bl	8007084 <__assert_func>
 8006808:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800680c:	6004      	str	r4, [r0, #0]
 800680e:	60c4      	str	r4, [r0, #12]
 8006810:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006814:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006818:	b94c      	cbnz	r4, 800682e <__pow5mult+0x66>
 800681a:	f240 2171 	movw	r1, #625	@ 0x271
 800681e:	4638      	mov	r0, r7
 8006820:	f7ff ff12 	bl	8006648 <__i2b>
 8006824:	2300      	movs	r3, #0
 8006826:	f8c8 0008 	str.w	r0, [r8, #8]
 800682a:	4604      	mov	r4, r0
 800682c:	6003      	str	r3, [r0, #0]
 800682e:	f04f 0900 	mov.w	r9, #0
 8006832:	07eb      	lsls	r3, r5, #31
 8006834:	d50a      	bpl.n	800684c <__pow5mult+0x84>
 8006836:	4631      	mov	r1, r6
 8006838:	4622      	mov	r2, r4
 800683a:	4638      	mov	r0, r7
 800683c:	f7ff ff1a 	bl	8006674 <__multiply>
 8006840:	4631      	mov	r1, r6
 8006842:	4680      	mov	r8, r0
 8006844:	4638      	mov	r0, r7
 8006846:	f7ff fe4b 	bl	80064e0 <_Bfree>
 800684a:	4646      	mov	r6, r8
 800684c:	106d      	asrs	r5, r5, #1
 800684e:	d00b      	beq.n	8006868 <__pow5mult+0xa0>
 8006850:	6820      	ldr	r0, [r4, #0]
 8006852:	b938      	cbnz	r0, 8006864 <__pow5mult+0x9c>
 8006854:	4622      	mov	r2, r4
 8006856:	4621      	mov	r1, r4
 8006858:	4638      	mov	r0, r7
 800685a:	f7ff ff0b 	bl	8006674 <__multiply>
 800685e:	6020      	str	r0, [r4, #0]
 8006860:	f8c0 9000 	str.w	r9, [r0]
 8006864:	4604      	mov	r4, r0
 8006866:	e7e4      	b.n	8006832 <__pow5mult+0x6a>
 8006868:	4630      	mov	r0, r6
 800686a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800686e:	bf00      	nop
 8006870:	080073a4 	.word	0x080073a4
 8006874:	080072c9 	.word	0x080072c9
 8006878:	08007349 	.word	0x08007349

0800687c <__lshift>:
 800687c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006880:	460c      	mov	r4, r1
 8006882:	6849      	ldr	r1, [r1, #4]
 8006884:	6923      	ldr	r3, [r4, #16]
 8006886:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800688a:	68a3      	ldr	r3, [r4, #8]
 800688c:	4607      	mov	r7, r0
 800688e:	4691      	mov	r9, r2
 8006890:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006894:	f108 0601 	add.w	r6, r8, #1
 8006898:	42b3      	cmp	r3, r6
 800689a:	db0b      	blt.n	80068b4 <__lshift+0x38>
 800689c:	4638      	mov	r0, r7
 800689e:	f7ff fddf 	bl	8006460 <_Balloc>
 80068a2:	4605      	mov	r5, r0
 80068a4:	b948      	cbnz	r0, 80068ba <__lshift+0x3e>
 80068a6:	4602      	mov	r2, r0
 80068a8:	4b28      	ldr	r3, [pc, #160]	@ (800694c <__lshift+0xd0>)
 80068aa:	4829      	ldr	r0, [pc, #164]	@ (8006950 <__lshift+0xd4>)
 80068ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80068b0:	f000 fbe8 	bl	8007084 <__assert_func>
 80068b4:	3101      	adds	r1, #1
 80068b6:	005b      	lsls	r3, r3, #1
 80068b8:	e7ee      	b.n	8006898 <__lshift+0x1c>
 80068ba:	2300      	movs	r3, #0
 80068bc:	f100 0114 	add.w	r1, r0, #20
 80068c0:	f100 0210 	add.w	r2, r0, #16
 80068c4:	4618      	mov	r0, r3
 80068c6:	4553      	cmp	r3, sl
 80068c8:	db33      	blt.n	8006932 <__lshift+0xb6>
 80068ca:	6920      	ldr	r0, [r4, #16]
 80068cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068d0:	f104 0314 	add.w	r3, r4, #20
 80068d4:	f019 091f 	ands.w	r9, r9, #31
 80068d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068e0:	d02b      	beq.n	800693a <__lshift+0xbe>
 80068e2:	f1c9 0e20 	rsb	lr, r9, #32
 80068e6:	468a      	mov	sl, r1
 80068e8:	2200      	movs	r2, #0
 80068ea:	6818      	ldr	r0, [r3, #0]
 80068ec:	fa00 f009 	lsl.w	r0, r0, r9
 80068f0:	4310      	orrs	r0, r2
 80068f2:	f84a 0b04 	str.w	r0, [sl], #4
 80068f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80068fa:	459c      	cmp	ip, r3
 80068fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8006900:	d8f3      	bhi.n	80068ea <__lshift+0x6e>
 8006902:	ebac 0304 	sub.w	r3, ip, r4
 8006906:	3b15      	subs	r3, #21
 8006908:	f023 0303 	bic.w	r3, r3, #3
 800690c:	3304      	adds	r3, #4
 800690e:	f104 0015 	add.w	r0, r4, #21
 8006912:	4584      	cmp	ip, r0
 8006914:	bf38      	it	cc
 8006916:	2304      	movcc	r3, #4
 8006918:	50ca      	str	r2, [r1, r3]
 800691a:	b10a      	cbz	r2, 8006920 <__lshift+0xa4>
 800691c:	f108 0602 	add.w	r6, r8, #2
 8006920:	3e01      	subs	r6, #1
 8006922:	4638      	mov	r0, r7
 8006924:	612e      	str	r6, [r5, #16]
 8006926:	4621      	mov	r1, r4
 8006928:	f7ff fdda 	bl	80064e0 <_Bfree>
 800692c:	4628      	mov	r0, r5
 800692e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006932:	f842 0f04 	str.w	r0, [r2, #4]!
 8006936:	3301      	adds	r3, #1
 8006938:	e7c5      	b.n	80068c6 <__lshift+0x4a>
 800693a:	3904      	subs	r1, #4
 800693c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006940:	f841 2f04 	str.w	r2, [r1, #4]!
 8006944:	459c      	cmp	ip, r3
 8006946:	d8f9      	bhi.n	800693c <__lshift+0xc0>
 8006948:	e7ea      	b.n	8006920 <__lshift+0xa4>
 800694a:	bf00      	nop
 800694c:	08007338 	.word	0x08007338
 8006950:	08007349 	.word	0x08007349

08006954 <__mcmp>:
 8006954:	690a      	ldr	r2, [r1, #16]
 8006956:	4603      	mov	r3, r0
 8006958:	6900      	ldr	r0, [r0, #16]
 800695a:	1a80      	subs	r0, r0, r2
 800695c:	b530      	push	{r4, r5, lr}
 800695e:	d10e      	bne.n	800697e <__mcmp+0x2a>
 8006960:	3314      	adds	r3, #20
 8006962:	3114      	adds	r1, #20
 8006964:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006968:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800696c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006970:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006974:	4295      	cmp	r5, r2
 8006976:	d003      	beq.n	8006980 <__mcmp+0x2c>
 8006978:	d205      	bcs.n	8006986 <__mcmp+0x32>
 800697a:	f04f 30ff 	mov.w	r0, #4294967295
 800697e:	bd30      	pop	{r4, r5, pc}
 8006980:	42a3      	cmp	r3, r4
 8006982:	d3f3      	bcc.n	800696c <__mcmp+0x18>
 8006984:	e7fb      	b.n	800697e <__mcmp+0x2a>
 8006986:	2001      	movs	r0, #1
 8006988:	e7f9      	b.n	800697e <__mcmp+0x2a>
	...

0800698c <__mdiff>:
 800698c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006990:	4689      	mov	r9, r1
 8006992:	4606      	mov	r6, r0
 8006994:	4611      	mov	r1, r2
 8006996:	4648      	mov	r0, r9
 8006998:	4614      	mov	r4, r2
 800699a:	f7ff ffdb 	bl	8006954 <__mcmp>
 800699e:	1e05      	subs	r5, r0, #0
 80069a0:	d112      	bne.n	80069c8 <__mdiff+0x3c>
 80069a2:	4629      	mov	r1, r5
 80069a4:	4630      	mov	r0, r6
 80069a6:	f7ff fd5b 	bl	8006460 <_Balloc>
 80069aa:	4602      	mov	r2, r0
 80069ac:	b928      	cbnz	r0, 80069ba <__mdiff+0x2e>
 80069ae:	4b3f      	ldr	r3, [pc, #252]	@ (8006aac <__mdiff+0x120>)
 80069b0:	f240 2137 	movw	r1, #567	@ 0x237
 80069b4:	483e      	ldr	r0, [pc, #248]	@ (8006ab0 <__mdiff+0x124>)
 80069b6:	f000 fb65 	bl	8007084 <__assert_func>
 80069ba:	2301      	movs	r3, #1
 80069bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069c0:	4610      	mov	r0, r2
 80069c2:	b003      	add	sp, #12
 80069c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069c8:	bfbc      	itt	lt
 80069ca:	464b      	movlt	r3, r9
 80069cc:	46a1      	movlt	r9, r4
 80069ce:	4630      	mov	r0, r6
 80069d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80069d4:	bfba      	itte	lt
 80069d6:	461c      	movlt	r4, r3
 80069d8:	2501      	movlt	r5, #1
 80069da:	2500      	movge	r5, #0
 80069dc:	f7ff fd40 	bl	8006460 <_Balloc>
 80069e0:	4602      	mov	r2, r0
 80069e2:	b918      	cbnz	r0, 80069ec <__mdiff+0x60>
 80069e4:	4b31      	ldr	r3, [pc, #196]	@ (8006aac <__mdiff+0x120>)
 80069e6:	f240 2145 	movw	r1, #581	@ 0x245
 80069ea:	e7e3      	b.n	80069b4 <__mdiff+0x28>
 80069ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80069f0:	6926      	ldr	r6, [r4, #16]
 80069f2:	60c5      	str	r5, [r0, #12]
 80069f4:	f109 0310 	add.w	r3, r9, #16
 80069f8:	f109 0514 	add.w	r5, r9, #20
 80069fc:	f104 0e14 	add.w	lr, r4, #20
 8006a00:	f100 0b14 	add.w	fp, r0, #20
 8006a04:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006a08:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006a0c:	9301      	str	r3, [sp, #4]
 8006a0e:	46d9      	mov	r9, fp
 8006a10:	f04f 0c00 	mov.w	ip, #0
 8006a14:	9b01      	ldr	r3, [sp, #4]
 8006a16:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006a1a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006a1e:	9301      	str	r3, [sp, #4]
 8006a20:	fa1f f38a 	uxth.w	r3, sl
 8006a24:	4619      	mov	r1, r3
 8006a26:	b283      	uxth	r3, r0
 8006a28:	1acb      	subs	r3, r1, r3
 8006a2a:	0c00      	lsrs	r0, r0, #16
 8006a2c:	4463      	add	r3, ip
 8006a2e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006a32:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006a3c:	4576      	cmp	r6, lr
 8006a3e:	f849 3b04 	str.w	r3, [r9], #4
 8006a42:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a46:	d8e5      	bhi.n	8006a14 <__mdiff+0x88>
 8006a48:	1b33      	subs	r3, r6, r4
 8006a4a:	3b15      	subs	r3, #21
 8006a4c:	f023 0303 	bic.w	r3, r3, #3
 8006a50:	3415      	adds	r4, #21
 8006a52:	3304      	adds	r3, #4
 8006a54:	42a6      	cmp	r6, r4
 8006a56:	bf38      	it	cc
 8006a58:	2304      	movcc	r3, #4
 8006a5a:	441d      	add	r5, r3
 8006a5c:	445b      	add	r3, fp
 8006a5e:	461e      	mov	r6, r3
 8006a60:	462c      	mov	r4, r5
 8006a62:	4544      	cmp	r4, r8
 8006a64:	d30e      	bcc.n	8006a84 <__mdiff+0xf8>
 8006a66:	f108 0103 	add.w	r1, r8, #3
 8006a6a:	1b49      	subs	r1, r1, r5
 8006a6c:	f021 0103 	bic.w	r1, r1, #3
 8006a70:	3d03      	subs	r5, #3
 8006a72:	45a8      	cmp	r8, r5
 8006a74:	bf38      	it	cc
 8006a76:	2100      	movcc	r1, #0
 8006a78:	440b      	add	r3, r1
 8006a7a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a7e:	b191      	cbz	r1, 8006aa6 <__mdiff+0x11a>
 8006a80:	6117      	str	r7, [r2, #16]
 8006a82:	e79d      	b.n	80069c0 <__mdiff+0x34>
 8006a84:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a88:	46e6      	mov	lr, ip
 8006a8a:	0c08      	lsrs	r0, r1, #16
 8006a8c:	fa1c fc81 	uxtah	ip, ip, r1
 8006a90:	4471      	add	r1, lr
 8006a92:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a96:	b289      	uxth	r1, r1
 8006a98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a9c:	f846 1b04 	str.w	r1, [r6], #4
 8006aa0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006aa4:	e7dd      	b.n	8006a62 <__mdiff+0xd6>
 8006aa6:	3f01      	subs	r7, #1
 8006aa8:	e7e7      	b.n	8006a7a <__mdiff+0xee>
 8006aaa:	bf00      	nop
 8006aac:	08007338 	.word	0x08007338
 8006ab0:	08007349 	.word	0x08007349

08006ab4 <__d2b>:
 8006ab4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ab8:	460f      	mov	r7, r1
 8006aba:	2101      	movs	r1, #1
 8006abc:	ec59 8b10 	vmov	r8, r9, d0
 8006ac0:	4616      	mov	r6, r2
 8006ac2:	f7ff fccd 	bl	8006460 <_Balloc>
 8006ac6:	4604      	mov	r4, r0
 8006ac8:	b930      	cbnz	r0, 8006ad8 <__d2b+0x24>
 8006aca:	4602      	mov	r2, r0
 8006acc:	4b23      	ldr	r3, [pc, #140]	@ (8006b5c <__d2b+0xa8>)
 8006ace:	4824      	ldr	r0, [pc, #144]	@ (8006b60 <__d2b+0xac>)
 8006ad0:	f240 310f 	movw	r1, #783	@ 0x30f
 8006ad4:	f000 fad6 	bl	8007084 <__assert_func>
 8006ad8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006adc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ae0:	b10d      	cbz	r5, 8006ae6 <__d2b+0x32>
 8006ae2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ae6:	9301      	str	r3, [sp, #4]
 8006ae8:	f1b8 0300 	subs.w	r3, r8, #0
 8006aec:	d023      	beq.n	8006b36 <__d2b+0x82>
 8006aee:	4668      	mov	r0, sp
 8006af0:	9300      	str	r3, [sp, #0]
 8006af2:	f7ff fd7c 	bl	80065ee <__lo0bits>
 8006af6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006afa:	b1d0      	cbz	r0, 8006b32 <__d2b+0x7e>
 8006afc:	f1c0 0320 	rsb	r3, r0, #32
 8006b00:	fa02 f303 	lsl.w	r3, r2, r3
 8006b04:	430b      	orrs	r3, r1
 8006b06:	40c2      	lsrs	r2, r0
 8006b08:	6163      	str	r3, [r4, #20]
 8006b0a:	9201      	str	r2, [sp, #4]
 8006b0c:	9b01      	ldr	r3, [sp, #4]
 8006b0e:	61a3      	str	r3, [r4, #24]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	bf0c      	ite	eq
 8006b14:	2201      	moveq	r2, #1
 8006b16:	2202      	movne	r2, #2
 8006b18:	6122      	str	r2, [r4, #16]
 8006b1a:	b1a5      	cbz	r5, 8006b46 <__d2b+0x92>
 8006b1c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b20:	4405      	add	r5, r0
 8006b22:	603d      	str	r5, [r7, #0]
 8006b24:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b28:	6030      	str	r0, [r6, #0]
 8006b2a:	4620      	mov	r0, r4
 8006b2c:	b003      	add	sp, #12
 8006b2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b32:	6161      	str	r1, [r4, #20]
 8006b34:	e7ea      	b.n	8006b0c <__d2b+0x58>
 8006b36:	a801      	add	r0, sp, #4
 8006b38:	f7ff fd59 	bl	80065ee <__lo0bits>
 8006b3c:	9b01      	ldr	r3, [sp, #4]
 8006b3e:	6163      	str	r3, [r4, #20]
 8006b40:	3020      	adds	r0, #32
 8006b42:	2201      	movs	r2, #1
 8006b44:	e7e8      	b.n	8006b18 <__d2b+0x64>
 8006b46:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b4a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006b4e:	6038      	str	r0, [r7, #0]
 8006b50:	6918      	ldr	r0, [r3, #16]
 8006b52:	f7ff fd2d 	bl	80065b0 <__hi0bits>
 8006b56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b5a:	e7e5      	b.n	8006b28 <__d2b+0x74>
 8006b5c:	08007338 	.word	0x08007338
 8006b60:	08007349 	.word	0x08007349

08006b64 <__sfputc_r>:
 8006b64:	6893      	ldr	r3, [r2, #8]
 8006b66:	3b01      	subs	r3, #1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	b410      	push	{r4}
 8006b6c:	6093      	str	r3, [r2, #8]
 8006b6e:	da08      	bge.n	8006b82 <__sfputc_r+0x1e>
 8006b70:	6994      	ldr	r4, [r2, #24]
 8006b72:	42a3      	cmp	r3, r4
 8006b74:	db01      	blt.n	8006b7a <__sfputc_r+0x16>
 8006b76:	290a      	cmp	r1, #10
 8006b78:	d103      	bne.n	8006b82 <__sfputc_r+0x1e>
 8006b7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b7e:	f7fe bc0e 	b.w	800539e <__swbuf_r>
 8006b82:	6813      	ldr	r3, [r2, #0]
 8006b84:	1c58      	adds	r0, r3, #1
 8006b86:	6010      	str	r0, [r2, #0]
 8006b88:	7019      	strb	r1, [r3, #0]
 8006b8a:	4608      	mov	r0, r1
 8006b8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b90:	4770      	bx	lr

08006b92 <__sfputs_r>:
 8006b92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b94:	4606      	mov	r6, r0
 8006b96:	460f      	mov	r7, r1
 8006b98:	4614      	mov	r4, r2
 8006b9a:	18d5      	adds	r5, r2, r3
 8006b9c:	42ac      	cmp	r4, r5
 8006b9e:	d101      	bne.n	8006ba4 <__sfputs_r+0x12>
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	e007      	b.n	8006bb4 <__sfputs_r+0x22>
 8006ba4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ba8:	463a      	mov	r2, r7
 8006baa:	4630      	mov	r0, r6
 8006bac:	f7ff ffda 	bl	8006b64 <__sfputc_r>
 8006bb0:	1c43      	adds	r3, r0, #1
 8006bb2:	d1f3      	bne.n	8006b9c <__sfputs_r+0xa>
 8006bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006bb8 <_vfiprintf_r>:
 8006bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbc:	460d      	mov	r5, r1
 8006bbe:	b09d      	sub	sp, #116	@ 0x74
 8006bc0:	4614      	mov	r4, r2
 8006bc2:	4698      	mov	r8, r3
 8006bc4:	4606      	mov	r6, r0
 8006bc6:	b118      	cbz	r0, 8006bd0 <_vfiprintf_r+0x18>
 8006bc8:	6a03      	ldr	r3, [r0, #32]
 8006bca:	b90b      	cbnz	r3, 8006bd0 <_vfiprintf_r+0x18>
 8006bcc:	f7fe fafe 	bl	80051cc <__sinit>
 8006bd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bd2:	07d9      	lsls	r1, r3, #31
 8006bd4:	d405      	bmi.n	8006be2 <_vfiprintf_r+0x2a>
 8006bd6:	89ab      	ldrh	r3, [r5, #12]
 8006bd8:	059a      	lsls	r2, r3, #22
 8006bda:	d402      	bmi.n	8006be2 <_vfiprintf_r+0x2a>
 8006bdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bde:	f7fe fcf0 	bl	80055c2 <__retarget_lock_acquire_recursive>
 8006be2:	89ab      	ldrh	r3, [r5, #12]
 8006be4:	071b      	lsls	r3, r3, #28
 8006be6:	d501      	bpl.n	8006bec <_vfiprintf_r+0x34>
 8006be8:	692b      	ldr	r3, [r5, #16]
 8006bea:	b99b      	cbnz	r3, 8006c14 <_vfiprintf_r+0x5c>
 8006bec:	4629      	mov	r1, r5
 8006bee:	4630      	mov	r0, r6
 8006bf0:	f7fe fc14 	bl	800541c <__swsetup_r>
 8006bf4:	b170      	cbz	r0, 8006c14 <_vfiprintf_r+0x5c>
 8006bf6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bf8:	07dc      	lsls	r4, r3, #31
 8006bfa:	d504      	bpl.n	8006c06 <_vfiprintf_r+0x4e>
 8006bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8006c00:	b01d      	add	sp, #116	@ 0x74
 8006c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c06:	89ab      	ldrh	r3, [r5, #12]
 8006c08:	0598      	lsls	r0, r3, #22
 8006c0a:	d4f7      	bmi.n	8006bfc <_vfiprintf_r+0x44>
 8006c0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c0e:	f7fe fcd9 	bl	80055c4 <__retarget_lock_release_recursive>
 8006c12:	e7f3      	b.n	8006bfc <_vfiprintf_r+0x44>
 8006c14:	2300      	movs	r3, #0
 8006c16:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c18:	2320      	movs	r3, #32
 8006c1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c22:	2330      	movs	r3, #48	@ 0x30
 8006c24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006dd4 <_vfiprintf_r+0x21c>
 8006c28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c2c:	f04f 0901 	mov.w	r9, #1
 8006c30:	4623      	mov	r3, r4
 8006c32:	469a      	mov	sl, r3
 8006c34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c38:	b10a      	cbz	r2, 8006c3e <_vfiprintf_r+0x86>
 8006c3a:	2a25      	cmp	r2, #37	@ 0x25
 8006c3c:	d1f9      	bne.n	8006c32 <_vfiprintf_r+0x7a>
 8006c3e:	ebba 0b04 	subs.w	fp, sl, r4
 8006c42:	d00b      	beq.n	8006c5c <_vfiprintf_r+0xa4>
 8006c44:	465b      	mov	r3, fp
 8006c46:	4622      	mov	r2, r4
 8006c48:	4629      	mov	r1, r5
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	f7ff ffa1 	bl	8006b92 <__sfputs_r>
 8006c50:	3001      	adds	r0, #1
 8006c52:	f000 80a7 	beq.w	8006da4 <_vfiprintf_r+0x1ec>
 8006c56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c58:	445a      	add	r2, fp
 8006c5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	f000 809f 	beq.w	8006da4 <_vfiprintf_r+0x1ec>
 8006c66:	2300      	movs	r3, #0
 8006c68:	f04f 32ff 	mov.w	r2, #4294967295
 8006c6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c70:	f10a 0a01 	add.w	sl, sl, #1
 8006c74:	9304      	str	r3, [sp, #16]
 8006c76:	9307      	str	r3, [sp, #28]
 8006c78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c7e:	4654      	mov	r4, sl
 8006c80:	2205      	movs	r2, #5
 8006c82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c86:	4853      	ldr	r0, [pc, #332]	@ (8006dd4 <_vfiprintf_r+0x21c>)
 8006c88:	f7f9 faa2 	bl	80001d0 <memchr>
 8006c8c:	9a04      	ldr	r2, [sp, #16]
 8006c8e:	b9d8      	cbnz	r0, 8006cc8 <_vfiprintf_r+0x110>
 8006c90:	06d1      	lsls	r1, r2, #27
 8006c92:	bf44      	itt	mi
 8006c94:	2320      	movmi	r3, #32
 8006c96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c9a:	0713      	lsls	r3, r2, #28
 8006c9c:	bf44      	itt	mi
 8006c9e:	232b      	movmi	r3, #43	@ 0x2b
 8006ca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ca4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ca8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006caa:	d015      	beq.n	8006cd8 <_vfiprintf_r+0x120>
 8006cac:	9a07      	ldr	r2, [sp, #28]
 8006cae:	4654      	mov	r4, sl
 8006cb0:	2000      	movs	r0, #0
 8006cb2:	f04f 0c0a 	mov.w	ip, #10
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cbc:	3b30      	subs	r3, #48	@ 0x30
 8006cbe:	2b09      	cmp	r3, #9
 8006cc0:	d94b      	bls.n	8006d5a <_vfiprintf_r+0x1a2>
 8006cc2:	b1b0      	cbz	r0, 8006cf2 <_vfiprintf_r+0x13a>
 8006cc4:	9207      	str	r2, [sp, #28]
 8006cc6:	e014      	b.n	8006cf2 <_vfiprintf_r+0x13a>
 8006cc8:	eba0 0308 	sub.w	r3, r0, r8
 8006ccc:	fa09 f303 	lsl.w	r3, r9, r3
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	9304      	str	r3, [sp, #16]
 8006cd4:	46a2      	mov	sl, r4
 8006cd6:	e7d2      	b.n	8006c7e <_vfiprintf_r+0xc6>
 8006cd8:	9b03      	ldr	r3, [sp, #12]
 8006cda:	1d19      	adds	r1, r3, #4
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	9103      	str	r1, [sp, #12]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	bfbb      	ittet	lt
 8006ce4:	425b      	neglt	r3, r3
 8006ce6:	f042 0202 	orrlt.w	r2, r2, #2
 8006cea:	9307      	strge	r3, [sp, #28]
 8006cec:	9307      	strlt	r3, [sp, #28]
 8006cee:	bfb8      	it	lt
 8006cf0:	9204      	strlt	r2, [sp, #16]
 8006cf2:	7823      	ldrb	r3, [r4, #0]
 8006cf4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cf6:	d10a      	bne.n	8006d0e <_vfiprintf_r+0x156>
 8006cf8:	7863      	ldrb	r3, [r4, #1]
 8006cfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cfc:	d132      	bne.n	8006d64 <_vfiprintf_r+0x1ac>
 8006cfe:	9b03      	ldr	r3, [sp, #12]
 8006d00:	1d1a      	adds	r2, r3, #4
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	9203      	str	r2, [sp, #12]
 8006d06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d0a:	3402      	adds	r4, #2
 8006d0c:	9305      	str	r3, [sp, #20]
 8006d0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006de4 <_vfiprintf_r+0x22c>
 8006d12:	7821      	ldrb	r1, [r4, #0]
 8006d14:	2203      	movs	r2, #3
 8006d16:	4650      	mov	r0, sl
 8006d18:	f7f9 fa5a 	bl	80001d0 <memchr>
 8006d1c:	b138      	cbz	r0, 8006d2e <_vfiprintf_r+0x176>
 8006d1e:	9b04      	ldr	r3, [sp, #16]
 8006d20:	eba0 000a 	sub.w	r0, r0, sl
 8006d24:	2240      	movs	r2, #64	@ 0x40
 8006d26:	4082      	lsls	r2, r0
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	3401      	adds	r4, #1
 8006d2c:	9304      	str	r3, [sp, #16]
 8006d2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d32:	4829      	ldr	r0, [pc, #164]	@ (8006dd8 <_vfiprintf_r+0x220>)
 8006d34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d38:	2206      	movs	r2, #6
 8006d3a:	f7f9 fa49 	bl	80001d0 <memchr>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d03f      	beq.n	8006dc2 <_vfiprintf_r+0x20a>
 8006d42:	4b26      	ldr	r3, [pc, #152]	@ (8006ddc <_vfiprintf_r+0x224>)
 8006d44:	bb1b      	cbnz	r3, 8006d8e <_vfiprintf_r+0x1d6>
 8006d46:	9b03      	ldr	r3, [sp, #12]
 8006d48:	3307      	adds	r3, #7
 8006d4a:	f023 0307 	bic.w	r3, r3, #7
 8006d4e:	3308      	adds	r3, #8
 8006d50:	9303      	str	r3, [sp, #12]
 8006d52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d54:	443b      	add	r3, r7
 8006d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d58:	e76a      	b.n	8006c30 <_vfiprintf_r+0x78>
 8006d5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d5e:	460c      	mov	r4, r1
 8006d60:	2001      	movs	r0, #1
 8006d62:	e7a8      	b.n	8006cb6 <_vfiprintf_r+0xfe>
 8006d64:	2300      	movs	r3, #0
 8006d66:	3401      	adds	r4, #1
 8006d68:	9305      	str	r3, [sp, #20]
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	f04f 0c0a 	mov.w	ip, #10
 8006d70:	4620      	mov	r0, r4
 8006d72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d76:	3a30      	subs	r2, #48	@ 0x30
 8006d78:	2a09      	cmp	r2, #9
 8006d7a:	d903      	bls.n	8006d84 <_vfiprintf_r+0x1cc>
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d0c6      	beq.n	8006d0e <_vfiprintf_r+0x156>
 8006d80:	9105      	str	r1, [sp, #20]
 8006d82:	e7c4      	b.n	8006d0e <_vfiprintf_r+0x156>
 8006d84:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d88:	4604      	mov	r4, r0
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e7f0      	b.n	8006d70 <_vfiprintf_r+0x1b8>
 8006d8e:	ab03      	add	r3, sp, #12
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	462a      	mov	r2, r5
 8006d94:	4b12      	ldr	r3, [pc, #72]	@ (8006de0 <_vfiprintf_r+0x228>)
 8006d96:	a904      	add	r1, sp, #16
 8006d98:	4630      	mov	r0, r6
 8006d9a:	f7fd fdd3 	bl	8004944 <_printf_float>
 8006d9e:	4607      	mov	r7, r0
 8006da0:	1c78      	adds	r0, r7, #1
 8006da2:	d1d6      	bne.n	8006d52 <_vfiprintf_r+0x19a>
 8006da4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006da6:	07d9      	lsls	r1, r3, #31
 8006da8:	d405      	bmi.n	8006db6 <_vfiprintf_r+0x1fe>
 8006daa:	89ab      	ldrh	r3, [r5, #12]
 8006dac:	059a      	lsls	r2, r3, #22
 8006dae:	d402      	bmi.n	8006db6 <_vfiprintf_r+0x1fe>
 8006db0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006db2:	f7fe fc07 	bl	80055c4 <__retarget_lock_release_recursive>
 8006db6:	89ab      	ldrh	r3, [r5, #12]
 8006db8:	065b      	lsls	r3, r3, #25
 8006dba:	f53f af1f 	bmi.w	8006bfc <_vfiprintf_r+0x44>
 8006dbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dc0:	e71e      	b.n	8006c00 <_vfiprintf_r+0x48>
 8006dc2:	ab03      	add	r3, sp, #12
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	462a      	mov	r2, r5
 8006dc8:	4b05      	ldr	r3, [pc, #20]	@ (8006de0 <_vfiprintf_r+0x228>)
 8006dca:	a904      	add	r1, sp, #16
 8006dcc:	4630      	mov	r0, r6
 8006dce:	f7fe f851 	bl	8004e74 <_printf_i>
 8006dd2:	e7e4      	b.n	8006d9e <_vfiprintf_r+0x1e6>
 8006dd4:	080074a0 	.word	0x080074a0
 8006dd8:	080074aa 	.word	0x080074aa
 8006ddc:	08004945 	.word	0x08004945
 8006de0:	08006b93 	.word	0x08006b93
 8006de4:	080074a6 	.word	0x080074a6

08006de8 <__sflush_r>:
 8006de8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006df0:	0716      	lsls	r6, r2, #28
 8006df2:	4605      	mov	r5, r0
 8006df4:	460c      	mov	r4, r1
 8006df6:	d454      	bmi.n	8006ea2 <__sflush_r+0xba>
 8006df8:	684b      	ldr	r3, [r1, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	dc02      	bgt.n	8006e04 <__sflush_r+0x1c>
 8006dfe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	dd48      	ble.n	8006e96 <__sflush_r+0xae>
 8006e04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e06:	2e00      	cmp	r6, #0
 8006e08:	d045      	beq.n	8006e96 <__sflush_r+0xae>
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e10:	682f      	ldr	r7, [r5, #0]
 8006e12:	6a21      	ldr	r1, [r4, #32]
 8006e14:	602b      	str	r3, [r5, #0]
 8006e16:	d030      	beq.n	8006e7a <__sflush_r+0x92>
 8006e18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e1a:	89a3      	ldrh	r3, [r4, #12]
 8006e1c:	0759      	lsls	r1, r3, #29
 8006e1e:	d505      	bpl.n	8006e2c <__sflush_r+0x44>
 8006e20:	6863      	ldr	r3, [r4, #4]
 8006e22:	1ad2      	subs	r2, r2, r3
 8006e24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e26:	b10b      	cbz	r3, 8006e2c <__sflush_r+0x44>
 8006e28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e2a:	1ad2      	subs	r2, r2, r3
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e30:	6a21      	ldr	r1, [r4, #32]
 8006e32:	4628      	mov	r0, r5
 8006e34:	47b0      	blx	r6
 8006e36:	1c43      	adds	r3, r0, #1
 8006e38:	89a3      	ldrh	r3, [r4, #12]
 8006e3a:	d106      	bne.n	8006e4a <__sflush_r+0x62>
 8006e3c:	6829      	ldr	r1, [r5, #0]
 8006e3e:	291d      	cmp	r1, #29
 8006e40:	d82b      	bhi.n	8006e9a <__sflush_r+0xb2>
 8006e42:	4a2a      	ldr	r2, [pc, #168]	@ (8006eec <__sflush_r+0x104>)
 8006e44:	410a      	asrs	r2, r1
 8006e46:	07d6      	lsls	r6, r2, #31
 8006e48:	d427      	bmi.n	8006e9a <__sflush_r+0xb2>
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	6062      	str	r2, [r4, #4]
 8006e4e:	04d9      	lsls	r1, r3, #19
 8006e50:	6922      	ldr	r2, [r4, #16]
 8006e52:	6022      	str	r2, [r4, #0]
 8006e54:	d504      	bpl.n	8006e60 <__sflush_r+0x78>
 8006e56:	1c42      	adds	r2, r0, #1
 8006e58:	d101      	bne.n	8006e5e <__sflush_r+0x76>
 8006e5a:	682b      	ldr	r3, [r5, #0]
 8006e5c:	b903      	cbnz	r3, 8006e60 <__sflush_r+0x78>
 8006e5e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e62:	602f      	str	r7, [r5, #0]
 8006e64:	b1b9      	cbz	r1, 8006e96 <__sflush_r+0xae>
 8006e66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e6a:	4299      	cmp	r1, r3
 8006e6c:	d002      	beq.n	8006e74 <__sflush_r+0x8c>
 8006e6e:	4628      	mov	r0, r5
 8006e70:	f7ff f9f6 	bl	8006260 <_free_r>
 8006e74:	2300      	movs	r3, #0
 8006e76:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e78:	e00d      	b.n	8006e96 <__sflush_r+0xae>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	47b0      	blx	r6
 8006e80:	4602      	mov	r2, r0
 8006e82:	1c50      	adds	r0, r2, #1
 8006e84:	d1c9      	bne.n	8006e1a <__sflush_r+0x32>
 8006e86:	682b      	ldr	r3, [r5, #0]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d0c6      	beq.n	8006e1a <__sflush_r+0x32>
 8006e8c:	2b1d      	cmp	r3, #29
 8006e8e:	d001      	beq.n	8006e94 <__sflush_r+0xac>
 8006e90:	2b16      	cmp	r3, #22
 8006e92:	d11e      	bne.n	8006ed2 <__sflush_r+0xea>
 8006e94:	602f      	str	r7, [r5, #0]
 8006e96:	2000      	movs	r0, #0
 8006e98:	e022      	b.n	8006ee0 <__sflush_r+0xf8>
 8006e9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e9e:	b21b      	sxth	r3, r3
 8006ea0:	e01b      	b.n	8006eda <__sflush_r+0xf2>
 8006ea2:	690f      	ldr	r7, [r1, #16]
 8006ea4:	2f00      	cmp	r7, #0
 8006ea6:	d0f6      	beq.n	8006e96 <__sflush_r+0xae>
 8006ea8:	0793      	lsls	r3, r2, #30
 8006eaa:	680e      	ldr	r6, [r1, #0]
 8006eac:	bf08      	it	eq
 8006eae:	694b      	ldreq	r3, [r1, #20]
 8006eb0:	600f      	str	r7, [r1, #0]
 8006eb2:	bf18      	it	ne
 8006eb4:	2300      	movne	r3, #0
 8006eb6:	eba6 0807 	sub.w	r8, r6, r7
 8006eba:	608b      	str	r3, [r1, #8]
 8006ebc:	f1b8 0f00 	cmp.w	r8, #0
 8006ec0:	dde9      	ble.n	8006e96 <__sflush_r+0xae>
 8006ec2:	6a21      	ldr	r1, [r4, #32]
 8006ec4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ec6:	4643      	mov	r3, r8
 8006ec8:	463a      	mov	r2, r7
 8006eca:	4628      	mov	r0, r5
 8006ecc:	47b0      	blx	r6
 8006ece:	2800      	cmp	r0, #0
 8006ed0:	dc08      	bgt.n	8006ee4 <__sflush_r+0xfc>
 8006ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ed6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eda:	81a3      	strh	r3, [r4, #12]
 8006edc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ee4:	4407      	add	r7, r0
 8006ee6:	eba8 0800 	sub.w	r8, r8, r0
 8006eea:	e7e7      	b.n	8006ebc <__sflush_r+0xd4>
 8006eec:	dfbffffe 	.word	0xdfbffffe

08006ef0 <_fflush_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	690b      	ldr	r3, [r1, #16]
 8006ef4:	4605      	mov	r5, r0
 8006ef6:	460c      	mov	r4, r1
 8006ef8:	b913      	cbnz	r3, 8006f00 <_fflush_r+0x10>
 8006efa:	2500      	movs	r5, #0
 8006efc:	4628      	mov	r0, r5
 8006efe:	bd38      	pop	{r3, r4, r5, pc}
 8006f00:	b118      	cbz	r0, 8006f0a <_fflush_r+0x1a>
 8006f02:	6a03      	ldr	r3, [r0, #32]
 8006f04:	b90b      	cbnz	r3, 8006f0a <_fflush_r+0x1a>
 8006f06:	f7fe f961 	bl	80051cc <__sinit>
 8006f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d0f3      	beq.n	8006efa <_fflush_r+0xa>
 8006f12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f14:	07d0      	lsls	r0, r2, #31
 8006f16:	d404      	bmi.n	8006f22 <_fflush_r+0x32>
 8006f18:	0599      	lsls	r1, r3, #22
 8006f1a:	d402      	bmi.n	8006f22 <_fflush_r+0x32>
 8006f1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f1e:	f7fe fb50 	bl	80055c2 <__retarget_lock_acquire_recursive>
 8006f22:	4628      	mov	r0, r5
 8006f24:	4621      	mov	r1, r4
 8006f26:	f7ff ff5f 	bl	8006de8 <__sflush_r>
 8006f2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f2c:	07da      	lsls	r2, r3, #31
 8006f2e:	4605      	mov	r5, r0
 8006f30:	d4e4      	bmi.n	8006efc <_fflush_r+0xc>
 8006f32:	89a3      	ldrh	r3, [r4, #12]
 8006f34:	059b      	lsls	r3, r3, #22
 8006f36:	d4e1      	bmi.n	8006efc <_fflush_r+0xc>
 8006f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f3a:	f7fe fb43 	bl	80055c4 <__retarget_lock_release_recursive>
 8006f3e:	e7dd      	b.n	8006efc <_fflush_r+0xc>

08006f40 <__swhatbuf_r>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	460c      	mov	r4, r1
 8006f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f48:	2900      	cmp	r1, #0
 8006f4a:	b096      	sub	sp, #88	@ 0x58
 8006f4c:	4615      	mov	r5, r2
 8006f4e:	461e      	mov	r6, r3
 8006f50:	da0d      	bge.n	8006f6e <__swhatbuf_r+0x2e>
 8006f52:	89a3      	ldrh	r3, [r4, #12]
 8006f54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006f58:	f04f 0100 	mov.w	r1, #0
 8006f5c:	bf14      	ite	ne
 8006f5e:	2340      	movne	r3, #64	@ 0x40
 8006f60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006f64:	2000      	movs	r0, #0
 8006f66:	6031      	str	r1, [r6, #0]
 8006f68:	602b      	str	r3, [r5, #0]
 8006f6a:	b016      	add	sp, #88	@ 0x58
 8006f6c:	bd70      	pop	{r4, r5, r6, pc}
 8006f6e:	466a      	mov	r2, sp
 8006f70:	f000 f848 	bl	8007004 <_fstat_r>
 8006f74:	2800      	cmp	r0, #0
 8006f76:	dbec      	blt.n	8006f52 <__swhatbuf_r+0x12>
 8006f78:	9901      	ldr	r1, [sp, #4]
 8006f7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006f7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006f82:	4259      	negs	r1, r3
 8006f84:	4159      	adcs	r1, r3
 8006f86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006f8a:	e7eb      	b.n	8006f64 <__swhatbuf_r+0x24>

08006f8c <__smakebuf_r>:
 8006f8c:	898b      	ldrh	r3, [r1, #12]
 8006f8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f90:	079d      	lsls	r5, r3, #30
 8006f92:	4606      	mov	r6, r0
 8006f94:	460c      	mov	r4, r1
 8006f96:	d507      	bpl.n	8006fa8 <__smakebuf_r+0x1c>
 8006f98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006f9c:	6023      	str	r3, [r4, #0]
 8006f9e:	6123      	str	r3, [r4, #16]
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	6163      	str	r3, [r4, #20]
 8006fa4:	b003      	add	sp, #12
 8006fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fa8:	ab01      	add	r3, sp, #4
 8006faa:	466a      	mov	r2, sp
 8006fac:	f7ff ffc8 	bl	8006f40 <__swhatbuf_r>
 8006fb0:	9f00      	ldr	r7, [sp, #0]
 8006fb2:	4605      	mov	r5, r0
 8006fb4:	4639      	mov	r1, r7
 8006fb6:	4630      	mov	r0, r6
 8006fb8:	f7ff f9c6 	bl	8006348 <_malloc_r>
 8006fbc:	b948      	cbnz	r0, 8006fd2 <__smakebuf_r+0x46>
 8006fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fc2:	059a      	lsls	r2, r3, #22
 8006fc4:	d4ee      	bmi.n	8006fa4 <__smakebuf_r+0x18>
 8006fc6:	f023 0303 	bic.w	r3, r3, #3
 8006fca:	f043 0302 	orr.w	r3, r3, #2
 8006fce:	81a3      	strh	r3, [r4, #12]
 8006fd0:	e7e2      	b.n	8006f98 <__smakebuf_r+0xc>
 8006fd2:	89a3      	ldrh	r3, [r4, #12]
 8006fd4:	6020      	str	r0, [r4, #0]
 8006fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fda:	81a3      	strh	r3, [r4, #12]
 8006fdc:	9b01      	ldr	r3, [sp, #4]
 8006fde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006fe2:	b15b      	cbz	r3, 8006ffc <__smakebuf_r+0x70>
 8006fe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fe8:	4630      	mov	r0, r6
 8006fea:	f000 f81d 	bl	8007028 <_isatty_r>
 8006fee:	b128      	cbz	r0, 8006ffc <__smakebuf_r+0x70>
 8006ff0:	89a3      	ldrh	r3, [r4, #12]
 8006ff2:	f023 0303 	bic.w	r3, r3, #3
 8006ff6:	f043 0301 	orr.w	r3, r3, #1
 8006ffa:	81a3      	strh	r3, [r4, #12]
 8006ffc:	89a3      	ldrh	r3, [r4, #12]
 8006ffe:	431d      	orrs	r5, r3
 8007000:	81a5      	strh	r5, [r4, #12]
 8007002:	e7cf      	b.n	8006fa4 <__smakebuf_r+0x18>

08007004 <_fstat_r>:
 8007004:	b538      	push	{r3, r4, r5, lr}
 8007006:	4d07      	ldr	r5, [pc, #28]	@ (8007024 <_fstat_r+0x20>)
 8007008:	2300      	movs	r3, #0
 800700a:	4604      	mov	r4, r0
 800700c:	4608      	mov	r0, r1
 800700e:	4611      	mov	r1, r2
 8007010:	602b      	str	r3, [r5, #0]
 8007012:	f7fa f9b0 	bl	8001376 <_fstat>
 8007016:	1c43      	adds	r3, r0, #1
 8007018:	d102      	bne.n	8007020 <_fstat_r+0x1c>
 800701a:	682b      	ldr	r3, [r5, #0]
 800701c:	b103      	cbz	r3, 8007020 <_fstat_r+0x1c>
 800701e:	6023      	str	r3, [r4, #0]
 8007020:	bd38      	pop	{r3, r4, r5, pc}
 8007022:	bf00      	nop
 8007024:	20000490 	.word	0x20000490

08007028 <_isatty_r>:
 8007028:	b538      	push	{r3, r4, r5, lr}
 800702a:	4d06      	ldr	r5, [pc, #24]	@ (8007044 <_isatty_r+0x1c>)
 800702c:	2300      	movs	r3, #0
 800702e:	4604      	mov	r4, r0
 8007030:	4608      	mov	r0, r1
 8007032:	602b      	str	r3, [r5, #0]
 8007034:	f7fa f9af 	bl	8001396 <_isatty>
 8007038:	1c43      	adds	r3, r0, #1
 800703a:	d102      	bne.n	8007042 <_isatty_r+0x1a>
 800703c:	682b      	ldr	r3, [r5, #0]
 800703e:	b103      	cbz	r3, 8007042 <_isatty_r+0x1a>
 8007040:	6023      	str	r3, [r4, #0]
 8007042:	bd38      	pop	{r3, r4, r5, pc}
 8007044:	20000490 	.word	0x20000490

08007048 <_sbrk_r>:
 8007048:	b538      	push	{r3, r4, r5, lr}
 800704a:	4d06      	ldr	r5, [pc, #24]	@ (8007064 <_sbrk_r+0x1c>)
 800704c:	2300      	movs	r3, #0
 800704e:	4604      	mov	r4, r0
 8007050:	4608      	mov	r0, r1
 8007052:	602b      	str	r3, [r5, #0]
 8007054:	f7fa f9b8 	bl	80013c8 <_sbrk>
 8007058:	1c43      	adds	r3, r0, #1
 800705a:	d102      	bne.n	8007062 <_sbrk_r+0x1a>
 800705c:	682b      	ldr	r3, [r5, #0]
 800705e:	b103      	cbz	r3, 8007062 <_sbrk_r+0x1a>
 8007060:	6023      	str	r3, [r4, #0]
 8007062:	bd38      	pop	{r3, r4, r5, pc}
 8007064:	20000490 	.word	0x20000490

08007068 <memcpy>:
 8007068:	440a      	add	r2, r1
 800706a:	4291      	cmp	r1, r2
 800706c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007070:	d100      	bne.n	8007074 <memcpy+0xc>
 8007072:	4770      	bx	lr
 8007074:	b510      	push	{r4, lr}
 8007076:	f811 4b01 	ldrb.w	r4, [r1], #1
 800707a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800707e:	4291      	cmp	r1, r2
 8007080:	d1f9      	bne.n	8007076 <memcpy+0xe>
 8007082:	bd10      	pop	{r4, pc}

08007084 <__assert_func>:
 8007084:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007086:	4614      	mov	r4, r2
 8007088:	461a      	mov	r2, r3
 800708a:	4b09      	ldr	r3, [pc, #36]	@ (80070b0 <__assert_func+0x2c>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4605      	mov	r5, r0
 8007090:	68d8      	ldr	r0, [r3, #12]
 8007092:	b954      	cbnz	r4, 80070aa <__assert_func+0x26>
 8007094:	4b07      	ldr	r3, [pc, #28]	@ (80070b4 <__assert_func+0x30>)
 8007096:	461c      	mov	r4, r3
 8007098:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800709c:	9100      	str	r1, [sp, #0]
 800709e:	462b      	mov	r3, r5
 80070a0:	4905      	ldr	r1, [pc, #20]	@ (80070b8 <__assert_func+0x34>)
 80070a2:	f000 f841 	bl	8007128 <fiprintf>
 80070a6:	f000 f851 	bl	800714c <abort>
 80070aa:	4b04      	ldr	r3, [pc, #16]	@ (80070bc <__assert_func+0x38>)
 80070ac:	e7f4      	b.n	8007098 <__assert_func+0x14>
 80070ae:	bf00      	nop
 80070b0:	20000018 	.word	0x20000018
 80070b4:	080074f6 	.word	0x080074f6
 80070b8:	080074c8 	.word	0x080074c8
 80070bc:	080074bb 	.word	0x080074bb

080070c0 <_calloc_r>:
 80070c0:	b570      	push	{r4, r5, r6, lr}
 80070c2:	fba1 5402 	umull	r5, r4, r1, r2
 80070c6:	b93c      	cbnz	r4, 80070d8 <_calloc_r+0x18>
 80070c8:	4629      	mov	r1, r5
 80070ca:	f7ff f93d 	bl	8006348 <_malloc_r>
 80070ce:	4606      	mov	r6, r0
 80070d0:	b928      	cbnz	r0, 80070de <_calloc_r+0x1e>
 80070d2:	2600      	movs	r6, #0
 80070d4:	4630      	mov	r0, r6
 80070d6:	bd70      	pop	{r4, r5, r6, pc}
 80070d8:	220c      	movs	r2, #12
 80070da:	6002      	str	r2, [r0, #0]
 80070dc:	e7f9      	b.n	80070d2 <_calloc_r+0x12>
 80070de:	462a      	mov	r2, r5
 80070e0:	4621      	mov	r1, r4
 80070e2:	f7fe f9f1 	bl	80054c8 <memset>
 80070e6:	e7f5      	b.n	80070d4 <_calloc_r+0x14>

080070e8 <__ascii_mbtowc>:
 80070e8:	b082      	sub	sp, #8
 80070ea:	b901      	cbnz	r1, 80070ee <__ascii_mbtowc+0x6>
 80070ec:	a901      	add	r1, sp, #4
 80070ee:	b142      	cbz	r2, 8007102 <__ascii_mbtowc+0x1a>
 80070f0:	b14b      	cbz	r3, 8007106 <__ascii_mbtowc+0x1e>
 80070f2:	7813      	ldrb	r3, [r2, #0]
 80070f4:	600b      	str	r3, [r1, #0]
 80070f6:	7812      	ldrb	r2, [r2, #0]
 80070f8:	1e10      	subs	r0, r2, #0
 80070fa:	bf18      	it	ne
 80070fc:	2001      	movne	r0, #1
 80070fe:	b002      	add	sp, #8
 8007100:	4770      	bx	lr
 8007102:	4610      	mov	r0, r2
 8007104:	e7fb      	b.n	80070fe <__ascii_mbtowc+0x16>
 8007106:	f06f 0001 	mvn.w	r0, #1
 800710a:	e7f8      	b.n	80070fe <__ascii_mbtowc+0x16>

0800710c <__ascii_wctomb>:
 800710c:	4603      	mov	r3, r0
 800710e:	4608      	mov	r0, r1
 8007110:	b141      	cbz	r1, 8007124 <__ascii_wctomb+0x18>
 8007112:	2aff      	cmp	r2, #255	@ 0xff
 8007114:	d904      	bls.n	8007120 <__ascii_wctomb+0x14>
 8007116:	228a      	movs	r2, #138	@ 0x8a
 8007118:	601a      	str	r2, [r3, #0]
 800711a:	f04f 30ff 	mov.w	r0, #4294967295
 800711e:	4770      	bx	lr
 8007120:	700a      	strb	r2, [r1, #0]
 8007122:	2001      	movs	r0, #1
 8007124:	4770      	bx	lr
	...

08007128 <fiprintf>:
 8007128:	b40e      	push	{r1, r2, r3}
 800712a:	b503      	push	{r0, r1, lr}
 800712c:	4601      	mov	r1, r0
 800712e:	ab03      	add	r3, sp, #12
 8007130:	4805      	ldr	r0, [pc, #20]	@ (8007148 <fiprintf+0x20>)
 8007132:	f853 2b04 	ldr.w	r2, [r3], #4
 8007136:	6800      	ldr	r0, [r0, #0]
 8007138:	9301      	str	r3, [sp, #4]
 800713a:	f7ff fd3d 	bl	8006bb8 <_vfiprintf_r>
 800713e:	b002      	add	sp, #8
 8007140:	f85d eb04 	ldr.w	lr, [sp], #4
 8007144:	b003      	add	sp, #12
 8007146:	4770      	bx	lr
 8007148:	20000018 	.word	0x20000018

0800714c <abort>:
 800714c:	b508      	push	{r3, lr}
 800714e:	2006      	movs	r0, #6
 8007150:	f000 f82c 	bl	80071ac <raise>
 8007154:	2001      	movs	r0, #1
 8007156:	f7fa f8be 	bl	80012d6 <_exit>

0800715a <_raise_r>:
 800715a:	291f      	cmp	r1, #31
 800715c:	b538      	push	{r3, r4, r5, lr}
 800715e:	4605      	mov	r5, r0
 8007160:	460c      	mov	r4, r1
 8007162:	d904      	bls.n	800716e <_raise_r+0x14>
 8007164:	2316      	movs	r3, #22
 8007166:	6003      	str	r3, [r0, #0]
 8007168:	f04f 30ff 	mov.w	r0, #4294967295
 800716c:	bd38      	pop	{r3, r4, r5, pc}
 800716e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007170:	b112      	cbz	r2, 8007178 <_raise_r+0x1e>
 8007172:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007176:	b94b      	cbnz	r3, 800718c <_raise_r+0x32>
 8007178:	4628      	mov	r0, r5
 800717a:	f000 f831 	bl	80071e0 <_getpid_r>
 800717e:	4622      	mov	r2, r4
 8007180:	4601      	mov	r1, r0
 8007182:	4628      	mov	r0, r5
 8007184:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007188:	f000 b818 	b.w	80071bc <_kill_r>
 800718c:	2b01      	cmp	r3, #1
 800718e:	d00a      	beq.n	80071a6 <_raise_r+0x4c>
 8007190:	1c59      	adds	r1, r3, #1
 8007192:	d103      	bne.n	800719c <_raise_r+0x42>
 8007194:	2316      	movs	r3, #22
 8007196:	6003      	str	r3, [r0, #0]
 8007198:	2001      	movs	r0, #1
 800719a:	e7e7      	b.n	800716c <_raise_r+0x12>
 800719c:	2100      	movs	r1, #0
 800719e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80071a2:	4620      	mov	r0, r4
 80071a4:	4798      	blx	r3
 80071a6:	2000      	movs	r0, #0
 80071a8:	e7e0      	b.n	800716c <_raise_r+0x12>
	...

080071ac <raise>:
 80071ac:	4b02      	ldr	r3, [pc, #8]	@ (80071b8 <raise+0xc>)
 80071ae:	4601      	mov	r1, r0
 80071b0:	6818      	ldr	r0, [r3, #0]
 80071b2:	f7ff bfd2 	b.w	800715a <_raise_r>
 80071b6:	bf00      	nop
 80071b8:	20000018 	.word	0x20000018

080071bc <_kill_r>:
 80071bc:	b538      	push	{r3, r4, r5, lr}
 80071be:	4d07      	ldr	r5, [pc, #28]	@ (80071dc <_kill_r+0x20>)
 80071c0:	2300      	movs	r3, #0
 80071c2:	4604      	mov	r4, r0
 80071c4:	4608      	mov	r0, r1
 80071c6:	4611      	mov	r1, r2
 80071c8:	602b      	str	r3, [r5, #0]
 80071ca:	f7fa f874 	bl	80012b6 <_kill>
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	d102      	bne.n	80071d8 <_kill_r+0x1c>
 80071d2:	682b      	ldr	r3, [r5, #0]
 80071d4:	b103      	cbz	r3, 80071d8 <_kill_r+0x1c>
 80071d6:	6023      	str	r3, [r4, #0]
 80071d8:	bd38      	pop	{r3, r4, r5, pc}
 80071da:	bf00      	nop
 80071dc:	20000490 	.word	0x20000490

080071e0 <_getpid_r>:
 80071e0:	f7fa b861 	b.w	80012a6 <_getpid>

080071e4 <_init>:
 80071e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e6:	bf00      	nop
 80071e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ea:	bc08      	pop	{r3}
 80071ec:	469e      	mov	lr, r3
 80071ee:	4770      	bx	lr

080071f0 <_fini>:
 80071f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f2:	bf00      	nop
 80071f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071f6:	bc08      	pop	{r3}
 80071f8:	469e      	mov	lr, r3
 80071fa:	4770      	bx	lr
