{"vcs1":{"timestamp_begin":1769141705.037054311, "rt":2.93, "ut":2.30, "st":0.23}}
{"vcselab":{"timestamp_begin":1769141708.069394611, "rt":0.53, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1769141708.688444821, "rt":0.67, "ut":0.17, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769141704.530655490}
{"VCS_COMP_START_TIME": 1769141704.530655490}
{"VCS_COMP_END_TIME": 1769169661.611577739}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 +v2k +define+RTL"}
{"vcs1": {"peak_mem": 329908}}
{"stitch_vcselab": {"peak_mem": 215120}}
