// Seed: 1820449449
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input supply1 id_2,
    output uwire id_3
);
  wire id_5;
  module_2();
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    output supply0 id_4,
    output uwire id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8,
    input tri0 id_9,
    output tri1 id_10
);
  timeprecision 1ps; module_0(
      id_2, id_2, id_1, id_2
  );
endmodule
module module_2;
  assign id_1 = id_1;
  always repeat ({id_1, id_1}) id_1 <= 1;
  supply0 id_2;
  always @(1'b0 or id_2) begin
    assert (1);
  end
  wire id_3;
  always @(posedge 1) $display;
endmodule
