Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 30 03:07:32 2023
| Host         : DESKTOP-UERN9I1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (344)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (344)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: G/current_mode_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: G/current_mode_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.633        0.000                      0                   59        0.117        0.000                      0                   59        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.633        0.000                      0                   59        0.117        0.000                      0                   59        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.048ns (18.159%)  route 4.723ns (81.840%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.752    10.858    T1/SR[0]
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    T1/CLK
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.429    14.491    T1/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.048ns (18.159%)  route 4.723ns (81.840%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.752    10.858    T1/SR[0]
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    T1/CLK
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.429    14.491    T1/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.048ns (18.159%)  route 4.723ns (81.840%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.752    10.858    T1/SR[0]
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    T1/CLK
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.429    14.491    T1/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.048ns (18.156%)  route 4.724ns (81.844%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.859    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.048ns (18.156%)  route 4.724ns (81.844%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.859    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.048ns (18.156%)  route 4.724ns (81.844%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.859    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[15]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.048ns (18.156%)  route 4.724ns (81.844%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.859    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.048ns (18.156%)  route 4.724ns (81.844%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.859    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[17]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.048ns (18.156%)  route 4.724ns (81.844%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.859    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.048ns (18.156%)  route 4.724ns (81.844%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/CLK
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.873     6.417    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     6.948    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.505    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.179    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.303 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.011    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.107 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.859    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[19]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  T1/state0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.936    T1/state0_carry__2_n_8
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  T1/state0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.947    T1/state0_carry__2_n_6
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  T1/state0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.972    T1/state0_carry__2_n_7
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  T1/state0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.972    T1/state0_carry__2_n_5
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  T1/state0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.975    T1/state0_carry__3_n_8
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  T1/state0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.986    T1/state0_carry__3_n_6
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  T1/state0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.011    T1/state0_carry__3_n_7
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  T1/state0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.011    T1/state0_carry__3_n_5
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.960    T1/state0_carry__3_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  T1/state0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.014    T1/state0_carry__4_n_8
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 T1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/CLK
    SLICE_X36Y49         FDRE                                         r  T1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[11]/Q
                         net (fo=2, routed)           0.134     1.722    T1/state_reg_n_1_[11]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.921    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.960    T1/state0_carry__3_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  T1/state0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.025    T1/state0_carry__4_n_6
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/CLK
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   T1/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51   T1/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   T1/state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   T1/state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   T1/state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   T1/state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.306ns  (logic 4.818ns (46.754%)  route 5.488ns (53.246%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.875     1.294    T1/first[2]
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.327     1.621 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.168     2.789    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.360     3.149 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.444     6.594    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    10.306 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.306    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.134ns  (logic 4.844ns (47.796%)  route 5.290ns (52.204%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.875     1.294    T1/first[2]
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.327     1.621 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.166     2.787    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.360     3.147 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.250     6.396    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.134 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.134    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.115ns  (logic 4.457ns (44.063%)  route 5.658ns (55.937%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  T1/second_reg[0]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  T1/second_reg[0]/Q
                         net (fo=12, routed)          1.215     1.671    T1/second[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124     1.795 f  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.039     2.834    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.154     2.988 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.404     6.392    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    10.115 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.115    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.871ns  (logic 4.607ns (46.674%)  route 5.264ns (53.326%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.875     1.294    T1/first[2]
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.327     1.621 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.168     2.789    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.332     3.121 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.220     6.342    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.871 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.871    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.853ns  (logic 4.609ns (46.783%)  route 5.243ns (53.217%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.875     1.294    T1/first[2]
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.327     1.621 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.742     2.363    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.332     2.695 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.627     6.321    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.853 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.853    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.852ns  (logic 4.589ns (46.577%)  route 5.263ns (53.423%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  T1/first_reg[2]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/first_reg[2]/Q
                         net (fo=9, routed)           0.875     1.294    T1/first[2]
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.327     1.621 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.166     2.787    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.332     3.119 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.222     6.341    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.852 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.852    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.744ns  (logic 4.239ns (43.505%)  route 5.505ns (56.495%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  T1/second_reg[0]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  T1/second_reg[0]/Q
                         net (fo=12, routed)          1.215     1.671    T1/second[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124     1.795 r  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.039     2.834    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.958 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.251     6.209    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.744 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.744    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 le/led_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 4.133ns (49.213%)  route 4.265ns (50.787%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          LDCE                         0.000     0.000 r  le/led_reg[10]/G
    SLICE_X2Y17          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  le/led_reg[10]/Q
                         net (fo=5, routed)           4.265     4.890    led_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.399 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.399    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 le/led_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 4.150ns (50.178%)  route 4.121ns (49.822%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          LDCE                         0.000     0.000 r  le/led_reg[10]/G
    SLICE_X2Y17          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  le/led_reg[10]/Q
                         net (fo=5, routed)           4.121     4.746    led_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.271 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.271    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 le/led_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.089ns (60.508%)  route 2.669ns (39.492%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  le/led_reg[5]/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  le/led_reg[5]/Q
                         net (fo=5, routed)           2.669     3.228    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.757 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.757    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G/current_mode_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            G/current_mode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.342%)  route 0.167ns (38.658%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          LDCE                         0.000     0.000 r  G/current_mode_reg[0]/G
    SLICE_X1Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  G/current_mode_reg[0]/Q
                         net (fo=5, routed)           0.167     0.387    G/current_mode__0[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.432 r  G/current_mode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    G/current_mode_reg[0]_i_1_n_1
    SLICE_X1Y17          LDCE                                         r  G/current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G/current_mode_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            G/current_mode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.269ns (60.157%)  route 0.178ns (39.843%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          LDCE                         0.000     0.000 r  G/current_mode_reg[1]/G
    SLICE_X1Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  G/current_mode_reg[1]/Q
                         net (fo=6, routed)           0.178     0.398    G/Q[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.049     0.447 r  G//i_/O
                         net (fo=1, routed)           0.000     0.447    G//i__n_1
    SLICE_X1Y17          LDCE                                         r  G/current_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G/current_mode_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            le/led_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.220ns (47.491%)  route 0.243ns (52.509%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          LDCE                         0.000     0.000 r  G/current_mode_reg[1]/G
    SLICE_X1Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  G/current_mode_reg[1]/Q
                         net (fo=6, routed)           0.243     0.463    le/D[1]
    SLICE_X2Y17          LDCE                                         r  le/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.231ns (41.517%)  route 0.325ns (58.483%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  T1/first_reg[3]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/first_reg[3]/Q
                         net (fo=9, routed)           0.164     0.305    T1/tffU/first_reg[2]_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  T1/tffU/first[1]_i_3/O
                         net (fo=3, routed)           0.162     0.511    T1/tffD/first_reg[1]_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.556 r  T1/tffD/first[1]_i_1/O
                         net (fo=1, routed)           0.000     0.556    T1/first_0[1]
    SLICE_X38Y50         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.231ns (40.601%)  route 0.338ns (59.399%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE                         0.000     0.000 r  T1/third_reg[0]/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[0]/Q
                         net (fo=11, routed)          0.200     0.341    T1/tffU/Q[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.386 r  T1/tffU/first[3]_i_3/O
                         net (fo=7, routed)           0.138     0.524    T1/tffU/first[3]_i_3_n_1
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.045     0.569 r  T1/tffU/first[3]_i_1/O
                         net (fo=1, routed)           0.000     0.569    T1/first_0[3]
    SLICE_X41Y49         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.254ns (44.489%)  route 0.317ns (55.511%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/first_reg[0]/Q
                         net (fo=13, routed)          0.173     0.337    T1/tffD/Q[0]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.045     0.382 r  T1/tffD/first[0]_i_2/O
                         net (fo=1, routed)           0.143     0.526    T1/tffU/first_reg[0]
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.571 r  T1/tffU/first[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    T1/first_0[0]
    SLICE_X38Y48         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.231ns (37.339%)  route 0.388ns (62.661%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  T1/second_reg[1]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/second_reg[1]/Q
                         net (fo=12, routed)          0.306     0.447    T1/tffD/second[3]_i_3[1]
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.492 f  T1/tffD/second[1]_i_4/O
                         net (fo=4, routed)           0.081     0.574    T1/tffU/second_reg[0]_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.619 r  T1/tffU/second[0]_i_1/O
                         net (fo=1, routed)           0.000     0.619    T1/second__0[0]
    SLICE_X40Y50         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.231ns (36.537%)  route 0.401ns (63.463%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=10, routed)          0.216     0.357    T1/tffU/Q[1]
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.402 r  T1/tffU/first[3]_i_2/O
                         net (fo=7, routed)           0.185     0.587    T1/tffU/first[3]_i_2_n_1
    SLICE_X39Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.632 r  T1/tffU/third[0]_i_1/O
                         net (fo=1, routed)           0.000     0.632    T1/third[0]
    SLICE_X39Y48         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.231ns (36.480%)  route 0.402ns (63.520%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=10, routed)          0.216     0.357    T1/tffU/Q[1]
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.402 f  T1/tffU/first[3]_i_2/O
                         net (fo=7, routed)           0.186     0.588    T1/tffU/first[3]_i_2_n_1
    SLICE_X39Y48         LUT4 (Prop_lut4_I3_O)        0.045     0.633 r  T1/tffU/third[3]_i_1/O
                         net (fo=1, routed)           0.000     0.633    T1/third[3]
    SLICE_X39Y48         FDRE                                         r  T1/third_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.234ns (36.837%)  route 0.401ns (63.163%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[1]/Q
                         net (fo=10, routed)          0.216     0.357    T1/tffU/Q[1]
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.402 r  T1/tffU/first[3]_i_2/O
                         net (fo=7, routed)           0.185     0.587    T1/tffU/first[3]_i_2_n_1
    SLICE_X39Y48         LUT4 (Prop_lut4_I3_O)        0.048     0.635 r  T1/tffU/third[2]_i_1/O
                         net (fo=1, routed)           0.000     0.635    T1/third[2]
    SLICE_X39Y48         FDRE                                         r  T1/third_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.294ns  (logic 4.680ns (45.467%)  route 5.614ns (54.533%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.001     6.532    T1/state_reg_n_1_[16]
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.152     6.684 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.168     7.852    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.360     8.212 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.444    11.656    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    15.369 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.369    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.201ns  (logic 4.457ns (43.693%)  route 5.744ns (56.307%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.301     6.831    T1/state_reg_n_1_[16]
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.955 f  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.039     7.995    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.154     8.149 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.404    11.553    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    15.275 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.275    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 4.706ns (46.489%)  route 5.416ns (53.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.001     6.532    T1/state_reg_n_1_[16]
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.152     6.684 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.166     7.850    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.360     8.210 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.250    11.459    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    15.197 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.197    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.013ns  (logic 4.463ns (44.578%)  route 5.549ns (55.422%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.233     6.764    T1/state_reg_n_1_[15]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.150     6.914 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.690     7.603    T1/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.326     7.929 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.627    11.556    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.087 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.087    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.859ns  (logic 4.469ns (45.331%)  route 5.390ns (54.669%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.001     6.532    T1/state_reg_n_1_[16]
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.152     6.684 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.168     7.852    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.332     8.184 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.220    11.405    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.934 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.934    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.840ns  (logic 4.451ns (45.231%)  route 5.389ns (54.769%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.001     6.532    T1/state_reg_n_1_[16]
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.152     6.684 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.166     7.850    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.332     8.182 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.222    11.404    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.915 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.915    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.830ns  (logic 4.239ns (43.125%)  route 5.591ns (56.875%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.301     6.831    T1/state_reg_n_1_[16]
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.124     6.955 r  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.039     7.995    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.124     8.119 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.251    11.370    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.905 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.905    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.618ns  (logic 4.313ns (50.046%)  route 4.305ns (49.954%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          1.301     6.831    T1/state_reg_n_1_[16]
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.152     6.983 r  T1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.004     9.988    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.693 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.693    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 4.079ns (48.662%)  route 4.303ns (51.338%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.300     6.831    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.955 r  T1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.003     9.958    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.457 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.457    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 4.090ns (48.911%)  route 4.272ns (51.089%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/CLK
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.233     6.764    T1/state_reg_n_1_[15]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.888 r  T1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.040     9.927    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.438 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.438    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/tffC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.304%)  route 0.207ns (52.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffC/CLK
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffC/Q_reg/Q
                         net (fo=5, routed)           0.207     1.795    T1/tffU/first_reg[0]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  T1/tffU/first[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    T1/first_0[0]
    SLICE_X38Y48         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.186ns (33.934%)  route 0.362ns (66.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffC/CLK
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffC/Q_reg/Q
                         net (fo=5, routed)           0.362     1.950    T1/tffD/first_reg[1]_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.995 r  T1/tffD/first[1]_i_1/O
                         net (fo=1, routed)           0.000     1.995    T1/first_0[1]
    SLICE_X38Y50         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.254ns (40.043%)  route 0.380ns (59.957%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffU/CLK
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.242     1.853    T1/tffU/Q_reg_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.898 r  T1/tffU/first[3]_i_3/O
                         net (fo=7, routed)           0.138     2.036    T1/tffU/first[3]_i_3_n_1
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.081 r  T1/tffU/first[3]_i_1/O
                         net (fo=1, routed)           0.000     2.081    T1/first_0[3]
    SLICE_X41Y49         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.254ns (35.665%)  route 0.458ns (64.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffU/CLK
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.377     1.988    T1/tffD/first_reg[1]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.033 f  T1/tffD/second[1]_i_4/O
                         net (fo=4, routed)           0.081     2.114    T1/tffU/second_reg[0]_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.159 r  T1/tffU/second[0]_i_1/O
                         net (fo=1, routed)           0.000     2.159    T1/second__0[0]
    SLICE_X40Y50         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffD/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.254ns (34.247%)  route 0.488ns (65.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffD/CLK
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffD/Q_reg/Q
                         net (fo=11, routed)          0.280     1.891    T1/tffU/second_reg[0]_3
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.936 r  T1/tffU/second[3]_i_2/O
                         net (fo=5, routed)           0.208     2.144    T1/tffU/second[3]_i_2_n_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  T1/tffU/second[3]_i_1/O
                         net (fo=1, routed)           0.000     2.189    T1/second__0[3]
    SLICE_X40Y49         FDRE                                         r  T1/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.254ns (33.795%)  route 0.498ns (66.205%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffU/CLK
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.242     1.853    T1/tffU/Q_reg_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.898 r  T1/tffU/first[3]_i_3/O
                         net (fo=7, routed)           0.255     2.154    T1/tffU/first[3]_i_3_n_1
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.199 r  T1/tffU/third[3]_i_1/O
                         net (fo=1, routed)           0.000     2.199    T1/third[3]
    SLICE_X39Y48         FDRE                                         r  T1/third_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.357ns (46.196%)  route 0.416ns (53.804%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffU/CLK
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.269     1.880    T1/tffU/Q_reg_0
    SLICE_X39Y49         MUXF7 (Prop_muxf7_S_O)       0.085     1.965 r  T1/tffU/first_reg[3]_i_4/O
                         net (fo=7, routed)           0.146     2.112    T1/tffU/first_reg[3]_i_4_n_1
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.108     2.220 r  T1/tffU/third[1]_i_1/O
                         net (fo=1, routed)           0.000     2.220    T1/third[1]
    SLICE_X41Y48         FDRE                                         r  T1/third_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.254ns (32.601%)  route 0.525ns (67.399%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffU/CLK
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.334     1.945    T1/tffU/Q_reg_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.990 r  T1/tffU/second[3]_i_3/O
                         net (fo=3, routed)           0.191     2.181    T1/tffU/second[3]_i_3_n_1
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.226 r  T1/tffU/second[2]_i_1/O
                         net (fo=1, routed)           0.000     2.226    T1/second__0[2]
    SLICE_X40Y50         FDRE                                         r  T1/second_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.299ns (37.877%)  route 0.490ns (62.123%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffU/CLK
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.243     1.854    T1/tffU/Q_reg_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  T1/tffU/first[3]_i_8/O
                         net (fo=2, routed)           0.062     1.961    T1/tffU/first[3]_i_8_n_1
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.006 r  T1/tffU/first[3]_i_2/O
                         net (fo=7, routed)           0.185     2.192    T1/tffU/first[3]_i_2_n_1
    SLICE_X39Y48         LUT5 (Prop_lut5_I1_O)        0.045     2.237 r  T1/tffU/third[0]_i_1/O
                         net (fo=1, routed)           0.000     2.237    T1/third[0]
    SLICE_X39Y48         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.302ns (38.112%)  route 0.490ns (61.888%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffU/CLK
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffU/Q_reg/Q
                         net (fo=24, routed)          0.243     1.854    T1/tffU/Q_reg_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  T1/tffU/first[3]_i_8/O
                         net (fo=2, routed)           0.062     1.961    T1/tffU/first[3]_i_8_n_1
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.006 r  T1/tffU/first[3]_i_2/O
                         net (fo=7, routed)           0.185     2.192    T1/tffU/first[3]_i_2_n_1
    SLICE_X39Y48         LUT4 (Prop_lut4_I3_O)        0.048     2.240 r  T1/tffU/third[2]_i_1/O
                         net (fo=1, routed)           0.000     2.240    T1/third[2]
    SLICE_X39Y48         FDRE                                         r  T1/third_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffU/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 1.578ns (31.323%)  route 3.459ns (68.677%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.946     4.400    T1/tffU/btnU_IBUF
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.524 r  T1/tffU/Q_i_1__0/O
                         net (fo=1, routed)           0.513     5.037    T1/tffU/Q_i_1__0_n_1
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448     4.789    T1/tffU/CLK
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffD/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.935ns  (logic 1.602ns (32.474%)  route 3.332ns (67.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.332     4.785    T1/tffD/btnD_IBUF
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.150     4.935 r  T1/tffD/Q_i_1__1/O
                         net (fo=1, routed)           0.000     4.935    T1/tffD/Q_i_1__1_n_1
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446     4.787    T1/tffD/CLK
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffC/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.565ns (33.719%)  route 3.077ns (66.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.518    T1/tffC/btnC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.642 r  T1/tffC/Q_i_1/O
                         net (fo=1, routed)           0.000     4.642    T1/tffC/Q_i_1_n_1
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446     4.787    T1/tffC/CLK
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffC/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.255ns (16.301%)  route 1.307ns (83.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.307     1.516    T1/tffC/btnC_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.561 r  T1/tffC/Q_i_1/O
                         net (fo=1, routed)           0.000     1.561    T1/tffC/Q_i_1_n_1
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    T1/tffC/CLK
    SLICE_X37Y48         FDRE                                         r  T1/tffC/Q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffD/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.265ns (15.330%)  route 1.461ns (84.670%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.461     1.682    T1/tffD/btnD_IBUF
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.044     1.726 r  T1/tffD/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.726    T1/tffD/Q_i_1__1_n_1
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    T1/tffD/CLK
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffU/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.267ns (15.110%)  route 1.499ns (84.890%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.338     1.560    T1/tffU/btnU_IBUF
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.605 r  T1/tffU/Q_i_1__0/O
                         net (fo=1, routed)           0.161     1.766    T1/tffU/Q_i_1__0_n_1
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.961    T1/tffU/CLK
    SLICE_X42Y49         FDRE                                         r  T1/tffU/Q_reg/C





