<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Contiki 3.x: cpu/arm/k60/include/MK60D10.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_83b13d63f2ec0f998de1624b1d15afa3.html">arm</a></li><li class="navelem"><a class="el" href="dir_c9aafbbb9d0fd4ec63fd4543108fb93c.html">k60</a></li><li class="navelem"><a class="el" href="dir_8058bef45d6001c5f50a681924080deb.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK60D10.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a01256.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MK60DN512VLL10</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MK60DX256VLL10</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MK60DN256VLL10</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          MK60DN512VLQ10</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**                          MK60DN256VLQ10</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**                          MK60DX256VLQ10</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          MK60DN512VMC10</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          MK60DN256VMC10</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          MK60DX256VMC10</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**                          MK60DN512VMD10</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**                          MK60DX256VMD10</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**                          MK60DN256VMD10</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     Compilers:           ARM Compiler</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**                          GNU C Compiler</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Reference manual:    K60P144M100SF2V2RM Rev. 2, Jun 2012</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     Version:             rev. 1.3, 2012-10-29</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     Abstract:</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for MK60D10</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     Copyright: 1997 - 2012 Freescale, Inc. All Rights Reserved.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     Revisions:</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     - rev. 1.0 (2012-01-03)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**         Initial version</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     - rev. 1.1 (2012-04-13)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**         Added new #define symbol MCU_MEM_MAP_VERSION_MINOR.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         Added new #define symbols &lt;peripheralType&gt;_BASE_PTRS.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     - rev. 1.2 (2012-07-09)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**         UART0 - Fixed register definition - CEA709.1-B (LON) registers added.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     - rev. 1.3 (2012-10-29)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**         Registers updated according to the new reference manual revision - Rev. 2, Jun 2012</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * @file MK60D10.h</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * @version 1.3</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * @date 2012-10-29</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * @brief CMSIS Peripheral Access Layer for MK60D10</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * CMSIS Peripheral Access Layer for MK60D10</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#if !defined(MK60D10_H_)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a01256.html#a30223b25629a08bfabc84c6e6b8fb0e2">   56</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MK60D10_H_                               </span><span class="comment">/**&lt; Symbol preventing repeated inclusion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/** Memory map major version (memory maps with equal major version number are</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * compatible) */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a01256.html#acb0f54172ffa1052aec8b964bf7642d6">   60</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0100u</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="comment">/** Memory map minor version */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a01256.html#a548743cf2764e560797b15c2a8b82e59">   62</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0003u</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * @brief Macro to access a single bit of a peripheral register (bit band region</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *        0x40000000 to 0x400FFFFF) using the bit-band alias region access.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> * @param Reg Register to access.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * @param Bit Bit number to access.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * @return Value of the targeted bit in the bit band region.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a01256.html#a3d792aab0ec2767cb3b3169128285c62">   71</a></span>&#160;<span class="preprocessor">#define BITBAND_REG(Reg,Bit) (*((uint32_t volatile*)(0x42000000u + (32u*((uint32_t)&amp;(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))))</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * @addtogroup Interrupt_vector_numbers Interrupt vector numbers</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/** Interrupt Number Definitions */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a02330.html#ga666eb0caeb12ec0e281415592ae89083">   83</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="a02330.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">/* Core interrupts */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">   85</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              <span class="comment">/**&lt; Non Maskable Interrupt */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">   86</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              <span class="comment">/**&lt; Cortex-M4 SV Hard Fault Interrupt */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">   87</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>        = -12,              <span class="comment">/**&lt; Cortex-M4 Memory Management Interrupt */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">   88</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                = -11,              <span class="comment">/**&lt; Cortex-M4 Bus Fault Interrupt */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">   89</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>              = -10,              <span class="comment">/**&lt; Cortex-M4 Usage Fault Interrupt */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">   90</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               <span class="comment">/**&lt; Cortex-M4 SV Call Interrupt */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">   91</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>            = -4,               <span class="comment">/**&lt; Cortex-M4 Debug Monitor Interrupt */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">   92</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               <span class="comment">/**&lt; Cortex-M4 Pend SV Interrupt */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">   93</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               <span class="comment">/**&lt; Cortex-M4 System Tick Interrupt */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">   96</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                <span class="comment">/**&lt; DMA Channel 0 Transfer Complete */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">   97</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                <span class="comment">/**&lt; DMA Channel 1 Transfer Complete */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">   98</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                <span class="comment">/**&lt; DMA Channel 2 Transfer Complete */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">   99</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                <span class="comment">/**&lt; DMA Channel 3 Transfer Complete */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">  100</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                    = 4,                <span class="comment">/**&lt; DMA Channel 4 Transfer Complete */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">  101</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                    = 5,                <span class="comment">/**&lt; DMA Channel 5 Transfer Complete */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">  102</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                    = 6,                <span class="comment">/**&lt; DMA Channel 6 Transfer Complete */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">  103</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                    = 7,                <span class="comment">/**&lt; DMA Channel 7 Transfer Complete */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">  104</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                    = 8,                <span class="comment">/**&lt; DMA Channel 8 Transfer Complete */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">  105</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                    = 9,                <span class="comment">/**&lt; DMA Channel 9 Transfer Complete */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">  106</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                   = 10,               <span class="comment">/**&lt; DMA Channel 10 Transfer Complete */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">  107</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                   = 11,               <span class="comment">/**&lt; DMA Channel 11 Transfer Complete */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">  108</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                   = 12,               <span class="comment">/**&lt; DMA Channel 12 Transfer Complete */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">  109</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                   = 13,               <span class="comment">/**&lt; DMA Channel 13 Transfer Complete */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">  110</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                   = 14,               <span class="comment">/**&lt; DMA Channel 14 Transfer Complete */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">  111</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                   = 15,               <span class="comment">/**&lt; DMA Channel 15 Transfer Complete */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">  112</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 16,               <span class="comment">/**&lt; DMA Error Interrupt */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">  113</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                     = 17,               <span class="comment">/**&lt; Normal Interrupt */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17">  114</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17">FTFL_IRQn</a>                    = 18,               <span class="comment">/**&lt; FTFL Interrupt */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">  115</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a>          = 19,               <span class="comment">/**&lt; Read Collision Interrupt */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">  116</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 20,               <span class="comment">/**&lt; Low Voltage Detect, Low Voltage Warning */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">  117</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a>                     = 21,               <span class="comment">/**&lt; Low Leakage Wakeup */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">  118</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">Watchdog_IRQn</a>                = 22,               <span class="comment">/**&lt; WDOG Interrupt */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">  119</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                     = 23,               <span class="comment">/**&lt; RNGB Interrupt */</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  120</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 24,               <span class="comment">/**&lt; I2C0 interrupt */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  121</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 25,               <span class="comment">/**&lt; I2C1 interrupt */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">  122</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 26,               <span class="comment">/**&lt; SPI0 Interrupt */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  123</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 27,               <span class="comment">/**&lt; SPI1 Interrupt */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  124</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                    = 28,               <span class="comment">/**&lt; SPI2 Interrupt */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">  125</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a> = 29,              <span class="comment">/**&lt; CAN0 OR&#39;d message buffers interrupt */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">  126</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a>            = 30,               <span class="comment">/**&lt; CAN0 bus off interrupt */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">  127</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>              = 31,               <span class="comment">/**&lt; CAN0 error interrupt */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">  128</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a>         = 32,               <span class="comment">/**&lt; CAN0 Tx warning interrupt */</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">  129</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a>         = 33,               <span class="comment">/**&lt; CAN0 Rx warning interrupt */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">  130</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>            = 34,               <span class="comment">/**&lt; CAN0 wake up interrupt */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">  131</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a>                 = 35,               <span class="comment">/**&lt; I2S0 transmit interrupt */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">  132</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a>                 = 36,               <span class="comment">/**&lt; I2S0 receive interrupt */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a06ff001f3e4dd04ffadd900c2a692b3e">  133</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a06ff001f3e4dd04ffadd900c2a692b3e">CAN1_ORed_Message_buffer_IRQn</a> = 37,              <span class="comment">/**&lt; CAN1 OR&#39;d message buffers interrupt */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a1dd25f6000f681ac15549502cd04325d">  134</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a1dd25f6000f681ac15549502cd04325d">CAN1_Bus_Off_IRQn</a>            = 38,               <span class="comment">/**&lt; CAN1 bus off interrupt */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2daf7c78a66e9b3b6a70778de666d85a">  135</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a>              = 39,               <span class="comment">/**&lt; CAN1 error interrupt */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083adc0460504e0350019800eb2c12e501e7">  136</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083adc0460504e0350019800eb2c12e501e7">CAN1_Tx_Warning_IRQn</a>         = 40,               <span class="comment">/**&lt; CAN1 Tx warning interrupt */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a730a33faa372e1c43be1cd1285ed2243">  137</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a730a33faa372e1c43be1cd1285ed2243">CAN1_Rx_Warning_IRQn</a>         = 41,               <span class="comment">/**&lt; CAN1 Rx warning interrupt */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8101fefebcbc028d73d72d171e9e157e">  138</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8101fefebcbc028d73d72d171e9e157e">CAN1_Wake_Up_IRQn</a>            = 42,               <span class="comment">/**&lt; CAN1 wake up interrupt */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a94ae4e7ea024f28d3cc960727cc82d79">  139</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a94ae4e7ea024f28d3cc960727cc82d79">Reserved59_IRQn</a>              = 43,               <span class="comment">/**&lt; Reserved interrupt 59 */</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">  140</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a>               = 44,               <span class="comment">/**&lt; UART0 LON interrupt */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">  141</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>             = 45,               <span class="comment">/**&lt; UART0 Receive/Transmit interrupt */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">  142</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>               = 46,               <span class="comment">/**&lt; UART0 Error interrupt */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">  143</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>             = 47,               <span class="comment">/**&lt; UART1 Receive/Transmit interrupt */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">  144</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>               = 48,               <span class="comment">/**&lt; UART1 Error interrupt */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">  145</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>             = 49,               <span class="comment">/**&lt; UART2 Receive/Transmit interrupt */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">  146</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>               = 50,               <span class="comment">/**&lt; UART2 Error interrupt */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">  147</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>             = 51,               <span class="comment">/**&lt; UART3 Receive/Transmit interrupt */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">  148</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>               = 52,               <span class="comment">/**&lt; UART3 Error interrupt */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">  149</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>             = 53,               <span class="comment">/**&lt; UART4 Receive/Transmit interrupt */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">  150</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a>               = 54,               <span class="comment">/**&lt; UART4 Error interrupt */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">  151</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a>             = 55,               <span class="comment">/**&lt; UART5 Receive/Transmit interrupt */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">  152</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a>               = 56,               <span class="comment">/**&lt; UART5 Error interrupt */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">  153</a></span>&#160;  <a class="code" href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 57,               <span class="comment">/**&lt; ADC0 interrupt */</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">  154</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                    = 58,               <span class="comment">/**&lt; ADC1 interrupt */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">  155</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 59,               <span class="comment">/**&lt; CMP0 interrupt */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">  156</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a>                    = 60,               <span class="comment">/**&lt; CMP1 interrupt */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">  157</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a>                    = 61,               <span class="comment">/**&lt; CMP2 interrupt */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">  158</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a>                    = 62,               <span class="comment">/**&lt; FTM0 fault, overflow and channels interrupt */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">  159</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a>                    = 63,               <span class="comment">/**&lt; FTM1 fault, overflow and channels interrupt */</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">  160</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a>                    = 64,               <span class="comment">/**&lt; FTM2 fault, overflow and channels interrupt */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">  161</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a>                     = 65,               <span class="comment">/**&lt; CMT interrupt */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  162</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 66,               <span class="comment">/**&lt; RTC interrupt */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  163</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 67,               <span class="comment">/**&lt; RTC seconds interrupt */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">  164</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a>                    = 68,               <span class="comment">/**&lt; PIT timer channel 0 interrupt */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">  165</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a>                    = 69,               <span class="comment">/**&lt; PIT timer channel 1 interrupt */</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">  166</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a>                    = 70,               <span class="comment">/**&lt; PIT timer channel 2 interrupt */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">  167</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a>                    = 71,               <span class="comment">/**&lt; PIT timer channel 3 interrupt */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">  168</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 72,               <span class="comment">/**&lt; PDB0 Interrupt */</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">  169</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                    = 73,               <span class="comment">/**&lt; USB0 interrupt */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">  170</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a>                  = 74,               <span class="comment">/**&lt; USBDCD Interrupt */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">  171</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a>         = 75,               <span class="comment">/**&lt; Ethernet MAC IEEE 1588 Timer Interrupt */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">  172</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a>           = 76,               <span class="comment">/**&lt; Ethernet MAC Transmit Interrupt */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">  173</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a>            = 77,               <span class="comment">/**&lt; Ethernet MAC Receive Interrupt */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">  174</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a>              = 78,               <span class="comment">/**&lt; Ethernet MAC Error and miscelaneous Interrupt */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7d7b614fa9feccd74dcf80f812321c1a">  175</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7d7b614fa9feccd74dcf80f812321c1a">Reserved95_IRQn</a>              = 79,               <span class="comment">/**&lt; Reserved interrupt 95 */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">  176</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a>                    = 80,               <span class="comment">/**&lt; SDHC Interrupt */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  177</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 81,               <span class="comment">/**&lt; DAC0 interrupt */</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">  178</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a>                    = 82,               <span class="comment">/**&lt; DAC1 interrupt */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">  179</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a>                    = 83,               <span class="comment">/**&lt; TSI0 Interrupt */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  180</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 84,               <span class="comment">/**&lt; MCG Interrupt */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">  181</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a>                 = 85,               <span class="comment">/**&lt; LPTimer interrupt */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3713e4254e062f1d79ecbbaf55f52b48">  182</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3713e4254e062f1d79ecbbaf55f52b48">Reserved102_IRQn</a>             = 86,               <span class="comment">/**&lt; Reserved interrupt 102 */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  183</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 87,               <span class="comment">/**&lt; Port A interrupt */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">  184</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 88,               <span class="comment">/**&lt; Port B interrupt */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">  185</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                   = 89,               <span class="comment">/**&lt; Port C interrupt */</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">  186</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 90,               <span class="comment">/**&lt; Port D interrupt */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">  187</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                   = 91,               <span class="comment">/**&lt; Port E interrupt */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aca5acd5fae48bb1751cb6dfefa1a1fcc">  188</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aca5acd5fae48bb1751cb6dfefa1a1fcc">Reserved108_IRQn</a>             = 92,               <span class="comment">/**&lt; Reserved interrupt 108 */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a602667b03699a6774047c5e9cdf78121">  189</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a602667b03699a6774047c5e9cdf78121">Reserved109_IRQn</a>             = 93,               <span class="comment">/**&lt; Reserved interrupt 109 */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">  190</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a>                     = 94,               <span class="comment">/**&lt; Software interrupt */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083acdd560a510a484c6e75cd00c90953f12">  191</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083acdd560a510a484c6e75cd00c90953f12">Reserved111_IRQn</a>             = 95,               <span class="comment">/**&lt; Reserved interrupt 111 */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af0ad8a34e265918da2651757e63718cd">  192</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af0ad8a34e265918da2651757e63718cd">Reserved112_IRQn</a>             = 96,               <span class="comment">/**&lt; Reserved interrupt 112 */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac3d994ec9327977d23c0c05be9f42893">  193</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac3d994ec9327977d23c0c05be9f42893">Reserved113_IRQn</a>             = 97,               <span class="comment">/**&lt; Reserved interrupt 113 */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aeda913fb2fd0252e83c8e52aaff14bc7">  194</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aeda913fb2fd0252e83c8e52aaff14bc7">Reserved114_IRQn</a>             = 98,               <span class="comment">/**&lt; Reserved interrupt 114 */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6b12810dc3222be4dff64f4d3caa5389">  195</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6b12810dc3222be4dff64f4d3caa5389">Reserved115_IRQn</a>             = 99,               <span class="comment">/**&lt; Reserved interrupt 115 */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a255d41078d19713f5b6058a6dd2a3fdb">  196</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a255d41078d19713f5b6058a6dd2a3fdb">Reserved116_IRQn</a>             = 100,              <span class="comment">/**&lt; Reserved interrupt 116 */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7c8353b9cee9351903e69db521a1b42c">  197</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7c8353b9cee9351903e69db521a1b42c">Reserved117_IRQn</a>             = 101,              <span class="comment">/**&lt; Reserved interrupt 117 */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afa558c930431d2644b0ccd467f9d65d6">  198</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afa558c930431d2644b0ccd467f9d65d6">Reserved118_IRQn</a>             = 102,              <span class="comment">/**&lt; Reserved interrupt 118 */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3d7cdbe1b265da8e39780b68e5940768">  199</a></span>&#160;  <a class="code" href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3d7cdbe1b265da8e39780b68e5940768">Reserved119_IRQn</a>             = 103               <span class="comment">/**&lt; Reserved interrupt 119 */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;} <a class="code" href="a02312.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group Interrupt_vector_numbers */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">   -- Cortex M4 Core Configuration</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * @addtogroup Cortex_Core_Configuration Cortex M4 Core Configuration</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="a02331.html#ga4127d1b31aaf336fab3d7329d117f448">  216</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span><span class="comment">/**&lt; Defines if an MPU is present or not */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="a02331.html#gae3fe3587d5100c787e02102ce3944460">  217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __NVIC_PRIO_BITS               4         </span><span class="comment">/**&lt; Number of priority bits implemented in the NVIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="a02331.html#gab58771b4ec03f9bdddc84770f7c95c68">  218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __Vendor_SysTickConfig         0         </span><span class="comment">/**&lt; Vendor specific implementation of SysTickConfig is defined */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a01158.html">core_cm4.h</a>&quot;</span>                  <span class="comment">/* Core Peripheral Access Layer */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a01259.html">system_MK60D10.h</a>&quot;</span>            <span class="comment">/* Device specific configuration file */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group Cortex_Core_Configuration */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> * @addtogroup Peripheral_access_layer Device Peripheral Access Layer</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #pragma push</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #pragma anon_unions</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(__CWCC__)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #pragma push</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #pragma cpp_extensions on</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* anonymous unions are enabled by default */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #pragma language=extended</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #error Not supported compiler type</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/** ADC - Register Layout Typedef */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="a00049.html">  266</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="a00049.html#a093e1feaef0edc25a2a6740947bc760c">  267</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2];                            <span class="comment">/**&lt; ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="a00049.html#a440cce9a58e10f21220241a51442b71c">  268</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a440cce9a58e10f21220241a51442b71c">CFG1</a>;                              <span class="comment">/**&lt; ADC Configuration Register 1, offset: 0x8 */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="a00049.html#a089c1cc67b67d8cc7ac213a28d317bf8">  269</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a089c1cc67b67d8cc7ac213a28d317bf8">CFG2</a>;                              <span class="comment">/**&lt; ADC Configuration Register 2, offset: 0xC */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="a00049.html#af7aa0f906f46c2a00a0f1160f738e935">  270</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[2];                              <span class="comment">/**&lt; ADC Data Result Register, array offset: 0x10, array step: 0x4 */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="a00049.html#ac8a4d66d82362aab14f46b3a2947a7b7">  271</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#ac8a4d66d82362aab14f46b3a2947a7b7">CV1</a>;                               <span class="comment">/**&lt; Compare Value Registers, offset: 0x18 */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="a00049.html#aca49bcd5d7bc64184e106decf4e7f750">  272</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#aca49bcd5d7bc64184e106decf4e7f750">CV2</a>;                               <span class="comment">/**&lt; Compare Value Registers, offset: 0x1C */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="a00049.html#a7397e1ccace879809b64c8b689a13418">  273</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a7397e1ccace879809b64c8b689a13418">SC2</a>;                               <span class="comment">/**&lt; Status and Control Register 2, offset: 0x20 */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="a00049.html#af69704301d23c620abacbbdfa7caa05e">  274</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#af69704301d23c620abacbbdfa7caa05e">SC3</a>;                               <span class="comment">/**&lt; Status and Control Register 3, offset: 0x24 */</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="a00049.html#a1081f8facbb93133c09e83ef18b90b10">  275</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a1081f8facbb93133c09e83ef18b90b10">OFS</a>;                               <span class="comment">/**&lt; ADC Offset Correction Register, offset: 0x28 */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="a00049.html#a3c2b3bd7317c8347410247700bff991f">  276</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a3c2b3bd7317c8347410247700bff991f">PG</a>;                                <span class="comment">/**&lt; ADC Plus-Side Gain Register, offset: 0x2C */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="a00049.html#a2487601e623b6a7c31149b068d9aefca">  277</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a2487601e623b6a7c31149b068d9aefca">MG</a>;                                <span class="comment">/**&lt; ADC Minus-Side Gain Register, offset: 0x30 */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="a00049.html#af713fff7638ff0895a2f3096c292380b">  278</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#af713fff7638ff0895a2f3096c292380b">CLPD</a>;                              <span class="comment">/**&lt; ADC Plus-Side General Calibration Value Register, offset: 0x34 */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="a00049.html#a7bac5a0a1385b76292e97a48d04448bb">  279</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a7bac5a0a1385b76292e97a48d04448bb">CLPS</a>;                              <span class="comment">/**&lt; ADC Plus-Side General Calibration Value Register, offset: 0x38 */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="a00049.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">  280</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">CLP4</a>;                              <span class="comment">/**&lt; ADC Plus-Side General Calibration Value Register, offset: 0x3C */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="a00049.html#a1452eb8d202a03a390a021a8ed791698">  281</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a1452eb8d202a03a390a021a8ed791698">CLP3</a>;                              <span class="comment">/**&lt; ADC Plus-Side General Calibration Value Register, offset: 0x40 */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="a00049.html#a57aa0df779b5b476d8b4cd498e11a07d">  282</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a57aa0df779b5b476d8b4cd498e11a07d">CLP2</a>;                              <span class="comment">/**&lt; ADC Plus-Side General Calibration Value Register, offset: 0x44 */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="a00049.html#a4d46f571d82c5c84402ed9df3ebf0f2d">  283</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a4d46f571d82c5c84402ed9df3ebf0f2d">CLP1</a>;                              <span class="comment">/**&lt; ADC Plus-Side General Calibration Value Register, offset: 0x48 */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="a00049.html#a18689175e64a715367784c7c84c0200d">  284</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a18689175e64a715367784c7c84c0200d">CLP0</a>;                              <span class="comment">/**&lt; ADC Plus-Side General Calibration Value Register, offset: 0x4C */</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="a00049.html#a14102008fdbea38d0249b009c4f9a5e4">  285</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a14102008fdbea38d0249b009c4f9a5e4">PGA</a>;                               <span class="comment">/**&lt; ADC PGA Register, offset: 0x50 */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="a00049.html#a7354e8844f8eabbe072fd015e5f321a6">  286</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a7354e8844f8eabbe072fd015e5f321a6">CLMD</a>;                              <span class="comment">/**&lt; ADC Minus-Side General Calibration Value Register, offset: 0x54 */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="a00049.html#aaf8e34a694e7cefc2f3f750ec6947658">  287</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#aaf8e34a694e7cefc2f3f750ec6947658">CLMS</a>;                              <span class="comment">/**&lt; ADC Minus-Side General Calibration Value Register, offset: 0x58 */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="a00049.html#ae5a5b0377261f6593f1ad3f51a4681ad">  288</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#ae5a5b0377261f6593f1ad3f51a4681ad">CLM4</a>;                              <span class="comment">/**&lt; ADC Minus-Side General Calibration Value Register, offset: 0x5C */</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="a00049.html#a8c1d865925f38226c6c93f502abfc32d">  289</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a8c1d865925f38226c6c93f502abfc32d">CLM3</a>;                              <span class="comment">/**&lt; ADC Minus-Side General Calibration Value Register, offset: 0x60 */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="a00049.html#a2c52931453e9fab0bd1fa24a5e771a8c">  290</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a2c52931453e9fab0bd1fa24a5e771a8c">CLM2</a>;                              <span class="comment">/**&lt; ADC Minus-Side General Calibration Value Register, offset: 0x64 */</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="a00049.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">  291</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">CLM1</a>;                              <span class="comment">/**&lt; ADC Minus-Side General Calibration Value Register, offset: 0x68 */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="a00049.html#a8700ba0357efc8ee2066ff4906a196b2">  292</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00049.html#a8700ba0357efc8ee2066ff4906a196b2">CLM0</a>;                              <span class="comment">/**&lt; ADC Minus-Side General Calibration Value Register, offset: 0x6C */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;} <a class="code" href="a00049.html">ADC_Type</a>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">   -- ADC Register Masks</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> * @addtogroup ADC_Register_Masks ADC Register Masks</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="comment">/* CFG1 Bit Fields */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="comment">/* CFG2 Bit Fields */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="comment">/* R Bit Fields */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="comment">/* CV1 Bit Fields */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="comment">/* CV2 Bit Fields */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="comment">/* SC2 Bit Fields */</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="comment">/* SC3 Bit Fields */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="comment">/* OFS Bit Fields */</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="comment">/* PG Bit Fields */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="comment">/* MG Bit Fields */</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLPD Bit Fields */</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLPS Bit Fields */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLP4 Bit Fields */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLP3 Bit Fields */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLP2 Bit Fields */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLP1 Bit Fields */</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLP0 Bit Fields */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="comment">/* PGA Bit Fields */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG_MASK                        0xF0000u</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_PGA_PGAG_SHIFT                       16</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_PGA_PGAG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PGA_PGAG_SHIFT))&amp;ADC_PGA_PGAG_MASK)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_PGA_PGALPb_MASK                      0x100000u</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_PGA_PGALPb_SHIFT                     20</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_PGA_PGAEN_MASK                       0x800000u</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_PGA_PGAEN_SHIFT                      23</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLMD Bit Fields */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLMS Bit Fields */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLM4 Bit Fields */</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLM3 Bit Fields */</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLM2 Bit Fields */</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLM1 Bit Fields */</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLM0 Bit Fields */</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group ADC_Register_Masks */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/** Peripheral ADC0 base address */</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="a02333.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  462</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral ADC0 base pointer */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="a02333.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  464</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral ADC1 base address */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="a02333.html#ga695c9a2f892363a1c942405c8d351b91">  466</a></span>&#160;<span class="preprocessor">#define ADC1_BASE                                (0x400BB000u)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral ADC1 base pointer */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="a02333.html#ga90d2d5c526ce5c0a551f533eccbee71a">  468</a></span>&#160;<span class="preprocessor">#define ADC1                                     ((ADC_Type *)ADC1_BASE)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of ADC peripheral base pointers */</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="a02333.html#gae0bfd3c32654e1c2ef2188474f7d7d07">  470</a></span>&#160;<span class="preprocessor">#define ADC_BASES                                { ADC0, ADC1 }</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">   -- AIPS Peripheral Access Layer</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * @addtogroup AIPS_Peripheral_Access_Layer AIPS Peripheral Access Layer</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/** AIPS - Register Layout Typedef */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="a00071.html">  487</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="a00071.html#ae9d17ee3a5debdbbdd6f8e6f90eb6466">  488</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#ae9d17ee3a5debdbbdd6f8e6f90eb6466">MPRA</a>;                              <span class="comment">/**&lt; Master Privilege Register A, offset: 0x0 */</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;       uint8_t RESERVED_0[28];</div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="a00071.html#a2c39e8dbbb58b9ad0caa11934c0c9fa2">  490</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a2c39e8dbbb58b9ad0caa11934c0c9fa2">PACRA</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x20 */</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="a00071.html#a09845073faa73e743dcb3a4f47a51b19">  491</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a09845073faa73e743dcb3a4f47a51b19">PACRB</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x24 */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="a00071.html#a0df98dbca629285b81f2665f24de313c">  492</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a0df98dbca629285b81f2665f24de313c">PACRC</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x28 */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="a00071.html#aace64c8c28f2e8b815bdc2db2d004799">  493</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#aace64c8c28f2e8b815bdc2db2d004799">PACRD</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x2C */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;       uint8_t RESERVED_1[16];</div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="a00071.html#a6203ae75850730edcf4ce96ba5d97672">  495</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a6203ae75850730edcf4ce96ba5d97672">PACRE</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x40 */</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="a00071.html#aafe60ca170ac633afa017287e6009d1d">  496</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#aafe60ca170ac633afa017287e6009d1d">PACRF</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x44 */</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="a00071.html#a06a568198bd9ec01495df5d5a9ecc2c5">  497</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a06a568198bd9ec01495df5d5a9ecc2c5">PACRG</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x48 */</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="a00071.html#a932a66c872893772bf884aece2867126">  498</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a932a66c872893772bf884aece2867126">PACRH</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x4C */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="a00071.html#a09b41fa8373356bab7e32e66d9772e3d">  499</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a09b41fa8373356bab7e32e66d9772e3d">PACRI</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x50 */</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="a00071.html#a177b71722ac449eb724387d15e9c9536">  500</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a177b71722ac449eb724387d15e9c9536">PACRJ</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x54 */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="a00071.html#a32a3be6292304835d8ebc3a74909f275">  501</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a32a3be6292304835d8ebc3a74909f275">PACRK</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x58 */</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="a00071.html#ab37888e4e8a9b76c34a8e6dbfef2d89f">  502</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#ab37888e4e8a9b76c34a8e6dbfef2d89f">PACRL</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x5C */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="a00071.html#ae4e1fbc91c664da96edc30629678e262">  503</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#ae4e1fbc91c664da96edc30629678e262">PACRM</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x60 */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="a00071.html#a8f4630b83e550df92ac62bec4afd02c3">  504</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a8f4630b83e550df92ac62bec4afd02c3">PACRN</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x64 */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="a00071.html#a9f991cdcc91884075eec4a214e4d3207">  505</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#a9f991cdcc91884075eec4a214e4d3207">PACRO</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x68 */</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="a00071.html#aa1979343c5ff683d3cae246129c8eb56">  506</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00071.html#aa1979343c5ff683d3cae246129c8eb56">PACRP</a>;                             <span class="comment">/**&lt; Peripheral Access Control Register, offset: 0x6C */</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;} <a class="code" href="a00071.html">AIPS_Type</a>;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> * @addtogroup AIPS_Register_Masks AIPS Register Masks</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* MPRA Bit Fields */</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_MASK                      0x100u</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL5_SHIFT                     8</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW5_MASK                      0x200u</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW5_SHIFT                     9</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR5_MASK                      0x400u</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR5_SHIFT                     10</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL4_SHIFT                     12</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW4_SHIFT                     13</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR4_SHIFT                     14</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL3_SHIFT                     16</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW3_SHIFT                     17</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR3_SHIFT                     18</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     20</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     21</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     22</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     24</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     25</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     26</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     28</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     29</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     30</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRA Bit Fields */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRA_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRB Bit Fields */</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRB_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRC Bit Fields */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRC_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRD Bit Fields */</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRD_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRE Bit Fields */</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRE_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRF Bit Fields */</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRF_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRG Bit Fields */</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRG_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRH Bit Fields */</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRH_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRI Bit Fields */</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRI_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRJ Bit Fields */</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRJ_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRK Bit Fields */</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRK_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRL Bit Fields */</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRL_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRM Bit Fields */</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRM_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRN Bit Fields */</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRN_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRO Bit Fields */</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRO_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor"></span><span class="comment">/* PACRP Bit Fields */</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AIPS_PACRP_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group AIPS_Register_Masks */</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">/** Peripheral AIPS0 base address */</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="a02335.html#ga0162f7b0dfde801ad0aec6b77bf9d568"> 1347</a></span>&#160;<span class="preprocessor">#define AIPS0_BASE                               (0x40000000u)</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral AIPS0 base pointer */</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="a02335.html#gadd0f01794c41f63593cc12e3e6005a95"> 1349</a></span>&#160;<span class="preprocessor">#define AIPS0                                    ((AIPS_Type *)AIPS0_BASE)</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral AIPS1 base address */</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="a02335.html#gaffd389fb1382348a01812983d3f719eb"> 1351</a></span>&#160;<span class="preprocessor">#define AIPS1_BASE                               (0x40080000u)</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral AIPS1 base pointer */</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="a02335.html#gaf3762b87e8cec88184bb576217fbcee8"> 1353</a></span>&#160;<span class="preprocessor">#define AIPS1                                    ((AIPS_Type *)AIPS1_BASE)</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of AIPS peripheral base pointers */</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="a02335.html#ga9649eb4cdd717b712c299e178d54cfd6"> 1355</a></span>&#160;<span class="preprocessor">#define AIPS_BASES                               { AIPS0, AIPS1 }</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group AIPS_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">   -- AXBS Peripheral Access Layer</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment"> * @addtogroup AXBS_Peripheral_Access_Layer AXBS Peripheral Access Layer</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">/** AXBS - Register Layout Typedef */</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="a00075.html"> 1372</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x100 */</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="a00075.html#a5fcaf70cb286f5b3bb78e2ba616586c1"> 1374</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00075.html#a5fcaf70cb286f5b3bb78e2ba616586c1">PRS</a>;                               <span class="comment">/**&lt; Priority Registers Slave, array offset: 0x0, array step: 0x100 */</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;         uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="a00075.html#a903f1ae9006bf6e28d76a210abcb5453"> 1376</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00075.html#a903f1ae9006bf6e28d76a210abcb5453">CRS</a>;                               <span class="comment">/**&lt; Control Register, array offset: 0x10, array step: 0x100 */</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;         uint8_t RESERVED_1[236];</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  } SLAVE[5];</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;       uint8_t RESERVED_0[768];</div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="a00075.html#a643715e4038413e9612431b95ddadd9a"> 1380</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00075.html#a643715e4038413e9612431b95ddadd9a">MGPCR0</a>;                            <span class="comment">/**&lt; Master General Purpose Control Register, offset: 0x800 */</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;       uint8_t RESERVED_1[252];</div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="a00075.html#afe183bfafdb2d0413e52e10d870f7024"> 1382</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00075.html#afe183bfafdb2d0413e52e10d870f7024">MGPCR1</a>;                            <span class="comment">/**&lt; Master General Purpose Control Register, offset: 0x900 */</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;       uint8_t RESERVED_2[252];</div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="a00075.html#aade04fd9f32d87eceee3597d50420f04"> 1384</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00075.html#aade04fd9f32d87eceee3597d50420f04">MGPCR2</a>;                            <span class="comment">/**&lt; Master General Purpose Control Register, offset: 0xA00 */</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;       uint8_t RESERVED_3[252];</div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="a00075.html#ae9e660e16d928563b9b2e58f46983504"> 1386</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00075.html#ae9e660e16d928563b9b2e58f46983504">MGPCR3</a>;                            <span class="comment">/**&lt; Master General Purpose Control Register, offset: 0xB00 */</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;       uint8_t RESERVED_4[252];</div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="a00075.html#aaa542cd213d68e28cb53b109ad72d3f8"> 1388</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00075.html#aaa542cd213d68e28cb53b109ad72d3f8">MGPCR4</a>;                            <span class="comment">/**&lt; Master General Purpose Control Register, offset: 0xC00 */</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;       uint8_t RESERVED_5[252];</div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="a00075.html#a2b43d3f715876c1d8a5297f9f401df13"> 1390</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00075.html#a2b43d3f715876c1d8a5297f9f401df13">MGPCR5</a>;                            <span class="comment">/**&lt; Master General Purpose Control Register, offset: 0xD00 */</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;} <a class="code" href="a00075.html">AXBS_Type</a>;</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">   -- AXBS Register Masks</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment"> * @addtogroup AXBS_Register_Masks AXBS Register Masks</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">/* PRS Bit Fields */</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_MASK                         0x7u</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M0_SHIFT                        0</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M0_SHIFT))&amp;AXBS_PRS_M0_MASK)</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M1_MASK                         0x70u</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M1_SHIFT                        4</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M1_SHIFT))&amp;AXBS_PRS_M1_MASK)</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M2_MASK                         0x700u</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M2_SHIFT                        8</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M2_SHIFT))&amp;AXBS_PRS_M2_MASK)</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M3_MASK                         0x7000u</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M3_SHIFT                        12</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M3_SHIFT))&amp;AXBS_PRS_M3_MASK)</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M4_MASK                         0x70000u</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M4_SHIFT                        16</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M4_SHIFT))&amp;AXBS_PRS_M4_MASK)</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M5_MASK                         0x700000u</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M5_SHIFT                        20</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_PRS_M5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M5_SHIFT))&amp;AXBS_PRS_M5_MASK)</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor"></span><span class="comment">/* CRS Bit Fields */</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_MASK                       0x7u</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_PARK_SHIFT                      0</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_PARK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PARK_SHIFT))&amp;AXBS_CRS_PARK_MASK)</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_PCTL_MASK                       0x30u</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_PCTL_SHIFT                      4</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_PCTL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PCTL_SHIFT))&amp;AXBS_CRS_PCTL_MASK)</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_ARB_MASK                        0x300u</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_ARB_SHIFT                       8</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_ARB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_ARB_SHIFT))&amp;AXBS_CRS_ARB_MASK)</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_HLP_MASK                        0x40000000u</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_HLP_SHIFT                       30</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_RO_MASK                         0x80000000u</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_CRS_RO_SHIFT                        31</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor"></span><span class="comment">/* MGPCR0 Bit Fields */</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR0_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR0_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR0_AULB_SHIFT))&amp;AXBS_MGPCR0_AULB_MASK)</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span><span class="comment">/* MGPCR1 Bit Fields */</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR1_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR1_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR1_AULB_SHIFT))&amp;AXBS_MGPCR1_AULB_MASK)</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span><span class="comment">/* MGPCR2 Bit Fields */</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR2_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR2_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR2_AULB_SHIFT))&amp;AXBS_MGPCR2_AULB_MASK)</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor"></span><span class="comment">/* MGPCR3 Bit Fields */</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR3_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR3_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR3_AULB_SHIFT))&amp;AXBS_MGPCR3_AULB_MASK)</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor"></span><span class="comment">/* MGPCR4 Bit Fields */</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR4_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR4_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR4_AULB_SHIFT))&amp;AXBS_MGPCR4_AULB_MASK)</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor"></span><span class="comment">/* MGPCR5 Bit Fields */</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR5_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AXBS_MGPCR5_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR5_AULB_SHIFT))&amp;AXBS_MGPCR5_AULB_MASK)</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group AXBS_Register_Masks */</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;</div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">/* AXBS - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/** Peripheral AXBS base address */</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="a02337.html#ga99fb6b20345e6deac58c537b7c30680b"> 1467</a></span>&#160;<span class="preprocessor">#define AXBS_BASE                                (0x40004000u)</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral AXBS base pointer */</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="a02337.html#gaa1f873165d665725d94cd2615e37daf5"> 1469</a></span>&#160;<span class="preprocessor">#define AXBS                                     ((AXBS_Type *)AXBS_BASE)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of AXBS peripheral base pointers */</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="a02337.html#gaf9f89c798504bed845f22037717ff88c"> 1471</a></span>&#160;<span class="preprocessor">#define AXBS_BASES                               { AXBS }</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group AXBS_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">   -- CAN Peripheral Access Layer</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment"> * @addtogroup CAN_Peripheral_Access_Layer CAN Peripheral Access Layer</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">/** CAN - Register Layout Typedef */</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="a00080.html"> 1488</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="a00080.html#ad73bb76d98c915b02cad2772fa4f2411"> 1489</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#ad73bb76d98c915b02cad2772fa4f2411">MCR</a>;                               <span class="comment">/**&lt; Module Configuration Register, offset: 0x0 */</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="a00080.html#a7ae40587a0ab05c822ca101757875904"> 1490</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a7ae40587a0ab05c822ca101757875904">CTRL1</a>;                             <span class="comment">/**&lt; Control 1 register, offset: 0x4 */</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="a00080.html#afa5910590a69d21acc036991b3339982"> 1491</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#afa5910590a69d21acc036991b3339982">TIMER</a>;                             <span class="comment">/**&lt; Free Running Timer, offset: 0x8 */</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="a00080.html#a0bd83d586aff02537abbe1a3680d960f"> 1493</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a0bd83d586aff02537abbe1a3680d960f">RXMGMASK</a>;                          <span class="comment">/**&lt; Rx Mailboxes Global Mask Register, offset: 0x10 */</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="a00080.html#a3d48b30abe2b822887ce75dc3668ff6f"> 1494</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a3d48b30abe2b822887ce75dc3668ff6f">RX14MASK</a>;                          <span class="comment">/**&lt; Rx 14 Mask register, offset: 0x14 */</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="a00080.html#a0dbf70b6381b014cd0ee53d573ba13c7"> 1495</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a0dbf70b6381b014cd0ee53d573ba13c7">RX15MASK</a>;                          <span class="comment">/**&lt; Rx 15 Mask register, offset: 0x18 */</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="a00080.html#a561aab7ad4e38ae9ba75477bfbd74c63"> 1496</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a561aab7ad4e38ae9ba75477bfbd74c63">ECR</a>;                               <span class="comment">/**&lt; Error Counter, offset: 0x1C */</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="a00080.html#a9dfb3d60755ae52396ecafaf50ab3424"> 1497</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a9dfb3d60755ae52396ecafaf50ab3424">ESR1</a>;                              <span class="comment">/**&lt; Error and Status 1 register, offset: 0x20 */</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="a00080.html#ab0b36ce2b449df3402efa1e351b1f71e"> 1499</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#ab0b36ce2b449df3402efa1e351b1f71e">IMASK1</a>;                            <span class="comment">/**&lt; Interrupt Masks 1 register, offset: 0x28 */</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="a00080.html#a53fce5d2964d6d4f2803ec56fd4391c1"> 1501</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a53fce5d2964d6d4f2803ec56fd4391c1">IFLAG1</a>;                            <span class="comment">/**&lt; Interrupt Flags 1 register, offset: 0x30 */</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="a00080.html#a7f5247786c36d727864defd36b8e1056"> 1502</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a7f5247786c36d727864defd36b8e1056">CTRL2</a>;                             <span class="comment">/**&lt; Control 2 register, offset: 0x34 */</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="a00080.html#a797820eae45745a20e8a600eaa6157ed"> 1503</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00080.html#a797820eae45745a20e8a600eaa6157ed">ESR2</a>;                              <span class="comment">/**&lt; Error and Status 2 register, offset: 0x38 */</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;       uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="a00080.html#a3f24effa250c1a1f1ff28beaf72939e0"> 1505</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00080.html#a3f24effa250c1a1f1ff28beaf72939e0">CRCR</a>;                              <span class="comment">/**&lt; CRC Register, offset: 0x44 */</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="a00080.html#ae6d6dd082b3f74a0ad6bfa9ce2665d54"> 1506</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#ae6d6dd082b3f74a0ad6bfa9ce2665d54">RXFGMASK</a>;                          <span class="comment">/**&lt; Rx FIFO Global Mask register, offset: 0x48 */</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="a00080.html#a1c858e981e33bfb31319400705ac3f79"> 1507</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00080.html#a1c858e981e33bfb31319400705ac3f79">RXFIR</a>;                             <span class="comment">/**&lt; Rx FIFO Information Register, offset: 0x4C */</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;       uint8_t RESERVED_4[48];</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x80, array step: 0x10 */</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="a00080.html#aeadcdf25a47331a7d70efd0817f2f000"> 1510</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#aeadcdf25a47331a7d70efd0817f2f000">CS</a>;                                <span class="comment">/**&lt; Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10 */</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="a00080.html#aa06e167951ec4103096d275e242808a3"> 1511</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#aa06e167951ec4103096d275e242808a3">ID</a>;                                <span class="comment">/**&lt; Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10 */</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="a00080.html#a9b8a9034dd90403ec14fc57e5b9cb2df"> 1512</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a9b8a9034dd90403ec14fc57e5b9cb2df">WORD0</a>;                             <span class="comment">/**&lt; Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10 */</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="a00080.html#a4c0169767925af9329ab8fe65b0431b5"> 1513</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00080.html#a4c0169767925af9329ab8fe65b0431b5">WORD1</a>;                             <span class="comment">/**&lt; Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10 */</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  } MB[16];</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;       uint8_t RESERVED_5[1792];</div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="a00080.html#a46886ccf8a567ed0f82b3f960fdcd885"> 1516</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[16];                         <span class="comment">/**&lt; Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;} <a class="code" href="a00080.html">CAN_Type</a>;</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">   -- CAN Register Masks</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment"> * @addtogroup CAN_Register_Masks CAN Register Masks</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_WAKSRC_MASK                      0x80000u</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_WAKSRC_SHIFT                     19</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_SLFWAK_MASK                      0x400000u</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_SLFWAK_SHIFT                     22</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_WAKMSK_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_WAKMSK_SHIFT                     26</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor"></span><span class="comment">/* CTRL1 Bit Fields */</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER Bit Fields */</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor"></span><span class="comment">/* RXMGMASK Bit Fields */</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor"></span><span class="comment">/* RX14MASK Bit Fields */</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor"></span><span class="comment">/* RX15MASK Bit Fields */</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor"></span><span class="comment">/* ECR Bit Fields */</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor"></span><span class="comment">/* ESR1 Bit Fields */</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_MASK                     0x1u</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_WAKINT_SHIFT                    0</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor"></span><span class="comment">/* IMASK1 Bit Fields */</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IMASK1_BUFLM_SHIFT                   0</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IMASK1_BUFLM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUFLM_SHIFT))&amp;CAN_IMASK1_BUFLM_MASK)</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor"></span><span class="comment">/* IFLAG1 Bit Fields */</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I_MASK                 0x1Fu</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I_SHIFT                0</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO0I_SHIFT))&amp;CAN_IFLAG1_BUF4TO0I_MASK)</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor"></span><span class="comment">/* CTRL2 Bit Fields */</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_WRMFRZ_MASK                    0x10000000u</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CTRL2_WRMFRZ_SHIFT                   28</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor"></span><span class="comment">/* ESR2 Bit Fields */</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor"></span><span class="comment">/* CRCR Bit Fields */</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor"></span><span class="comment">/* RXFGMASK Bit Fields */</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor"></span><span class="comment">/* RXFIR Bit Fields */</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor"></span><span class="comment">/* CS Bit Fields */</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_TIME_STAMP_SHIFT                  0</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_TIME_STAMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_TIME_STAMP_SHIFT))&amp;CAN_CS_TIME_STAMP_MASK)</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_DLC_MASK                          0xF0000u</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_DLC_SHIFT                         16</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_DLC(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_DLC_SHIFT))&amp;CAN_CS_DLC_MASK)</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_RTR_MASK                          0x100000u</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_RTR_SHIFT                         20</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_IDE_MASK                          0x200000u</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_IDE_SHIFT                         21</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_SRR_MASK                          0x400000u</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_SRR_SHIFT                         22</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_CODE_MASK                         0xF000000u</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_CODE_SHIFT                        24</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_CS_CODE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_CODE_SHIFT))&amp;CAN_CS_CODE_MASK)</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor"></span><span class="comment">/* ID Bit Fields */</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define CAN_ID_EXT_MASK                          0x3FFFFu</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ID_EXT_SHIFT                         0</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ID_EXT(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_EXT_SHIFT))&amp;CAN_ID_EXT_MASK)</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ID_STD_MASK                          0x1FFC0000u</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ID_STD_SHIFT                         18</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ID_STD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_STD_SHIFT))&amp;CAN_ID_STD_MASK)</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ID_PRIO_MASK                         0xE0000000u</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ID_PRIO_SHIFT                        29</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_ID_PRIO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_PRIO_SHIFT))&amp;CAN_ID_PRIO_MASK)</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor"></span><span class="comment">/* WORD0 Bit Fields */</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_MASK               0xFFu</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_SHIFT              0</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_3_SHIFT))&amp;CAN_WORD0_DATA_BYTE_3_MASK)</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_MASK               0xFF00u</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_SHIFT              8</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_2_SHIFT))&amp;CAN_WORD0_DATA_BYTE_2_MASK)</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_MASK               0xFF0000u</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_SHIFT              16</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_1_SHIFT))&amp;CAN_WORD0_DATA_BYTE_1_MASK)</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_MASK               0xFF000000u</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_SHIFT              24</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_0_SHIFT))&amp;CAN_WORD0_DATA_BYTE_0_MASK)</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor"></span><span class="comment">/* WORD1 Bit Fields */</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_MASK               0xFFu</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_SHIFT              0</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_7_SHIFT))&amp;CAN_WORD1_DATA_BYTE_7_MASK)</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_MASK               0xFF00u</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_SHIFT              8</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_6_SHIFT))&amp;CAN_WORD1_DATA_BYTE_6_MASK)</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_MASK               0xFF0000u</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_SHIFT              16</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_5_SHIFT))&amp;CAN_WORD1_DATA_BYTE_5_MASK)</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_MASK               0xFF000000u</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_SHIFT              24</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_4_SHIFT))&amp;CAN_WORD1_DATA_BYTE_4_MASK)</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor"></span><span class="comment">/* RXIMR Bit Fields */</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CAN_Register_Masks */</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">/** Peripheral CAN0 base address */</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="a02339.html#gaf28059909d16b304a2d26930aac760fd"> 1787</a></span>&#160;<span class="preprocessor">#define CAN0_BASE                                (0x40024000u)</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CAN0 base pointer */</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="a02339.html#ga8882ee5d18ec64b8193396ec6bc66fe5"> 1789</a></span>&#160;<span class="preprocessor">#define CAN0                                     ((CAN_Type *)CAN0_BASE)</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CAN1 base address */</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="a02339.html#gad8e45ea6c032d9fce1b0516fff9d8eaa"> 1791</a></span>&#160;<span class="preprocessor">#define CAN1_BASE                                (0x400A4000u)</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CAN1 base pointer */</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="a02339.html#ga4964ecb6a5c689aaf8ee2832b8093aac"> 1793</a></span>&#160;<span class="preprocessor">#define CAN1                                     ((CAN_Type *)CAN1_BASE)</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of CAN peripheral base pointers */</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="a02339.html#ga0524c388531f014283dab328d959c923"> 1795</a></span>&#160;<span class="preprocessor">#define CAN_BASES                                { CAN0, CAN1 }</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CAN_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">   -- CAU Peripheral Access Layer</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment"> * @addtogroup CAU_Peripheral_Access_Layer CAU Peripheral Access Layer</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">/** CAU - Register Layout Typedef */</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="a00081.html"> 1812</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="a00081.html#ad414a622f9732f77f9ca2ebb787c842c"> 1813</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DIRECT[16];                        <span class="comment">/**&lt; Direct access register 0..Direct access register 15, array offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;       uint8_t RESERVED_0[2048];</div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="a00081.html#ad80730fc61ca2c55b4f30b0b96f8f497"> 1815</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#ad80730fc61ca2c55b4f30b0b96f8f497">LDR_CASR</a>;                          <span class="comment">/**&lt; Status register  - Load Register command, offset: 0x840 */</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="a00081.html#a4ed721a08f4487b46525e8014880e48a"> 1816</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#a4ed721a08f4487b46525e8014880e48a">LDR_CAA</a>;                           <span class="comment">/**&lt; Accumulator register - Load Register command, offset: 0x844 */</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="a00081.html#a505ec0918825dd09570bb7fd6ab53df4"> 1817</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CA[9];                         <span class="comment">/**&lt; General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command, array offset: 0x848, array step: 0x4 */</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;       uint8_t RESERVED_1[20];</div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="a00081.html#a475b305a546c5aaae9a05fd9cb448815"> 1819</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00081.html#a475b305a546c5aaae9a05fd9cb448815">STR_CASR</a>;                          <span class="comment">/**&lt; Status register  - Store Register command, offset: 0x880 */</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="a00081.html#a72320359f6a82e0083f25af7bdb09659"> 1820</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00081.html#a72320359f6a82e0083f25af7bdb09659">STR_CAA</a>;                           <span class="comment">/**&lt; Accumulator register - Store Register command, offset: 0x884 */</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="a00081.html#a267a36493b82b59a769d9b7bcad8584c"> 1821</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CA[9];                         <span class="comment">/**&lt; General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command, array offset: 0x888, array step: 0x4 */</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;       uint8_t RESERVED_2[20];</div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="a00081.html#ace1485e8e1bd2ec5d472bb4af7d242c4"> 1823</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#ace1485e8e1bd2ec5d472bb4af7d242c4">ADR_CASR</a>;                          <span class="comment">/**&lt; Status register  - Add Register command, offset: 0x8C0 */</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="a00081.html#ac5a11025c0def52c0d510c9c13cc7949"> 1824</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#ac5a11025c0def52c0d510c9c13cc7949">ADR_CAA</a>;                           <span class="comment">/**&lt; Accumulator register - Add to register command, offset: 0x8C4 */</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="a00081.html#a1e7bbb2f726a2b2fdb9689eed01ecc96"> 1825</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CA[9];                         <span class="comment">/**&lt; General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command, array offset: 0x8C8, array step: 0x4 */</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;       uint8_t RESERVED_3[20];</div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="a00081.html#af8ba9097649bc7890f0b1cf93fc9548a"> 1827</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#af8ba9097649bc7890f0b1cf93fc9548a">RADR_CASR</a>;                         <span class="comment">/**&lt; Status register  - Reverse and Add to Register command, offset: 0x900 */</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="a00081.html#a540d27a6ffbecc85ba1c68dd023ce27f"> 1828</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#a540d27a6ffbecc85ba1c68dd023ce27f">RADR_CAA</a>;                          <span class="comment">/**&lt; Accumulator register - Reverse and Add to Register command, offset: 0x904 */</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="a00081.html#a8318aadbfeebbcfcf8e4307edf3d568a"> 1829</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CA[9];                        <span class="comment">/**&lt; General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command, array offset: 0x908, array step: 0x4 */</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;       uint8_t RESERVED_4[84];</div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="a00081.html#af9f78dbcf81a0ed3afb44e959c77b1bc"> 1831</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#af9f78dbcf81a0ed3afb44e959c77b1bc">XOR_CASR</a>;                          <span class="comment">/**&lt; Status register  - Exclusive Or command, offset: 0x980 */</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="a00081.html#ad7fe03764336da7e3a8ff7b4e0fd217a"> 1832</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#ad7fe03764336da7e3a8ff7b4e0fd217a">XOR_CAA</a>;                           <span class="comment">/**&lt; Accumulator register - Exclusive Or command, offset: 0x984 */</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="a00081.html#a3b7e24bc3fc967d60bfe4aa9724af545"> 1833</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CA[9];                         <span class="comment">/**&lt; General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command, array offset: 0x988, array step: 0x4 */</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;       uint8_t RESERVED_5[20];</div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="a00081.html#a38c25ff544443843267d08dc292bb9a3"> 1835</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#a38c25ff544443843267d08dc292bb9a3">ROTL_CASR</a>;                         <span class="comment">/**&lt; Status register  - Rotate Left command, offset: 0x9C0 */</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="a00081.html#a068b622c2eb3fcfe7160c03cb8623ea4"> 1836</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#a068b622c2eb3fcfe7160c03cb8623ea4">ROTL_CAA</a>;                          <span class="comment">/**&lt; Accumulator register - Rotate Left command, offset: 0x9C4 */</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="a00081.html#afea241b7804526e6b31c5608ee621110"> 1837</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CA[9];                        <span class="comment">/**&lt; General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command, array offset: 0x9C8, array step: 0x4 */</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;       uint8_t RESERVED_6[276];</div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="a00081.html#a8c6be876475ac547c6abcea715cb2bc6"> 1839</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#a8c6be876475ac547c6abcea715cb2bc6">AESC_CASR</a>;                         <span class="comment">/**&lt; Status register  - AES Column Operation command, offset: 0xB00 */</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="a00081.html#afe2517a5ce47c934e22ff5f0e2fbf6a8"> 1840</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#afe2517a5ce47c934e22ff5f0e2fbf6a8">AESC_CAA</a>;                          <span class="comment">/**&lt; Accumulator register - AES Column Operation command, offset: 0xB04 */</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="a00081.html#aa494a73b9f068b56c4e605a44840d817"> 1841</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CA[9];                        <span class="comment">/**&lt; General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command, array offset: 0xB08, array step: 0x4 */</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;       uint8_t RESERVED_7[20];</div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="a00081.html#a9fd9367f363d483b8b093c7ec5d43537"> 1843</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#a9fd9367f363d483b8b093c7ec5d43537">AESIC_CASR</a>;                        <span class="comment">/**&lt; Status register  - AES Inverse Column Operation command, offset: 0xB40 */</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="a00081.html#ac3ab3c104b8e5125d1968d655f046dc6"> 1844</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00081.html#ac3ab3c104b8e5125d1968d655f046dc6">AESIC_CAA</a>;                         <span class="comment">/**&lt; Accumulator register - AES Inverse Column Operation command, offset: 0xB44 */</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="a00081.html#ad71c2e5f05ef835c2883db3205337d46"> 1845</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CA[9];                       <span class="comment">/**&lt; General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command, array offset: 0xB48, array step: 0x4 */</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;} <a class="code" href="a00081.html">CAU_Type</a>;</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">   -- CAU Register Masks</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment"> * @addtogroup CAU_Register_Masks CAU Register Masks</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">/* LDR_CASR Bit Fields */</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_MASK                     0x1u</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_LDR_CASR_IC_SHIFT                    0</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_LDR_CASR_DPE_MASK                    0x2u</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_LDR_CASR_DPE_SHIFT                   1</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_LDR_CASR_VER_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_LDR_CASR_VER_SHIFT                   28</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_LDR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CASR_VER_SHIFT))&amp;CAU_LDR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor"></span><span class="comment">/* STR_CASR Bit Fields */</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_MASK                     0x1u</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_STR_CASR_IC_SHIFT                    0</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_STR_CASR_DPE_MASK                    0x2u</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_STR_CASR_DPE_SHIFT                   1</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_STR_CASR_VER_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_STR_CASR_VER_SHIFT                   28</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_STR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CASR_VER_SHIFT))&amp;CAU_STR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADR_CASR Bit Fields */</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_MASK                     0x1u</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ADR_CASR_IC_SHIFT                    0</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ADR_CASR_DPE_MASK                    0x2u</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ADR_CASR_DPE_SHIFT                   1</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ADR_CASR_VER_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ADR_CASR_VER_SHIFT                   28</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ADR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CASR_VER_SHIFT))&amp;CAU_ADR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor"></span><span class="comment">/* RADR_CASR Bit Fields */</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_MASK                    0x1u</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_RADR_CASR_IC_SHIFT                   0</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_RADR_CASR_DPE_MASK                   0x2u</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_RADR_CASR_DPE_SHIFT                  1</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_RADR_CASR_VER_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_RADR_CASR_VER_SHIFT                  28</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_RADR_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CASR_VER_SHIFT))&amp;CAU_RADR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor"></span><span class="comment">/* XOR_CASR Bit Fields */</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_MASK                     0x1u</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_XOR_CASR_IC_SHIFT                    0</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_XOR_CASR_DPE_MASK                    0x2u</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_XOR_CASR_DPE_SHIFT                   1</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_XOR_CASR_VER_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_XOR_CASR_VER_SHIFT                   28</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_XOR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CASR_VER_SHIFT))&amp;CAU_XOR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor"></span><span class="comment">/* ROTL_CASR Bit Fields */</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_MASK                    0x1u</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ROTL_CASR_IC_SHIFT                   0</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ROTL_CASR_DPE_MASK                   0x2u</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ROTL_CASR_DPE_SHIFT                  1</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ROTL_CASR_VER_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ROTL_CASR_VER_SHIFT                  28</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_ROTL_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CASR_VER_SHIFT))&amp;CAU_ROTL_CASR_VER_MASK)</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor"></span><span class="comment">/* AESC_CASR Bit Fields */</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_MASK                    0x1u</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESC_CASR_IC_SHIFT                   0</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESC_CASR_DPE_MASK                   0x2u</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESC_CASR_DPE_SHIFT                  1</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESC_CASR_VER_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESC_CASR_VER_SHIFT                  28</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESC_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CASR_VER_SHIFT))&amp;CAU_AESC_CASR_VER_MASK)</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor"></span><span class="comment">/* AESIC_CASR Bit Fields */</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_MASK                   0x1u</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESIC_CASR_IC_SHIFT                  0</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESIC_CASR_DPE_MASK                  0x2u</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESIC_CASR_DPE_SHIFT                 1</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESIC_CASR_VER_MASK                  0xF0000000u</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESIC_CASR_VER_SHIFT                 28</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAU_AESIC_CASR_VER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CASR_VER_SHIFT))&amp;CAU_AESIC_CASR_VER_MASK)</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CAU_Register_Masks */</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">/* CAU - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">/** Peripheral CAU base address */</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="a02341.html#ga4bae7acee3c09ef910c11c3536bbbbc1"> 1929</a></span>&#160;<span class="preprocessor">#define CAU_BASE                                 (0xE0081000u)</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CAU base pointer */</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="a02341.html#ga0e3e4bb9b7bb5ef30b07e8925c56b950"> 1931</a></span>&#160;<span class="preprocessor">#define CAU                                      ((CAU_Type *)CAU_BASE)</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of CAU peripheral base pointers */</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="a02341.html#gac1b13afa7943f13c13045780b124e818"> 1933</a></span>&#160;<span class="preprocessor">#define CAU_BASES                                { CAU }</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CAU_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment"> * @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">/** CMP - Register Layout Typedef */</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="a00083.html"> 1950</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="a00083.html#ad84d485b61d0a301e766a2b58e0c2b39"> 1951</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00083.html#ad84d485b61d0a301e766a2b58e0c2b39">CR0</a>;                                <span class="comment">/**&lt; CMP Control Register 0, offset: 0x0 */</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="a00083.html#a47763017202bec732ed0b9fe089f0820"> 1952</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00083.html#a47763017202bec732ed0b9fe089f0820">CR1</a>;                                <span class="comment">/**&lt; CMP Control Register 1, offset: 0x1 */</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="a00083.html#a47d6d877c8d3ddc7febc7314cf1a0376"> 1953</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00083.html#a47d6d877c8d3ddc7febc7314cf1a0376">FPR</a>;                                <span class="comment">/**&lt; CMP Filter Period Register, offset: 0x2 */</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="a00083.html#a5ba1232e4d84912b6f6110d2b3194cb8"> 1954</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00083.html#a5ba1232e4d84912b6f6110d2b3194cb8">SCR</a>;                                <span class="comment">/**&lt; CMP Status and Control Register, offset: 0x3 */</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="a00083.html#a13eed556a0b4ba771dbe4cf5ff71d156"> 1955</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00083.html#a13eed556a0b4ba771dbe4cf5ff71d156">DACCR</a>;                              <span class="comment">/**&lt; DAC Control Register, offset: 0x4 */</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="a00083.html#a6d02ec6f721c03aadaab1c0555cd9fdd"> 1956</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00083.html#a6d02ec6f721c03aadaab1c0555cd9fdd">MUXCR</a>;                              <span class="comment">/**&lt; MUX Control Register, offset: 0x5 */</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;} <a class="code" href="a00083.html">CMP_Type</a>;</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">   -- CMP Register Masks</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment"> * @addtogroup CMP_Register_Masks CMP Register Masks</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor"></span><span class="comment">/* CR1 Bit Fields */</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor"></span><span class="comment">/* FPR Bit Fields */</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor"></span><span class="comment">/* DACCR Bit Fields */</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor"></span><span class="comment">/* MUXCR Bit Fields */</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      0x40u</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     6</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CMP_Register_Masks */</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">/** Peripheral CMP0 base address */</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="a02343.html#gaa174cde56b35e3d6a74b2a752296c268"> 2032</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CMP0 base pointer */</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="a02343.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 2034</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CMP1 base address */</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="a02343.html#ga890dc341ab8c2c9f71f9840cda07b9cb"> 2036</a></span>&#160;<span class="preprocessor">#define CMP1_BASE                                (0x40073008u)</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CMP1 base pointer */</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="a02343.html#ga4feda05828d32e7b657d871ccf105538"> 2038</a></span>&#160;<span class="preprocessor">#define CMP1                                     ((CMP_Type *)CMP1_BASE)</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CMP2 base address */</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="a02343.html#ga7e986bf6335f75207120a0ee5b84d1c6"> 2040</a></span>&#160;<span class="preprocessor">#define CMP2_BASE                                (0x40073010u)</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CMP2 base pointer */</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="a02343.html#ga023ff9e161b651f7f47e0457fe0c1fcb"> 2042</a></span>&#160;<span class="preprocessor">#define CMP2                                     ((CMP_Type *)CMP2_BASE)</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of CMP peripheral base pointers */</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="a02343.html#gabf206bc1e82fe1a9dea1ccedaf253afb"> 2044</a></span>&#160;<span class="preprocessor">#define CMP_BASES                                { CMP0, CMP1, CMP2 }</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">   -- CMT Peripheral Access Layer</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment"> * @addtogroup CMT_Peripheral_Access_Layer CMT Peripheral Access Layer</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">/** CMT - Register Layout Typedef */</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="a00084.html"> 2061</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="a00084.html#ad524e322f0e41a4ffa7c5fb78f097599"> 2062</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#ad524e322f0e41a4ffa7c5fb78f097599">CGH1</a>;                               <span class="comment">/**&lt; CMT Carrier Generator High Data Register 1, offset: 0x0 */</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="a00084.html#abeb8346ceedb3fb02c02cb4c43a0c31d"> 2063</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#abeb8346ceedb3fb02c02cb4c43a0c31d">CGL1</a>;                               <span class="comment">/**&lt; CMT Carrier Generator Low Data Register 1, offset: 0x1 */</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="a00084.html#aa231bd31f31832203a910c65148d6939"> 2064</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#aa231bd31f31832203a910c65148d6939">CGH2</a>;                               <span class="comment">/**&lt; CMT Carrier Generator High Data Register 2, offset: 0x2 */</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="a00084.html#ad5ddf20a0c59f22da1def98165827ae6"> 2065</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#ad5ddf20a0c59f22da1def98165827ae6">CGL2</a>;                               <span class="comment">/**&lt; CMT Carrier Generator Low Data Register 2, offset: 0x3 */</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="a00084.html#a6cde86fd27edc5afb37125c287441749"> 2066</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#a6cde86fd27edc5afb37125c287441749">OC</a>;                                 <span class="comment">/**&lt; CMT Output Control Register, offset: 0x4 */</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="a00084.html#ad5c3e74ab287959da1599060c679921d"> 2067</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#ad5c3e74ab287959da1599060c679921d">MSC</a>;                                <span class="comment">/**&lt; CMT Modulator Status and Control Register, offset: 0x5 */</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="a00084.html#aba5e9b2b5339e8d9a41aaedd54fbd21b"> 2068</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#aba5e9b2b5339e8d9a41aaedd54fbd21b">CMD1</a>;                               <span class="comment">/**&lt; CMT Modulator Data Register Mark High, offset: 0x6 */</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="a00084.html#aabbd5d0c8076482098448e7edbde4cf3"> 2069</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#aabbd5d0c8076482098448e7edbde4cf3">CMD2</a>;                               <span class="comment">/**&lt; CMT Modulator Data Register Mark Low, offset: 0x7 */</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="a00084.html#a1baaa54d95afb3bf83179634f691a3f0"> 2070</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#a1baaa54d95afb3bf83179634f691a3f0">CMD3</a>;                               <span class="comment">/**&lt; CMT Modulator Data Register Space High, offset: 0x8 */</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="a00084.html#a66c3bacb73c9dd2584e77ba8414deb4a"> 2071</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#a66c3bacb73c9dd2584e77ba8414deb4a">CMD4</a>;                               <span class="comment">/**&lt; CMT Modulator Data Register Space Low, offset: 0x9 */</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="a00084.html#a1be46f15eb27794c060113a409fce3ac"> 2072</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#a1be46f15eb27794c060113a409fce3ac">PPS</a>;                                <span class="comment">/**&lt; CMT Primary Prescaler Register, offset: 0xA */</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="a00084.html#a691ca71ac3ecfde5c5f2c9ed46f96338"> 2073</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00084.html#a691ca71ac3ecfde5c5f2c9ed46f96338">DMA</a>;                                <span class="comment">/**&lt; CMT Direct Memory Access Register, offset: 0xB */</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;} <a class="code" href="a00084.html">CMT_Type</a>;</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">   -- CMT Register Masks</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="comment"> * @addtogroup CMT_Register_Masks CMT Register Masks</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">/* CGH1 Bit Fields */</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_MASK                         0xFFu</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        0</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH1_PH_SHIFT))&amp;CMT_CGH1_PH_MASK)</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor"></span><span class="comment">/* CGL1 Bit Fields */</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_MASK                         0xFFu</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        0</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL1_PL_SHIFT))&amp;CMT_CGL1_PL_MASK)</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor"></span><span class="comment">/* CGH2 Bit Fields */</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_MASK                         0xFFu</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        0</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH2_SH_SHIFT))&amp;CMT_CGH2_SH_MASK)</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor"></span><span class="comment">/* CGL2 Bit Fields */</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_MASK                         0xFFu</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        0</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL2_SL_SHIFT))&amp;CMT_CGL2_SL_MASK)</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span><span class="comment">/* OC Bit Fields */</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_MASK                       0x20u</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      5</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       0x40u</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      6</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_OC_IROL_MASK                         0x80u</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_OC_IROL_SHIFT                        7</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor"></span><span class="comment">/* MSC Bit Fields */</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       0x1u</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      0</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       0x2u</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      1</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_FSK_MASK                         0x4u</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        2</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_BASE_MASK                        0x8u</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       3</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       0x10u</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      4</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      0x60u</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     5</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_CMTDIV_SHIFT))&amp;CMT_MSC_CMTDIV_MASK)</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_EOCF_MASK                        0x80u</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       7</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMD1 Bit Fields */</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_MASK                         0xFFu</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        0</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD1_MB_SHIFT))&amp;CMT_CMD1_MB_MASK)</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMD2 Bit Fields */</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_MASK                         0xFFu</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        0</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD2_MB_SHIFT))&amp;CMT_CMD2_MB_MASK)</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMD3 Bit Fields */</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_MASK                         0xFFu</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        0</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD3_SB_SHIFT))&amp;CMT_CMD3_SB_MASK)</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMD4 Bit Fields */</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_MASK                         0xFFu</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        0</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD4_SB_SHIFT))&amp;CMT_CMD4_SB_MASK)</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor"></span><span class="comment">/* PPS Bit Fields */</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      0xFu</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     0</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_PPS_PPSDIV_SHIFT))&amp;CMT_PPS_PPSDIV_MASK)</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor"></span><span class="comment">/* DMA Bit Fields */</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_MASK                         0x1u</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        0</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CMT_Register_Masks */</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="comment">/* CMT - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">/** Peripheral CMT base address */</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="a02345.html#ga53e160517651b4460f52bf43fe1e197a"> 2155</a></span>&#160;<span class="preprocessor">#define CMT_BASE                                 (0x40062000u)</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CMT base pointer */</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="a02345.html#ga20a0cd761e563c3a1a75267b661ac5b8"> 2157</a></span>&#160;<span class="preprocessor">#define CMT                                      ((CMT_Type *)CMT_BASE)</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of CMT peripheral base pointers */</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="a02345.html#ga8464764be4993f99a38be884d776b10d"> 2159</a></span>&#160;<span class="preprocessor">#define CMT_BASES                                { CMT }</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CMT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">   -- CRC Peripheral Access Layer</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment"> * @addtogroup CRC_Peripheral_Access_Layer CRC Peripheral Access Layer</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">/** CRC - Register Layout Typedef */</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="a00088.html"> 2176</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="a00088.html#ac9ff26915b933d9834f34bf9c519871e"> 2179</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00088.html#ac9ff26915b933d9834f34bf9c519871e">CRCL</a>;                              <span class="comment">/**&lt; CRC_CRCL register., offset: 0x0 */</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="a00088.html#ab2c447a8d062a0b25125ac7b5e5eaddf"> 2180</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00088.html#ab2c447a8d062a0b25125ac7b5e5eaddf">CRCH</a>;                              <span class="comment">/**&lt; CRC_CRCH register., offset: 0x2 */</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    } ACCESS16BIT;</div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="a00088.html#ae74aeba94a23ca958cb17eadf485849a"> 2182</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00088.html#ae74aeba94a23ca958cb17eadf485849a">CRC</a>;                               <span class="comment">/**&lt; CRC Data register, offset: 0x0 */</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="a00088.html#ae310669221588412c4b772c53b99f1c3"> 2184</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00088.html#ae310669221588412c4b772c53b99f1c3">CRCLL</a>;                              <span class="comment">/**&lt; CRC_CRCLL register., offset: 0x0 */</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="a00088.html#a0b4f30dfd045fc5dbd02ad05b07abc6d"> 2185</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00088.html#a0b4f30dfd045fc5dbd02ad05b07abc6d">CRCLU</a>;                              <span class="comment">/**&lt; CRC_CRCLU register., offset: 0x1 */</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="a00088.html#a3870be1dee70e8ea10a8cb880485cbb4"> 2186</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00088.html#a3870be1dee70e8ea10a8cb880485cbb4">CRCHL</a>;                              <span class="comment">/**&lt; CRC_CRCHL register., offset: 0x2 */</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="a00088.html#a94927c0aab175e9f9461a15d2cd1fa65"> 2187</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00088.html#a94927c0aab175e9f9461a15d2cd1fa65">CRCHU</a>;                              <span class="comment">/**&lt; CRC_CRCHU register., offset: 0x3 */</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    } ACCESS8BIT;</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  };</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x4 */</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="a00088.html#aae78053e4972b46bf73418b5ddf528c6"> 2192</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00088.html#aae78053e4972b46bf73418b5ddf528c6">GPOLYL</a>;                            <span class="comment">/**&lt; CRC_GPOLYL register., offset: 0x4 */</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="a00088.html#a19ca0a95160df83c2ce3909cf98907f7"> 2193</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00088.html#a19ca0a95160df83c2ce3909cf98907f7">GPOLYH</a>;                            <span class="comment">/**&lt; CRC_GPOLYH register., offset: 0x6 */</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    } GPOLY_ACCESS16BIT;</div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="a00088.html#ab020842ee7d3106b47d3d9ca434ea824"> 2195</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00088.html#ab020842ee7d3106b47d3d9ca434ea824">GPOLY</a>;                             <span class="comment">/**&lt; CRC Polynomial register, offset: 0x4 */</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="a00088.html#a562fe07580c6a518f75310b77a7a707a"> 2197</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00088.html#a562fe07580c6a518f75310b77a7a707a">GPOLYLL</a>;                            <span class="comment">/**&lt; CRC_GPOLYLL register., offset: 0x4 */</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="a00088.html#ab6dcfd8d1a96cd746edfccf4b609bfc2"> 2198</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00088.html#ab6dcfd8d1a96cd746edfccf4b609bfc2">GPOLYLU</a>;                            <span class="comment">/**&lt; CRC_GPOLYLU register., offset: 0x5 */</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="a00088.html#a867562348da603502f06b4afe663b1d8"> 2199</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00088.html#a867562348da603502f06b4afe663b1d8">GPOLYHL</a>;                            <span class="comment">/**&lt; CRC_GPOLYHL register., offset: 0x6 */</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="a00088.html#ad586e99f91c56b8b7ff3c66cdd49532e"> 2200</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00088.html#ad586e99f91c56b8b7ff3c66cdd49532e">GPOLYHU</a>;                            <span class="comment">/**&lt; CRC_GPOLYHU register., offset: 0x7 */</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    } GPOLY_ACCESS8BIT;</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  };</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x8 */</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="a00088.html#a147efe24d7fb3a460223461ecfedc883"> 2204</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00088.html#a147efe24d7fb3a460223461ecfedc883">CTRL</a>;                              <span class="comment">/**&lt; CRC Control register, offset: 0x8 */</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x8 */</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;           uint8_t RESERVED_0[3];</div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="a00088.html#a50453164cb07ea98463dff9a9ee93a94"> 2207</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00088.html#a50453164cb07ea98463dff9a9ee93a94">CTRLHU</a>;                             <span class="comment">/**&lt; CRC_CTRLHU register., offset: 0xB */</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    } CTRL_ACCESS8BIT;</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  };</div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;} <a class="code" href="a00088.html">CRC_Type</a>;</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">   -- CRC Register Masks</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment"> * @addtogroup CRC_Register_Masks CRC Register Masks</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">/* CRCL Bit Fields */</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCL_CRCL_SHIFT                      0</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCL_CRCL(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCL_CRCL_SHIFT))&amp;CRC_CRCL_CRCL_MASK)</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor"></span><span class="comment">/* CRCH Bit Fields */</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCH_CRCH_SHIFT                      0</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCH_CRCH(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCH_CRCH_SHIFT))&amp;CRC_CRCH_CRCH_MASK)</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor"></span><span class="comment">/* CRC Bit Fields */</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define CRC_CRC_LL_MASK                          0xFFu</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_LL_SHIFT                         0</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_LL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LL_SHIFT))&amp;CRC_CRC_LL_MASK)</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_LU_MASK                          0xFF00u</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_LU_SHIFT                         8</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_LU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LU_SHIFT))&amp;CRC_CRC_LU_MASK)</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_HL_MASK                          0xFF0000u</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_HL_SHIFT                         16</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_HL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HL_SHIFT))&amp;CRC_CRC_HL_MASK)</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_HU_MASK                          0xFF000000u</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_HU_SHIFT                         24</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRC_HU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HU_SHIFT))&amp;CRC_CRC_HU_MASK)</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor"></span><span class="comment">/* CRCLL Bit Fields */</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL_MASK                     0xFFu</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCLL_CRCLL_SHIFT                    0</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCLL_CRCLL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLL_CRCLL_SHIFT))&amp;CRC_CRCLL_CRCLL_MASK)</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor"></span><span class="comment">/* CRCLU Bit Fields */</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU_MASK                     0xFFu</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCLU_CRCLU_SHIFT                    0</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCLU_CRCLU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLU_CRCLU_SHIFT))&amp;CRC_CRCLU_CRCLU_MASK)</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor"></span><span class="comment">/* CRCHL Bit Fields */</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL_MASK                     0xFFu</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCHL_CRCHL_SHIFT                    0</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCHL_CRCHL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHL_CRCHL_SHIFT))&amp;CRC_CRCHL_CRCHL_MASK)</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor"></span><span class="comment">/* CRCHU Bit Fields */</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU_MASK                     0xFFu</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCHU_CRCHU_SHIFT                    0</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CRCHU_CRCHU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHU_CRCHU_SHIFT))&amp;CRC_CRCHU_CRCHU_MASK)</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPOLYL Bit Fields */</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYL_GPOLYL_SHIFT                  0</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYL_GPOLYL_SHIFT))&amp;CRC_GPOLYL_GPOLYL_MASK)</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPOLYH Bit Fields */</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYH_GPOLYH_SHIFT                  0</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYH_GPOLYH_SHIFT))&amp;CRC_GPOLYH_GPOLYH_MASK)</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPOLY Bit Fields */</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPOLYLL Bit Fields */</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_MASK                 0xFFu</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_SHIFT                0</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLL_GPOLYLL_SHIFT))&amp;CRC_GPOLYLL_GPOLYLL_MASK)</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPOLYLU Bit Fields */</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_MASK                 0xFFu</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_SHIFT                0</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLU_GPOLYLU_SHIFT))&amp;CRC_GPOLYLU_GPOLYLU_MASK)</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPOLYHL Bit Fields */</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_MASK                 0xFFu</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_SHIFT                0</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHL_GPOLYHL_SHIFT))&amp;CRC_GPOLYHL_GPOLYHL_MASK)</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPOLYHU Bit Fields */</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_MASK                 0xFFu</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_SHIFT                0</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHU_GPOLYHU_SHIFT))&amp;CRC_GPOLYHU_GPOLYHU_MASK)</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor"></span><span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor"></span><span class="comment">/* CTRLHU Bit Fields */</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_MASK                     0x1u</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_TCRC_SHIFT                    0</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_WAS_MASK                      0x2u</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_WAS_SHIFT                     1</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_FXOR_MASK                     0x4u</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_FXOR_SHIFT                    2</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_TOTR_MASK                     0x30u</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_TOTR_SHIFT                    4</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOTR_SHIFT))&amp;CRC_CTRLHU_TOTR_MASK)</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_TOT_MASK                      0xC0u</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_TOT_SHIFT                     6</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOT_SHIFT))&amp;CRC_CTRLHU_TOT_MASK)</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CRC_Register_Masks */</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">/** Peripheral CRC base address */</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="a02347.html#ga656a447589e785594cbf2f45c835ad7e"> 2323</a></span>&#160;<span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral CRC base pointer */</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="a02347.html#ga63a00bd3e91184e000bd4dcf87c539f9"> 2325</a></span>&#160;<span class="preprocessor">#define CRC0                                     ((CRC_Type *)CRC_BASE)</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of CRC peripheral base pointers */</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="a02347.html#ga6fbcb98104af64fa0ad2c0a44bd6e390"> 2327</a></span>&#160;<span class="preprocessor">#define CRC_BASES                                { CRC0 }</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment"> * @addtogroup DAC_Peripheral_Access_Layer DAC Peripheral Access Layer</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment">/** DAC - Register Layout Typedef */</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="a00095.html"> 2344</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="a00095.html#a0f61f3cd5d904066d9050e97aab24734"> 2346</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00095.html#a0f61f3cd5d904066d9050e97aab24734">DATL</a>;                               <span class="comment">/**&lt; DAC Data Low Register, array offset: 0x0, array step: 0x2 */</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="a00095.html#ad8322a8c7a81901521c43219cb6fbca6"> 2347</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00095.html#ad8322a8c7a81901521c43219cb6fbca6">DATH</a>;                               <span class="comment">/**&lt; DAC Data High Register, array offset: 0x1, array step: 0x2 */</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  } DAT[16];</div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="a00095.html#acee3e246d2964c0a7165755319ad8d72"> 2349</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00095.html#acee3e246d2964c0a7165755319ad8d72">SR</a>;                                 <span class="comment">/**&lt; DAC Status Register, offset: 0x20 */</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="a00095.html#a49f8406d0fa0efc705eb2c0c43ecf30c"> 2350</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00095.html#a49f8406d0fa0efc705eb2c0c43ecf30c">C0</a>;                                 <span class="comment">/**&lt; DAC Control Register, offset: 0x21 */</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="a00095.html#afb00f6857479eca5081afacc76b9b621"> 2351</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00095.html#afb00f6857479eca5081afacc76b9b621">C1</a>;                                 <span class="comment">/**&lt; DAC Control Register 1, offset: 0x22 */</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="a00095.html#a4128157a759ed11a7ac5b3daf56cd7d2"> 2352</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00095.html#a4128157a759ed11a7ac5b3daf56cd7d2">C2</a>;                                 <span class="comment">/**&lt; DAC Control Register 2, offset: 0x23 */</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;} <a class="code" href="a00095.html">DAC_Type</a>;</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">   -- DAC Register Masks</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment"> * @addtogroup DAC_Register_Masks DAC Register Masks</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      0xFFu</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     0</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA0_SHIFT))&amp;DAC_DATL_DATA0_MASK)</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor"></span><span class="comment">/* DATH Bit Fields */</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      0xFu</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     0</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA1_SHIFT))&amp;DAC_DATH_DATA1_MASK)</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor"></span><span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     0x4u</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    2</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor"></span><span class="comment">/* C0 Bit Fields */</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     0x4u</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    2</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor"></span><span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x6u</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     1</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK)</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      0x18u</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     3</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFWM_SHIFT))&amp;DAC_C1_DACBFWM_MASK)</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor"></span><span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0xFu</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK)</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0xF0u</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group DAC_Register_Masks */</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">/** Peripheral DAC0 base address */</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="a02349.html#gada12ca8452e773fd8f38041872934efc"> 2422</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x400CC000u)</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral DAC0 base pointer */</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="a02349.html#gadfe0025fe66918c644e110c3b055c955"> 2424</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral DAC1 base address */</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="a02349.html#ga3383b83a296ce0a5386a0d94195e8a99"> 2426</a></span>&#160;<span class="preprocessor">#define DAC1_BASE                                (0x400CD000u)</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral DAC1 base pointer */</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="a02349.html#gaffb5ff8779fa698f3c7165a617d56e4f"> 2428</a></span>&#160;<span class="preprocessor">#define DAC1                                     ((DAC_Type *)DAC1_BASE)</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of DAC peripheral base pointers */</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="a02349.html#gaad3bd138b185ee4a6897c8e0e39373be"> 2430</a></span>&#160;<span class="preprocessor">#define DAC_BASES                                { DAC0, DAC1 }</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;</div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment"> * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">/** DMA - Register Layout Typedef */</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="a00098.html"> 2447</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="a00098.html#a664cf4b368fc388926bd0e6d6822248f"> 2448</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#a664cf4b368fc388926bd0e6d6822248f">CR</a>;                                <span class="comment">/**&lt; Control Register, offset: 0x0 */</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="a00098.html#abaffcb82be7f60e866d66565340dc515"> 2449</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00098.html#abaffcb82be7f60e866d66565340dc515">ES</a>;                                <span class="comment">/**&lt; Error Status Register, offset: 0x4 */</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="a00098.html#a238b1b4eca36a89065db2194e939b150"> 2451</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#a238b1b4eca36a89065db2194e939b150">ERQ</a>;                               <span class="comment">/**&lt; Enable Request Register, offset: 0xC */</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="a00098.html#ad36396daed0b605efbbca1034b25dca6"> 2453</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#ad36396daed0b605efbbca1034b25dca6">EEI</a>;                               <span class="comment">/**&lt; Enable Error Interrupt Register, offset: 0x14 */</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="a00098.html#ab7b2be4f889b706c67eec2aa19d296d0"> 2454</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="a00098.html#ab7b2be4f889b706c67eec2aa19d296d0">CEEI</a>;                               <span class="comment">/**&lt; Clear Enable Error Interrupt Register, offset: 0x18 */</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="a00098.html#aa3c87cb018aa5aa7f1cd627b3ffad941"> 2455</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="a00098.html#aa3c87cb018aa5aa7f1cd627b3ffad941">SEEI</a>;                               <span class="comment">/**&lt; Set Enable Error Interrupt Register, offset: 0x19 */</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="a00098.html#aaa87671f75510a3ccf7987c5ef683d40"> 2456</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="a00098.html#aaa87671f75510a3ccf7987c5ef683d40">CERQ</a>;                               <span class="comment">/**&lt; Clear Enable Request Register, offset: 0x1A */</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="a00098.html#aa748a20e0211655999242fa0697fcfd0"> 2457</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="a00098.html#aa748a20e0211655999242fa0697fcfd0">SERQ</a>;                               <span class="comment">/**&lt; Set Enable Request Register, offset: 0x1B */</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="a00098.html#a96b2cab7238911194871a50890b46262"> 2458</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="a00098.html#a96b2cab7238911194871a50890b46262">CDNE</a>;                               <span class="comment">/**&lt; Clear DONE Status Bit Register, offset: 0x1C */</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="a00098.html#a9b7531a61f2523da000ffb17dd9c2739"> 2459</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="a00098.html#a9b7531a61f2523da000ffb17dd9c2739">SSRT</a>;                               <span class="comment">/**&lt; Set START Bit Register, offset: 0x1D */</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="a00098.html#a3058b19c540c537a5f8c45bc5da6a5de"> 2460</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="a00098.html#a3058b19c540c537a5f8c45bc5da6a5de">CERR</a>;                               <span class="comment">/**&lt; Clear Error Register, offset: 0x1E */</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="a00098.html#a6f4b9e922f08762c8913e026e3b34a03"> 2461</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="a00098.html#a6f4b9e922f08762c8913e026e3b34a03">CINT</a>;                               <span class="comment">/**&lt; Clear Interrupt Request Register, offset: 0x1F */</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="a00098.html#afad526bde6762b30554725cead19dec2"> 2463</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#afad526bde6762b30554725cead19dec2">INT</a>;                               <span class="comment">/**&lt; Interrupt Request Register, offset: 0x24 */</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;       uint8_t RESERVED_3[4];</div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="a00098.html#afb6f9d066790021df0cf7aa335824381"> 2465</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#afb6f9d066790021df0cf7aa335824381">ERR</a>;                               <span class="comment">/**&lt; Error Register, offset: 0x2C */</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;       uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="a00098.html#a9eacb0f911507328f4cca80c472a6d19"> 2467</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#a9eacb0f911507328f4cca80c472a6d19">HRS</a>;                               <span class="comment">/**&lt; Hardware Request Status Register, offset: 0x34 */</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;       uint8_t RESERVED_5[200];</div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="a00098.html#ae58a58530d1661b300d5f238ca0a108c"> 2469</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#ae58a58530d1661b300d5f238ca0a108c">DCHPRI3</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x100 */</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="a00098.html#a4abf6224f088c016546122a284327aa2"> 2470</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#a4abf6224f088c016546122a284327aa2">DCHPRI2</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x101 */</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="a00098.html#abd7754aad314076952f14a01904df95a"> 2471</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#abd7754aad314076952f14a01904df95a">DCHPRI1</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x102 */</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="a00098.html#a851878c52a9039091ea516b47e2fe0f4"> 2472</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#a851878c52a9039091ea516b47e2fe0f4">DCHPRI0</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x103 */</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="a00098.html#a6aa09d24a95848d451a7a8415bbede9e"> 2473</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#a6aa09d24a95848d451a7a8415bbede9e">DCHPRI7</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x104 */</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="a00098.html#abbc2da10712e9c4ca6a00d8faa6ff6fa"> 2474</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#abbc2da10712e9c4ca6a00d8faa6ff6fa">DCHPRI6</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x105 */</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="a00098.html#a50f4f0c1434366f9378ab00ce2b4259f"> 2475</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#a50f4f0c1434366f9378ab00ce2b4259f">DCHPRI5</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x106 */</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="a00098.html#ae89d8ee1fe06168e6a498d52135a0fee"> 2476</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#ae89d8ee1fe06168e6a498d52135a0fee">DCHPRI4</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x107 */</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="a00098.html#acfcf20e260c1f3e62c62894d964f7270"> 2477</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#acfcf20e260c1f3e62c62894d964f7270">DCHPRI11</a>;                           <span class="comment">/**&lt; Channel n Priority Register, offset: 0x108 */</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="a00098.html#a03cd2081beed22203536248bfb252ee1"> 2478</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#a03cd2081beed22203536248bfb252ee1">DCHPRI10</a>;                           <span class="comment">/**&lt; Channel n Priority Register, offset: 0x109 */</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="a00098.html#ae1275238c5c1cea15e0850d662d1f30f"> 2479</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#ae1275238c5c1cea15e0850d662d1f30f">DCHPRI9</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x10A */</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="a00098.html#a66813716e63ebf054f73013d5e8e4365"> 2480</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#a66813716e63ebf054f73013d5e8e4365">DCHPRI8</a>;                            <span class="comment">/**&lt; Channel n Priority Register, offset: 0x10B */</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="a00098.html#ab22cb53ea11ed72fb7d13e6360ea7796"> 2481</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#ab22cb53ea11ed72fb7d13e6360ea7796">DCHPRI15</a>;                           <span class="comment">/**&lt; Channel n Priority Register, offset: 0x10C */</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="a00098.html#a660bf74d1bc09d545df004079454f8d3"> 2482</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#a660bf74d1bc09d545df004079454f8d3">DCHPRI14</a>;                           <span class="comment">/**&lt; Channel n Priority Register, offset: 0x10D */</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="a00098.html#ac63d4cefc0d8fbf64086796fd817ff55"> 2483</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#ac63d4cefc0d8fbf64086796fd817ff55">DCHPRI13</a>;                           <span class="comment">/**&lt; Channel n Priority Register, offset: 0x10E */</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="a00098.html#a4e5fd529902d6f6fc845c79cc63cfd9b"> 2484</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00098.html#a4e5fd529902d6f6fc845c79cc63cfd9b">DCHPRI12</a>;                           <span class="comment">/**&lt; Channel n Priority Register, offset: 0x10F */</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;       uint8_t RESERVED_6[3824];</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="a00098.html#aa1626bb4b8a54b48a89d0a1b8c022c05"> 2487</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#aa1626bb4b8a54b48a89d0a1b8c022c05">SADDR</a>;                             <span class="comment">/**&lt; TCD Source Address, array offset: 0x1000, array step: 0x20 */</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="a00098.html#a3a4e489d108c859aaec96af80714654e"> 2488</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00098.html#a3a4e489d108c859aaec96af80714654e">SOFF</a>;                              <span class="comment">/**&lt; TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="a00098.html#a3580edc8f45436923bf3c815fcb7d45b"> 2489</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00098.html#a3580edc8f45436923bf3c815fcb7d45b">ATTR</a>;                              <span class="comment">/**&lt; TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="a00098.html#a9babcf104a9abd52166f6a40054d3b08"> 2491</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#a9babcf104a9abd52166f6a40054d3b08">NBYTES_MLNO</a>;                       <span class="comment">/**&lt; TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 */</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="a00098.html#a6b8476054f058853f49a684ece742f88"> 2492</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#a6b8476054f058853f49a684ece742f88">NBYTES_MLOFFNO</a>;                    <span class="comment">/**&lt; TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="a00098.html#a5e0642c17b40d3ff9a5be9d5ba36ed22"> 2493</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#a5e0642c17b40d3ff9a5be9d5ba36ed22">NBYTES_MLOFFYES</a>;                   <span class="comment">/**&lt; TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 */</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;    };</div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="a00098.html#a41bbed6bd0ab1bf8f00509380f2c5fe4"> 2495</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#a41bbed6bd0ab1bf8f00509380f2c5fe4">SLAST</a>;                             <span class="comment">/**&lt; TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="a00098.html#ae9784fb6be739584197fa99d875dcfe8"> 2496</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#ae9784fb6be739584197fa99d875dcfe8">DADDR</a>;                             <span class="comment">/**&lt; TCD Destination Address, array offset: 0x1010, array step: 0x20 */</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="a00098.html#ac468a90e025787b52d04e6bcd4bb3b27"> 2497</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00098.html#ac468a90e025787b52d04e6bcd4bb3b27">DOFF</a>;                              <span class="comment">/**&lt; TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="a00098.html#a96e8d9beb1b516edaf4b2ad84d2bce53"> 2499</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00098.html#a96e8d9beb1b516edaf4b2ad84d2bce53">CITER_ELINKNO</a>;                     <span class="comment">/**&lt; TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="a00098.html#a13bef8e34ec3cc08fe52f0afd35fa9b1"> 2500</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00098.html#a13bef8e34ec3cc08fe52f0afd35fa9b1">CITER_ELINKYES</a>;                    <span class="comment">/**&lt; TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    };</div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="a00098.html#af002f43e1ac832df5420754262d8dd61"> 2502</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#af002f43e1ac832df5420754262d8dd61">DLAST_SGA</a>;                         <span class="comment">/**&lt; TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="a00098.html#a60b7ef52775eb2e3a56852fdeacc0975"> 2503</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00098.html#a60b7ef52775eb2e3a56852fdeacc0975">CSR</a>;                               <span class="comment">/**&lt; TCD Control and Status, array offset: 0x101C, array step: 0x20 */</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="a00098.html#aee2d5fcff4ca988778b0ee149090d722"> 2505</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00098.html#aee2d5fcff4ca988778b0ee149090d722">BITER_ELINKNO</a>;                     <span class="comment">/**&lt; TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="a00098.html#a464e53c6509e80088037269a63565219"> 2506</a></span>&#160;      <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00098.html#a464e53c6509e80088037269a63565219">BITER_ELINKYES</a>;                    <span class="comment">/**&lt; TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    };</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  } TCD[16];</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;} <a class="code" href="a00098.html">DMA_Type</a>;</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment">   -- DMA Register Masks</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment"> * @addtogroup DMA_Register_Masks DMA Register Masks</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CR_CX_SHIFT                          17</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor"></span><span class="comment">/* ES Bit Fields */</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor"></span><span class="comment">/* ERQ Bit Fields */</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor"></span><span class="comment">/* EEI Bit Fields */</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor"></span><span class="comment">/* CEEI Bit Fields */</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor"></span><span class="comment">/* SEEI Bit Fields */</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor"></span><span class="comment">/* CERQ Bit Fields */</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor"></span><span class="comment">/* SERQ Bit Fields */</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor"></span><span class="comment">/* CDNE Bit Fields */</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor"></span><span class="comment">/* SSRT Bit Fields */</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor"></span><span class="comment">/* CERR Bit Fields */</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor"></span><span class="comment">/* CINT Bit Fields */</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor"></span><span class="comment">/* INT Bit Fields */</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor"></span><span class="comment">/* ERR Bit Fields */</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor"></span><span class="comment">/* HRS Bit Fields */</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI3 Bit Fields */</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI3_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI3_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI3_CHPRI_SHIFT))&amp;DMA_DCHPRI3_CHPRI_MASK)</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI3_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI3_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI3_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI3_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI2 Bit Fields */</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI2_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI2_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI2_CHPRI_SHIFT))&amp;DMA_DCHPRI2_CHPRI_MASK)</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI2_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI2_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI2_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI2_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI1 Bit Fields */</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI1_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI1_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI1_CHPRI_SHIFT))&amp;DMA_DCHPRI1_CHPRI_MASK)</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI1_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI1_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI1_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI1_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI0 Bit Fields */</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI0_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI0_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI0_CHPRI_SHIFT))&amp;DMA_DCHPRI0_CHPRI_MASK)</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI0_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI0_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI0_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI0_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI7 Bit Fields */</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI7_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI7_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI7_CHPRI_SHIFT))&amp;DMA_DCHPRI7_CHPRI_MASK)</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI7_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI7_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI7_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI7_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI6 Bit Fields */</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI6_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI6_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI6_CHPRI_SHIFT))&amp;DMA_DCHPRI6_CHPRI_MASK)</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI6_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI6_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI6_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI6_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI5 Bit Fields */</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI5_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI5_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI5_CHPRI_SHIFT))&amp;DMA_DCHPRI5_CHPRI_MASK)</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI5_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI5_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI5_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI5_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI4 Bit Fields */</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI4_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI4_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI4_CHPRI_SHIFT))&amp;DMA_DCHPRI4_CHPRI_MASK)</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI4_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI4_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI4_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI4_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI11 Bit Fields */</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI11_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI11_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI11_CHPRI_SHIFT))&amp;DMA_DCHPRI11_CHPRI_MASK)</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI11_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI11_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI11_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI11_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI10 Bit Fields */</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI10_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI10_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI10_CHPRI_SHIFT))&amp;DMA_DCHPRI10_CHPRI_MASK)</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI10_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI10_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI10_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI10_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI9 Bit Fields */</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI9_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI9_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI9_CHPRI_SHIFT))&amp;DMA_DCHPRI9_CHPRI_MASK)</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI9_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI9_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI9_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI9_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI8 Bit Fields */</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI8_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI8_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI8_CHPRI_SHIFT))&amp;DMA_DCHPRI8_CHPRI_MASK)</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI8_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI8_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI8_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI8_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI15 Bit Fields */</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI15_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI15_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI15_CHPRI_SHIFT))&amp;DMA_DCHPRI15_CHPRI_MASK)</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI15_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI15_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI15_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI15_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI14 Bit Fields */</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI14_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI14_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI14_CHPRI_SHIFT))&amp;DMA_DCHPRI14_CHPRI_MASK)</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI14_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI14_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI14_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI14_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI13 Bit Fields */</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI13_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI13_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI13_CHPRI_SHIFT))&amp;DMA_DCHPRI13_CHPRI_MASK)</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI13_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI13_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI13_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI13_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCHPRI12 Bit Fields */</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI12_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI12_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI12_CHPRI_SHIFT))&amp;DMA_DCHPRI12_CHPRI_MASK)</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI12_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI12_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI12_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DCHPRI12_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor"></span><span class="comment">/* SADDR Bit Fields */</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    0</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SADDR_SADDR_SHIFT))&amp;DMA_SADDR_SADDR_MASK)</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor"></span><span class="comment">/* SOFF Bit Fields */</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      0</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_SOFF_SOFF_SHIFT))&amp;DMA_SOFF_SOFF_MASK)</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATTR Bit Fields */</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      0x7u</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     0</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DSIZE_SHIFT))&amp;DMA_ATTR_DSIZE_MASK)</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       0xF8u</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      3</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DMOD_SHIFT))&amp;DMA_ATTR_DMOD_MASK)</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      0x700u</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     8</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SSIZE_SHIFT))&amp;DMA_ATTR_SSIZE_MASK)</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       0xF800u</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      11</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SMOD_SHIFT))&amp;DMA_ATTR_SMOD_MASK)</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor"></span><span class="comment">/* NBYTES_MLNO Bit Fields */</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             0</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor"></span><span class="comment">/* NBYTES_MLOFFNO Bit Fields */</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           0x3FFFFFFFu</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          0</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            0x40000000u</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           30</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            0x80000000u</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           31</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor"></span><span class="comment">/* NBYTES_MLOFFYES Bit Fields */</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          0x3FFu</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         0</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFYES_NBYTES_MASK)</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           0x3FFFFC00u</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          10</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_NBYTES_MLOFFYES_MLOFF_MASK)</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           0x40000000u</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          30</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           0x80000000u</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          31</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor"></span><span class="comment">/* SLAST Bit Fields */</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    0</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SLAST_SLAST_SHIFT))&amp;DMA_SLAST_SLAST_MASK)</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor"></span><span class="comment">/* DADDR Bit Fields */</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    0</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DADDR_DADDR_SHIFT))&amp;DMA_DADDR_DADDR_MASK)</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor"></span><span class="comment">/* DOFF Bit Fields */</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      0</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_DOFF_DOFF_SHIFT))&amp;DMA_DOFF_DOFF_MASK)</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor"></span><span class="comment">/* CITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             0x7FFFu</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            0</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_CITER_ELINKNO_CITER_MASK)</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             0x8000u</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            15</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor"></span><span class="comment">/* CITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            0x1FFu</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           0</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_CITER_SHIFT))&amp;DMA_CITER_ELINKYES_CITER_MASK)</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          9</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_CITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            0x8000u</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           15</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor"></span><span class="comment">/* DLAST_SGA Bit Fields */</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_SHIFT             0</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DLAST_SGA_DLASTSGA_SHIFT))&amp;DMA_DLAST_SGA_DLASTSGA_MASK)</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor"></span><span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define DMA_CSR_START_MASK                       0x1u</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_START_SHIFT                      0</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    0x2u</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   1</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     0x4u</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    2</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_DREQ_MASK                        0x8u</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       3</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_ESG_MASK                         0x10u</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        4</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  0x20u</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 5</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      0x40u</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     6</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_DONE_MASK                        0x80u</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       7</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 0xF00u</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                8</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_MAJORLINKCH_SHIFT))&amp;DMA_CSR_MAJORLINKCH_MASK)</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_BWC_MASK                         0xC000u</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        14</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_BWC_SHIFT))&amp;DMA_CSR_BWC_MASK)</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor"></span><span class="comment">/* BITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             0x7FFFu</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            0</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_BITER_ELINKNO_BITER_MASK)</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             0x8000u</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            15</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor"></span><span class="comment">/* BITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            0x1FFu</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           0</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_BITER_ELINKYES_BITER_MASK)</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          9</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_BITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            0x8000u</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           15</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group DMA_Register_Masks */</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="comment">/** Peripheral DMA base address */</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="a02351.html#gab04dd812f37907dc8bd6ed82e346b563"> 3041</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral DMA base pointer */</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="a02351.html#ga4103044f9ca209772f513dc694513ffb"> 3043</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of DMA peripheral base pointers */</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="a02351.html#gafbca71aaa985f4b626c194c6323deafd"> 3045</a></span>&#160;<span class="preprocessor">#define DMA_BASES                                { DMA0 }</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;</div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment"> * @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="comment">/** DMAMUX - Register Layout Typedef */</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="a00099.html"> 3062</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="a00099.html#a941a4fe7bcfea5b8f0a28912a203b40f"> 3063</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[16];                          <span class="comment">/**&lt; Channel Configuration register, array offset: 0x0, array step: 0x1 */</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;} <a class="code" href="a00099.html">DMAMUX_Type</a>;</div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;</div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment"> * @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;</div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment">/** Peripheral DMAMUX base address */</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="a02353.html#gab59b16200deae0e15cd58d322b7cc75b"> 3091</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral DMAMUX base pointer */</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="a02353.html#ga0b7b7bd666a76aa791434bb59ea03693"> 3093</a></span>&#160;<span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of DMAMUX peripheral base pointers */</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="a02353.html#gab9b186d6c6fff122d6e6403194dcc914"> 3095</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASES                             { DMAMUX }</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">   -- ENET Peripheral Access Layer</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment"> * @addtogroup ENET_Peripheral_Access_Layer ENET Peripheral Access Layer</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="comment">/** ENET - Register Layout Typedef */</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="a00103.html"> 3112</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="a00103.html#a2ff7649428a079dfb1cc80b9dd6ef26b"> 3114</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a2ff7649428a079dfb1cc80b9dd6ef26b">EIR</a>;                               <span class="comment">/**&lt; Interrupt Event Register, offset: 0x4 */</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="a00103.html#ac8ca6627a6219451b62a04a55177367b"> 3115</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ac8ca6627a6219451b62a04a55177367b">EIMR</a>;                              <span class="comment">/**&lt; Interrupt Mask Register, offset: 0x8 */</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="a00103.html#aafd4d2fcc9b52fe5e9fb671cb3cbe8f7"> 3117</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aafd4d2fcc9b52fe5e9fb671cb3cbe8f7">RDAR</a>;                              <span class="comment">/**&lt; Receive Descriptor Active Register, offset: 0x10 */</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="a00103.html#aa4673b3f5276bced67de7715389a098f"> 3118</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aa4673b3f5276bced67de7715389a098f">TDAR</a>;                              <span class="comment">/**&lt; Transmit Descriptor Active Register, offset: 0x14 */</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;       uint8_t RESERVED_2[12];</div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="a00103.html#a0280ca4dba07c6a76901229ce4c885da"> 3120</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a0280ca4dba07c6a76901229ce4c885da">ECR</a>;                               <span class="comment">/**&lt; Ethernet Control Register, offset: 0x24 */</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;       uint8_t RESERVED_3[24];</div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="a00103.html#a359c03ae606c4e68658d852e5c4e5e4d"> 3122</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a359c03ae606c4e68658d852e5c4e5e4d">MMFR</a>;                              <span class="comment">/**&lt; MII Management Frame Register, offset: 0x40 */</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="a00103.html#ac1e3c9ce7694505cb969d1728c02b321"> 3123</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ac1e3c9ce7694505cb969d1728c02b321">MSCR</a>;                              <span class="comment">/**&lt; MII Speed Control Register, offset: 0x44 */</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;       uint8_t RESERVED_4[28];</div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="a00103.html#a75b6139ebf953cda87a5fe377df75307"> 3125</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a75b6139ebf953cda87a5fe377df75307">MIBC</a>;                              <span class="comment">/**&lt; MIB Control Register, offset: 0x64 */</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;       uint8_t RESERVED_5[28];</div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="a00103.html#a1e6a24a342870195d9f9efd0ed7a43bc"> 3127</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a1e6a24a342870195d9f9efd0ed7a43bc">RCR</a>;                               <span class="comment">/**&lt; Receive Control Register, offset: 0x84 */</span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;       uint8_t RESERVED_6[60];</div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="a00103.html#a44766d369a9340a077907deed6107f78"> 3129</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a44766d369a9340a077907deed6107f78">TCR</a>;                               <span class="comment">/**&lt; Transmit Control Register, offset: 0xC4 */</span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;       uint8_t RESERVED_7[28];</div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="a00103.html#a83047c76f6dab2c6bdd3cb7f8621deac"> 3131</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a83047c76f6dab2c6bdd3cb7f8621deac">PALR</a>;                              <span class="comment">/**&lt; Physical Address Lower Register, offset: 0xE4 */</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="a00103.html#a4008aa2e50b3cf079b32546db1054478"> 3132</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a4008aa2e50b3cf079b32546db1054478">PAUR</a>;                              <span class="comment">/**&lt; Physical Address Upper Register, offset: 0xE8 */</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="a00103.html#a7a0c4ff40dfd2da3f20f28f3f50b991f"> 3133</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a7a0c4ff40dfd2da3f20f28f3f50b991f">OPD</a>;                               <span class="comment">/**&lt; Opcode/Pause Duration Register, offset: 0xEC */</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;       uint8_t RESERVED_8[40];</div>
<div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="a00103.html#aad5d329ac44b5fc9a777d7e5c553d824"> 3135</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aad5d329ac44b5fc9a777d7e5c553d824">IAUR</a>;                              <span class="comment">/**&lt; Descriptor Individual Upper Address Register, offset: 0x118 */</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="a00103.html#acb6f578ad2bcc9e083e832a77e513ed3"> 3136</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#acb6f578ad2bcc9e083e832a77e513ed3">IALR</a>;                              <span class="comment">/**&lt; Descriptor Individual Lower Address Register, offset: 0x11C */</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="a00103.html#a3b405b74d63c05ee1d49038985f486cd"> 3137</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a3b405b74d63c05ee1d49038985f486cd">GAUR</a>;                              <span class="comment">/**&lt; Descriptor Group Upper Address Register, offset: 0x120 */</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="a00103.html#ad6467ea10354c07b7127d11367790de4"> 3138</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ad6467ea10354c07b7127d11367790de4">GALR</a>;                              <span class="comment">/**&lt; Descriptor Group Lower Address Register, offset: 0x124 */</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;       uint8_t RESERVED_9[28];</div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="a00103.html#aca4cd89cda56d27b449736abfdd69ee6"> 3140</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aca4cd89cda56d27b449736abfdd69ee6">TFWR</a>;                              <span class="comment">/**&lt; Transmit FIFO Watermark Register, offset: 0x144 */</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;       uint8_t RESERVED_10[56];</div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="a00103.html#ab84eeffd56da6b3e88467b83e883715f"> 3142</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ab84eeffd56da6b3e88467b83e883715f">RDSR</a>;                              <span class="comment">/**&lt; Receive Descriptor Ring Start Register, offset: 0x180 */</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="a00103.html#aaa3290b03f8c1eeec24b72eccb514cef"> 3143</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aaa3290b03f8c1eeec24b72eccb514cef">TDSR</a>;                              <span class="comment">/**&lt; Transmit Buffer Descriptor Ring Start Register, offset: 0x184 */</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="a00103.html#a481a8606d28f91888899edf2d452acf6"> 3144</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a481a8606d28f91888899edf2d452acf6">MRBR</a>;                              <span class="comment">/**&lt; Maximum Receive Buffer Size Register, offset: 0x188 */</span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;       uint8_t RESERVED_11[4];</div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="a00103.html#a78e0c9198f7b28a5183ad00dc01d6dec"> 3146</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a78e0c9198f7b28a5183ad00dc01d6dec">RSFL</a>;                              <span class="comment">/**&lt; Receive FIFO Section Full Threshold, offset: 0x190 */</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="a00103.html#a49cfa21fc1837cfd58a8f8d159286e46"> 3147</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a49cfa21fc1837cfd58a8f8d159286e46">RSEM</a>;                              <span class="comment">/**&lt; Receive FIFO Section Empty Threshold, offset: 0x194 */</span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="a00103.html#a4847e5abf286cd40f1473ea96b7c1e5f"> 3148</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a4847e5abf286cd40f1473ea96b7c1e5f">RAEM</a>;                              <span class="comment">/**&lt; Receive FIFO Almost Empty Threshold, offset: 0x198 */</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="a00103.html#a0d267bf8a33801197a472cdaa463e9ef"> 3149</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a0d267bf8a33801197a472cdaa463e9ef">RAFL</a>;                              <span class="comment">/**&lt; Receive FIFO Almost Full Threshold, offset: 0x19C */</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="a00103.html#a832581c4ee3735edefec723badc44137"> 3150</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a832581c4ee3735edefec723badc44137">TSEM</a>;                              <span class="comment">/**&lt; Transmit FIFO Section Empty Threshold, offset: 0x1A0 */</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="a00103.html#a0f774d8ca4919460b91e4fb11568a888"> 3151</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a0f774d8ca4919460b91e4fb11568a888">TAEM</a>;                              <span class="comment">/**&lt; Transmit FIFO Almost Empty Threshold, offset: 0x1A4 */</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="a00103.html#ac673b821561ab611b0b1ba10ca44d885"> 3152</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ac673b821561ab611b0b1ba10ca44d885">TAFL</a>;                              <span class="comment">/**&lt; Transmit FIFO Almost Full Threshold, offset: 0x1A8 */</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="a00103.html#af21e05048bc2b786d0d17147bf57ec36"> 3153</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#af21e05048bc2b786d0d17147bf57ec36">TIPG</a>;                              <span class="comment">/**&lt; Transmit Inter-Packet Gap, offset: 0x1AC */</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="a00103.html#ad2a1600d156232df571e5ae8654f71c4"> 3154</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ad2a1600d156232df571e5ae8654f71c4">FTRL</a>;                              <span class="comment">/**&lt; Frame Truncation Length, offset: 0x1B0 */</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;       uint8_t RESERVED_12[12];</div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="a00103.html#a78e9161d922623a708995cda7f50d32c"> 3156</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a78e9161d922623a708995cda7f50d32c">TACC</a>;                              <span class="comment">/**&lt; Transmit Accelerator Function Configuration, offset: 0x1C0 */</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="a00103.html#a2f86336404b15e64e1dac59d0a5a6270"> 3157</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a2f86336404b15e64e1dac59d0a5a6270">RACC</a>;                              <span class="comment">/**&lt; Receive Accelerator Function Configuration, offset: 0x1C4 */</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;       uint8_t RESERVED_13[56];</div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="a00103.html#af7505d13d5ccb9a08a651b450be19a0a"> 3159</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#af7505d13d5ccb9a08a651b450be19a0a">RMON_T_DROP</a>;                       <span class="comment">/**&lt; Count of frames not counted correctly (RMON_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x200 */</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="a00103.html#a9de549844540be775160a1fa83f75702"> 3160</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a9de549844540be775160a1fa83f75702">RMON_T_PACKETS</a>;                    <span class="comment">/**&lt; RMON Tx packet count (RMON_T_PACKETS), offset: 0x204 */</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="a00103.html#a23c491dfed0bdd4e716f65895170695b"> 3161</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a23c491dfed0bdd4e716f65895170695b">RMON_T_BC_PKT</a>;                     <span class="comment">/**&lt; RMON Tx Broadcast Packets (RMON_T_BC_PKT), offset: 0x208 */</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="a00103.html#a878de7037c9a164862fa9ab2ed71330b"> 3162</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a878de7037c9a164862fa9ab2ed71330b">RMON_T_MC_PKT</a>;                     <span class="comment">/**&lt; RMON Tx Multicast Packets (RMON_T_MC_PKT), offset: 0x20C */</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="a00103.html#a64b091ff37f22bb3f1fb169cc5efbe7a"> 3163</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a64b091ff37f22bb3f1fb169cc5efbe7a">RMON_T_CRC_ALIGN</a>;                  <span class="comment">/**&lt; RMON Tx Packets w CRC/Align error (RMON_T_CRC_ALIGN), offset: 0x210 */</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="a00103.html#abf8a22a4275fb4615b0b24dac999fe70"> 3164</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#abf8a22a4275fb4615b0b24dac999fe70">RMON_T_UNDERSIZE</a>;                  <span class="comment">/**&lt; RMON Tx Packets &lt; 64 bytes, good CRC (RMON_T_UNDERSIZE), offset: 0x214 */</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="a00103.html#a4fdefbaf0262f6a60967febae1242aac"> 3165</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a4fdefbaf0262f6a60967febae1242aac">RMON_T_OVERSIZE</a>;                   <span class="comment">/**&lt; RMON Tx Packets &gt; MAX_FL bytes, good CRC (RMON_T_OVERSIZE), offset: 0x218 */</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="a00103.html#a1c29d45fee192f84a40178027c582d90"> 3166</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a1c29d45fee192f84a40178027c582d90">RMON_T_FRAG</a>;                       <span class="comment">/**&lt; RMON Tx Packets &lt; 64 bytes, bad CRC (RMON_T_FRAG), offset: 0x21C */</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="a00103.html#a7a0c5e2db3edb40ea305377189ad2bc5"> 3167</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a7a0c5e2db3edb40ea305377189ad2bc5">RMON_T_JAB</a>;                        <span class="comment">/**&lt; RMON Tx Packets &gt; MAX_FL bytes, bad CRC (RMON_T_JAB), offset: 0x220 */</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="a00103.html#a152f78006e3b0f881f04498d5c11490a"> 3168</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a152f78006e3b0f881f04498d5c11490a">RMON_T_COL</a>;                        <span class="comment">/**&lt; RMON Tx collision count (RMON_T_COL), offset: 0x224 */</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="a00103.html#a83fcc1277659c5e879243a53c2e91316"> 3169</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a83fcc1277659c5e879243a53c2e91316">RMON_T_P64</a>;                        <span class="comment">/**&lt; RMON Tx 64 byte packets (RMON_T_P64), offset: 0x228 */</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="a00103.html#a97806e168a463880e91ae4c7072bfba2"> 3170</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a97806e168a463880e91ae4c7072bfba2">RMON_T_P65TO127</a>;                   <span class="comment">/**&lt; RMON Tx 65 to 127 byte packets (RMON_T_P65TO127), offset: 0x22C */</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="a00103.html#a259e68ab03aedacecf22f30c207184e3"> 3171</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a259e68ab03aedacecf22f30c207184e3">RMON_T_P128TO255</a>;                  <span class="comment">/**&lt; RMON Tx 128 to 255 byte packets (RMON_T_P128TO255), offset: 0x230 */</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="a00103.html#aab8aa802b2851f7df3390b940928caf9"> 3172</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aab8aa802b2851f7df3390b940928caf9">RMON_T_P256TO511</a>;                  <span class="comment">/**&lt; RMON Tx 256 to 511 byte packets (RMON_T_P256TO511), offset: 0x234 */</span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="a00103.html#a6427b5a40336b2c48b3796d33c7e8472"> 3173</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a6427b5a40336b2c48b3796d33c7e8472">RMON_T_P512TO1023</a>;                 <span class="comment">/**&lt; RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023), offset: 0x238 */</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="a00103.html#a686936714bd9b37dd65ea81dbcc437e5"> 3174</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a686936714bd9b37dd65ea81dbcc437e5">RMON_T_P1024TO2047</a>;                <span class="comment">/**&lt; RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047), offset: 0x23C */</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="a00103.html#ac7321a60f5ceb7e658a0ef2b2edc2a1e"> 3175</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ac7321a60f5ceb7e658a0ef2b2edc2a1e">RMON_T_P_GTE2048</a>;                  <span class="comment">/**&lt; RMON Tx packets w &gt; 2048 bytes (RMON_T_P_GTE2048), offset: 0x240 */</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="a00103.html#a159213567e106c3d8469d88ae2a5c5b7"> 3176</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a159213567e106c3d8469d88ae2a5c5b7">RMON_T_OCTETS</a>;                     <span class="comment">/**&lt; RMON Tx Octets (RMON_T_OCTETS), offset: 0x244 */</span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="a00103.html#a46e0bebbbba058213b01b6df42d3caeb"> 3177</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a46e0bebbbba058213b01b6df42d3caeb">IEEE_T_DROP</a>;                       <span class="comment">/**&lt; Count of frames not counted correctly (IEEE_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x248 */</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="a00103.html#a25e9f699a7f2ee7911005e4962c2634f"> 3178</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a25e9f699a7f2ee7911005e4962c2634f">IEEE_T_FRAME_OK</a>;                   <span class="comment">/**&lt; Frames Transmitted OK (IEEE_T_FRAME_OK), offset: 0x24C */</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="a00103.html#a260d6e50dd3dbd9e0478bf21f8af8791"> 3179</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a260d6e50dd3dbd9e0478bf21f8af8791">IEEE_T_1COL</a>;                       <span class="comment">/**&lt; Frames Transmitted with Single Collision (IEEE_T_1COL), offset: 0x250 */</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="a00103.html#af24cf79b4afa9a81c3725fab2d9283e7"> 3180</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#af24cf79b4afa9a81c3725fab2d9283e7">IEEE_T_MCOL</a>;                       <span class="comment">/**&lt; Frames Transmitted with Multiple Collisions (IEEE_T_MCOL), offset: 0x254 */</span></div>
<div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="a00103.html#aaf0b0900889681545417520faf5775d3"> 3181</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aaf0b0900889681545417520faf5775d3">IEEE_T_DEF</a>;                        <span class="comment">/**&lt; Frames Transmitted after Deferral Delay (IEEE_T_DEF), offset: 0x258 */</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="a00103.html#a7c6b7fe0e1e7f976bea3892db04d22f1"> 3182</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a7c6b7fe0e1e7f976bea3892db04d22f1">IEEE_T_LCOL</a>;                       <span class="comment">/**&lt; Frames Transmitted with Late Collision (IEEE_T_LCOL), offset: 0x25C */</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="a00103.html#ad0165675944ade8aa248683eb5557beb"> 3183</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ad0165675944ade8aa248683eb5557beb">IEEE_T_EXCOL</a>;                      <span class="comment">/**&lt; Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL), offset: 0x260 */</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="a00103.html#ae02f31bee5be10296855da2af139e72d"> 3184</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ae02f31bee5be10296855da2af139e72d">IEEE_T_MACERR</a>;                     <span class="comment">/**&lt; Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR), offset: 0x264 */</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="a00103.html#a92c4cf9ab525beeb5427573792f86025"> 3185</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a92c4cf9ab525beeb5427573792f86025">IEEE_T_CSERR</a>;                      <span class="comment">/**&lt; Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR), offset: 0x268 */</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="a00103.html#af1a70be498ad22a2118d946cd5f37102"> 3186</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#af1a70be498ad22a2118d946cd5f37102">IEEE_T_SQE</a>;                        <span class="comment">/**&lt; Frames Transmitted with SQE Error (IEEE_T_SQE). NOTE: Counter not implemented (read 0 always) as no SQE information is available., offset: 0x26C */</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="a00103.html#a9ccc2833ef1189dcbfe593e35e9118b2"> 3187</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a9ccc2833ef1189dcbfe593e35e9118b2">IEEE_T_FDXFC</a>;                      <span class="comment">/**&lt; Flow Control Pause frames transmitted (IEEE_T_FDXFC), offset: 0x270 */</span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="a00103.html#aa6ea82b0f40c7fba7d27843b778baac8"> 3188</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aa6ea82b0f40c7fba7d27843b778baac8">IEEE_T_OCTETS_OK</a>;                  <span class="comment">/**&lt; Octet count for Frames Transmitted w/o Error (IEEE_T_OCTETS_OK). NOTE: Counts total octets (includes header and FCS fields)., offset: 0x274 */</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;       uint8_t RESERVED_14[12];</div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="a00103.html#aff6194bf30ded2153bcd8c5ae561c6c7"> 3190</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aff6194bf30ded2153bcd8c5ae561c6c7">RMON_R_PACKETS</a>;                    <span class="comment">/**&lt; RMON Rx packet count (RMON_R_PACKETS), offset: 0x284 */</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="a00103.html#a610a0affbd73c060462deab0ef9be79b"> 3191</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a610a0affbd73c060462deab0ef9be79b">RMON_R_BC_PKT</a>;                     <span class="comment">/**&lt; RMON Rx Broadcast Packets (RMON_R_BC_PKT), offset: 0x288 */</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="a00103.html#a79e15b10f049659e10237075efa8071f"> 3192</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a79e15b10f049659e10237075efa8071f">RMON_R_MC_PKT</a>;                     <span class="comment">/**&lt; RMON Rx Multicast Packets (RMON_R_MC_PKT), offset: 0x28C */</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="a00103.html#ae5dbb60fd5c2db0334350dd2850f2f33"> 3193</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ae5dbb60fd5c2db0334350dd2850f2f33">RMON_R_CRC_ALIGN</a>;                  <span class="comment">/**&lt; RMON Rx Packets w CRC/Align error (RMON_R_CRC_ALIGN), offset: 0x290 */</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="a00103.html#a555f55eee1dfdfc3d1211875aa36a396"> 3194</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a555f55eee1dfdfc3d1211875aa36a396">RMON_R_UNDERSIZE</a>;                  <span class="comment">/**&lt; RMON Rx Packets &lt; 64 bytes, good CRC (RMON_R_UNDERSIZE), offset: 0x294 */</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="a00103.html#ad65dc246caaa867fe0fa27a5c2ab6441"> 3195</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ad65dc246caaa867fe0fa27a5c2ab6441">RMON_R_OVERSIZE</a>;                   <span class="comment">/**&lt; RMON Rx Packets &gt; MAX_FL bytes, good CRC (RMON_R_OVERSIZE), offset: 0x298 */</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="a00103.html#a3f07488b3256cac88082110ff2a86d81"> 3196</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a3f07488b3256cac88082110ff2a86d81">RMON_R_FRAG</a>;                       <span class="comment">/**&lt; RMON Rx Packets &lt; 64 bytes, bad CRC (RMON_R_FRAG), offset: 0x29C */</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="a00103.html#a3d7389c7d6bb0792949ccb7b30170965"> 3197</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a3d7389c7d6bb0792949ccb7b30170965">RMON_R_JAB</a>;                        <span class="comment">/**&lt; RMON Rx Packets &gt; MAX_FL bytes, bad CRC (RMON_R_JAB), offset: 0x2A0 */</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="a00103.html#adc42b04dc76d2ff1cd7782e0c86d8d32"> 3198</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#adc42b04dc76d2ff1cd7782e0c86d8d32">RMON_R_RESVD_0</a>;                    <span class="comment">/**&lt; Reserved (RMON_R_RESVD_0), offset: 0x2A4 */</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="a00103.html#a1b8d6aa1dcebd79096489a42ad00d514"> 3199</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a1b8d6aa1dcebd79096489a42ad00d514">RMON_R_P64</a>;                        <span class="comment">/**&lt; RMON Rx 64 byte packets (RMON_R_P64), offset: 0x2A8 */</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="a00103.html#a4bad09e53632a3802b8f81b0972fafdf"> 3200</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a4bad09e53632a3802b8f81b0972fafdf">RMON_R_P65TO127</a>;                   <span class="comment">/**&lt; RMON Rx 65 to 127 byte packets (RMON_R_P65TO127), offset: 0x2AC */</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="a00103.html#a5f9ef17e504607c96eacc8e2817d73f9"> 3201</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a5f9ef17e504607c96eacc8e2817d73f9">RMON_R_P128TO255</a>;                  <span class="comment">/**&lt; RMON Rx 128 to 255 byte packets (RMON_R_P128TO255), offset: 0x2B0 */</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="a00103.html#aaa087d41b38ae0670c7e56418115b869"> 3202</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aaa087d41b38ae0670c7e56418115b869">RMON_R_P256TO511</a>;                  <span class="comment">/**&lt; RMON Rx 256 to 511 byte packets (RMON_R_P256TO511), offset: 0x2B4 */</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="a00103.html#aa63e975370ae75f760d35b4715dbc237"> 3203</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aa63e975370ae75f760d35b4715dbc237">RMON_R_P512TO1023</a>;                 <span class="comment">/**&lt; RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023), offset: 0x2B8 */</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="a00103.html#ad3557328d78c4e6558c6264f1da58779"> 3204</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ad3557328d78c4e6558c6264f1da58779">RMON_R_P1024TO2047</a>;                <span class="comment">/**&lt; RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047), offset: 0x2BC */</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="a00103.html#af0cac6978c39249a3abbb2144da0bf95"> 3205</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#af0cac6978c39249a3abbb2144da0bf95">RMON_R_P_GTE2048</a>;                  <span class="comment">/**&lt; RMON Rx packets w &gt; 2048 bytes (RMON_R_P_GTE2048), offset: 0x2C0 */</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="a00103.html#a0a7b934c35edfbaa59d711a9ca0a70db"> 3206</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a0a7b934c35edfbaa59d711a9ca0a70db">RMON_R_OCTETS</a>;                     <span class="comment">/**&lt; RMON Rx Octets (RMON_R_OCTETS), offset: 0x2C4 */</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="a00103.html#af5dd4680a4d27dbdba99eacc0b7c5033"> 3207</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#af5dd4680a4d27dbdba99eacc0b7c5033">RMON_R_DROP</a>;                       <span class="comment">/**&lt; Count of frames not counted correctly (IEEE_R_DROP). NOTE: Counter increments if a frame with valid/missing SFD character is detected and has been dropped. None of the other counters increments if this counter increments., offset: 0x2C8 */</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="a00103.html#a994747afa709804f4b01e3726d8f77d1"> 3208</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a994747afa709804f4b01e3726d8f77d1">RMON_R_FRAME_OK</a>;                   <span class="comment">/**&lt; Frames Received OK (IEEE_R_FRAME_OK), offset: 0x2CC */</span></div>
<div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="a00103.html#a017e58af7b3c73973342ddde366b517b"> 3209</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a017e58af7b3c73973342ddde366b517b">IEEE_R_CRC</a>;                        <span class="comment">/**&lt; Frames Received with CRC Error (IEEE_R_CRC), offset: 0x2D0 */</span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="a00103.html#ad629af48f076f29bc56143ed13362153"> 3210</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ad629af48f076f29bc56143ed13362153">IEEE_R_ALIGN</a>;                      <span class="comment">/**&lt; Frames Received with Alignment Error (IEEE_R_ALIGN), offset: 0x2D4 */</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="a00103.html#a4ff1d9e93a255f28f9bdc61feba88b36"> 3211</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a4ff1d9e93a255f28f9bdc61feba88b36">IEEE_R_MACERR</a>;                     <span class="comment">/**&lt; Receive Fifo Overflow count (IEEE_R_MACERR), offset: 0x2D8 */</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="a00103.html#aa787d48cd2acbb4faaee69b53ff68b42"> 3212</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#aa787d48cd2acbb4faaee69b53ff68b42">IEEE_R_FDXFC</a>;                      <span class="comment">/**&lt; Flow Control Pause frames received (IEEE_R_FDXFC), offset: 0x2DC */</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="a00103.html#a4e4604ef8213e0a0b56dc6ab439965ed"> 3213</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a4e4604ef8213e0a0b56dc6ab439965ed">IEEE_R_OCTETS_OK</a>;                  <span class="comment">/**&lt; Octet count for Frames Rcvd w/o Error (IEEE_R_OCTETS_OK). Counts total octets (includes header and FCS fields)., offset: 0x2E0 */</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;       uint8_t RESERVED_15[284];</div>
<div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="a00103.html#abeca43c3170448c5b52e3387a18ac9e6"> 3215</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#abeca43c3170448c5b52e3387a18ac9e6">ATCR</a>;                              <span class="comment">/**&lt; Timer Control Register, offset: 0x400 */</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="a00103.html#a3e96f893dbd384b9469847bf08c22e88"> 3216</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a3e96f893dbd384b9469847bf08c22e88">ATVR</a>;                              <span class="comment">/**&lt; Timer Value Register, offset: 0x404 */</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="a00103.html#a7d884a3ad9e74534e6543dbb7bc957c5"> 3217</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a7d884a3ad9e74534e6543dbb7bc957c5">ATOFF</a>;                             <span class="comment">/**&lt; Timer Offset Register, offset: 0x408 */</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="a00103.html#a9620a4a827db2cfd586c226a7174fabe"> 3218</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a9620a4a827db2cfd586c226a7174fabe">ATPER</a>;                             <span class="comment">/**&lt; Timer Period Register, offset: 0x40C */</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="a00103.html#a659e7687729f9e57fb36b6174eda7a62"> 3219</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a659e7687729f9e57fb36b6174eda7a62">ATCOR</a>;                             <span class="comment">/**&lt; Timer Correction Register, offset: 0x410 */</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="a00103.html#ad73f5b3d70dbf900b7bb783cfe6998c1"> 3220</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#ad73f5b3d70dbf900b7bb783cfe6998c1">ATINC</a>;                             <span class="comment">/**&lt; Time-Stamping Clock Period Register, offset: 0x414 */</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="a00103.html#a738891f2b99db19ae5b3cc6c123ad28b"> 3221</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a738891f2b99db19ae5b3cc6c123ad28b">ATSTMP</a>;                            <span class="comment">/**&lt; Timestamp of Last Transmitted Frame, offset: 0x418 */</span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;       uint8_t RESERVED_16[488];</div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="a00103.html#a272b70e137ff861d88e01ede575cbd82"> 3223</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a272b70e137ff861d88e01ede575cbd82">TGSR</a>;                              <span class="comment">/**&lt; Timer Global Status Register, offset: 0x604 */</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x608, array step: 0x8 */</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="a00103.html#a344e4cceb1173e0a567e912c33b50b23"> 3225</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a344e4cceb1173e0a567e912c33b50b23">TCSR</a>;                              <span class="comment">/**&lt; Timer Control Status Register, array offset: 0x608, array step: 0x8 */</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="a00103.html#a0250ac5aaad7995bb08b2213c6e1719f"> 3226</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00103.html#a0250ac5aaad7995bb08b2213c6e1719f">TCCR</a>;                              <span class="comment">/**&lt; Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 */</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;  } CHANNEL[4];</div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;} <a class="code" href="a00103.html">ENET_Type</a>;</div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;</div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment">   -- ENET Register Masks</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment"> * @addtogroup ENET_Register_Masks ENET Register Masks</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;</div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">/* EIR Bit Fields */</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_MASK                   0x8000u</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_TS_TIMER_SHIFT                  15</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_TS_AVAIL_MASK                   0x10000u</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_TS_AVAIL_SHIFT                  16</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_WAKEUP_MASK                     0x20000u</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_WAKEUP_SHIFT                    17</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_PLR_MASK                        0x40000u</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_PLR_SHIFT                       18</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_UN_MASK                         0x80000u</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_UN_SHIFT                        19</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_RL_MASK                         0x100000u</span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_RL_SHIFT                        20</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_LC_MASK                         0x200000u</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_LC_SHIFT                        21</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_EBERR_MASK                      0x400000u</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_EBERR_SHIFT                     22</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_MII_MASK                        0x800000u</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_MII_SHIFT                       23</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_RXB_MASK                        0x1000000u</span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_RXB_SHIFT                       24</span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_RXF_MASK                        0x2000000u</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_RXF_SHIFT                       25</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_TXB_MASK                        0x4000000u</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_TXB_SHIFT                       26</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_TXF_MASK                        0x8000000u</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_TXF_SHIFT                       27</span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_GRA_MASK                        0x10000000u</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_GRA_SHIFT                       28</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_BABT_MASK                       0x20000000u</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_BABT_SHIFT                      29</span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_BABR_MASK                       0x40000000u</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIR_BABR_SHIFT                      30</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor"></span><span class="comment">/* EIMR Bit Fields */</span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_MASK                  0x8000u</span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_TS_TIMER_SHIFT                 15</span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_TS_AVAIL_MASK                  0x10000u</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_TS_AVAIL_SHIFT                 16</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_WAKEUP_MASK                    0x20000u</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_WAKEUP_SHIFT                   17</span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_PLR_MASK                       0x40000u</span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_PLR_SHIFT                      18</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_UN_MASK                        0x80000u</span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_UN_SHIFT                       19</span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_RL_MASK                        0x100000u</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_RL_SHIFT                       20</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_LC_MASK                        0x200000u</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_LC_SHIFT                       21</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_EBERR_MASK                     0x400000u</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_EBERR_SHIFT                    22</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_MII_MASK                       0x800000u</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_MII_SHIFT                      23</span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_RXB_MASK                       0x1000000u</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_RXB_SHIFT                      24</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_RXF_MASK                       0x2000000u</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_RXF_SHIFT                      25</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_TXB_MASK                       0x4000000u</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_TXB_SHIFT                      26</span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_TXF_MASK                       0x8000000u</span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_TXF_SHIFT                      27</span></div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_GRA_MASK                       0x10000000u</span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_GRA_SHIFT                      28</span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_BABT_MASK                      0x20000000u</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_BABT_SHIFT                     29</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_BABR_MASK                      0x40000000u</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_EIMR_BABR_SHIFT                     30</span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor"></span><span class="comment">/* RDAR Bit Fields */</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_MASK                      0x1000000u</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RDAR_RDAR_SHIFT                     24</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor"></span><span class="comment">/* TDAR Bit Fields */</span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_MASK                      0x1000000u</span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TDAR_TDAR_SHIFT                     24</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor"></span><span class="comment">/* ECR Bit Fields */</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_MASK                      0x1u</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_RESET_SHIFT                     0</span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_ETHEREN_MASK                    0x2u</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_ETHEREN_SHIFT                   1</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_MAGICEN_MASK                    0x4u</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_MAGICEN_SHIFT                   2</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_SLEEP_MASK                      0x8u</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_SLEEP_SHIFT                     3</span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_EN1588_MASK                     0x10u</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_EN1588_SHIFT                    4</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_DBGEN_MASK                      0x40u</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_DBGEN_SHIFT                     6</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_STOPEN_MASK                     0x80u</span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_STOPEN_SHIFT                    7</span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_DBSWP_MASK                      0x100u</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ECR_DBSWP_SHIFT                     8</span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor"></span><span class="comment">/* MMFR Bit Fields */</span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_DATA_SHIFT                     0</span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_DATA_SHIFT))&amp;ENET_MMFR_DATA_MASK)</span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_TA_MASK                        0x30000u</span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_TA_SHIFT                       16</span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_TA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_TA_SHIFT))&amp;ENET_MMFR_TA_MASK)</span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_RA_MASK                        0x7C0000u</span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_RA_SHIFT                       18</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_RA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_RA_SHIFT))&amp;ENET_MMFR_RA_MASK)</span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_PA_MASK                        0xF800000u</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_PA_SHIFT                       23</span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_PA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_PA_SHIFT))&amp;ENET_MMFR_PA_MASK)</span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_OP_MASK                        0x30000000u</span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_OP_SHIFT                       28</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_OP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_OP_SHIFT))&amp;ENET_MMFR_OP_MASK)</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_ST_MASK                        0xC0000000u</span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_ST_SHIFT                       30</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MMFR_ST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_ST_SHIFT))&amp;ENET_MMFR_ST_MASK)</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor"></span><span class="comment">/* MSCR Bit Fields */</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_MASK                 0x7Eu</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MSCR_MII_SPEED_SHIFT                1</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MSCR_MII_SPEED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_MII_SPEED_SHIFT))&amp;ENET_MSCR_MII_SPEED_MASK)</span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MSCR_DIS_PRE_MASK                   0x80u</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MSCR_DIS_PRE_SHIFT                  7</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MSCR_HOLDTIME_MASK                  0x700u</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MSCR_HOLDTIME_SHIFT                 8</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MSCR_HOLDTIME(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_HOLDTIME_SHIFT))&amp;ENET_MSCR_HOLDTIME_MASK)</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor"></span><span class="comment">/* MIBC Bit Fields */</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_MASK                 0x20000000u</span></div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_SHIFT                29</span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MIBC_MIB_IDLE_MASK                  0x40000000u</span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MIBC_MIB_IDLE_SHIFT                 30</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MIBC_MIB_DIS_MASK                   0x80000000u</span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MIBC_MIB_DIS_SHIFT                  31</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor"></span><span class="comment">/* RCR Bit Fields */</span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_MASK                       0x1u</span></div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_LOOP_SHIFT                      0</span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_DRT_MASK                        0x2u</span></div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_DRT_SHIFT                       1</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_MII_MODE_MASK                   0x4u</span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_MII_MODE_SHIFT                  2</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_PROM_MASK                       0x8u</span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_PROM_SHIFT                      3</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_BC_REJ_MASK                     0x10u</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_BC_REJ_SHIFT                    4</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_FCE_MASK                        0x20u</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_FCE_SHIFT                       5</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_RMII_MODE_MASK                  0x100u</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_RMII_MODE_SHIFT                 8</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_RMII_10T_MASK                   0x200u</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_RMII_10T_SHIFT                  9</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_PADEN_MASK                      0x1000u</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_PADEN_SHIFT                     12</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_PAUFWD_MASK                     0x2000u</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_PAUFWD_SHIFT                    13</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_CRCFWD_MASK                     0x4000u</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_CRCFWD_SHIFT                    14</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_CFEN_MASK                       0x8000u</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_CFEN_SHIFT                      15</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_MAX_FL_MASK                     0x3FFF0000u</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_MAX_FL_SHIFT                    16</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_MAX_FL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_MAX_FL_SHIFT))&amp;ENET_RCR_MAX_FL_MASK)</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_NLC_MASK                        0x40000000u</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_NLC_SHIFT                       30</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_GRS_MASK                        0x80000000u</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RCR_GRS_SHIFT                       31</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_MASK                        0x1u</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_GTS_SHIFT                       0</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_FDEN_MASK                       0x4u</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_FDEN_SHIFT                      2</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_TFC_PAUSE_MASK                  0x8u</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_TFC_PAUSE_SHIFT                 3</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_RFC_PAUSE_MASK                  0x10u</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_RFC_PAUSE_SHIFT                 4</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_ADDSEL_MASK                     0xE0u</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_ADDSEL_SHIFT                    5</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_ADDSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_ADDSEL_SHIFT))&amp;ENET_TCR_ADDSEL_MASK)</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_ADDINS_MASK                     0x100u</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_ADDINS_SHIFT                    8</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_CRCFWD_MASK                     0x200u</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCR_CRCFWD_SHIFT                    9</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor"></span><span class="comment">/* PALR Bit Fields */</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_PALR_PADDR1_SHIFT                   0</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_PALR_PADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PALR_PADDR1_SHIFT))&amp;ENET_PALR_PADDR1_MASK)</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor"></span><span class="comment">/* PAUR Bit Fields */</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_PAUR_TYPE_SHIFT                     0</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_PAUR_TYPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_TYPE_SHIFT))&amp;ENET_PAUR_TYPE_MASK)</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_PAUR_PADDR2_MASK                    0xFFFF0000u</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_PAUR_PADDR2_SHIFT                   16</span></div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_PAUR_PADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_PADDR2_SHIFT))&amp;ENET_PAUR_PADDR2_MASK)</span></div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor"></span><span class="comment">/* OPD Bit Fields */</span></div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_OPD_PAUSE_DUR_SHIFT                 0</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_OPD_PAUSE_DUR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_PAUSE_DUR_SHIFT))&amp;ENET_OPD_PAUSE_DUR_MASK)</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_OPD_OPCODE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_OPD_OPCODE_SHIFT                    16</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_OPD_OPCODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_OPCODE_SHIFT))&amp;ENET_OPD_OPCODE_MASK)</span></div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor"></span><span class="comment">/* IAUR Bit Fields */</span></div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_IAUR_IADDR1_SHIFT                   0</span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_IAUR_IADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IAUR_IADDR1_SHIFT))&amp;ENET_IAUR_IADDR1_MASK)</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor"></span><span class="comment">/* IALR Bit Fields */</span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_IALR_IADDR2_SHIFT                   0</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_IALR_IADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IALR_IADDR2_SHIFT))&amp;ENET_IALR_IADDR2_MASK)</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor"></span><span class="comment">/* GAUR Bit Fields */</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_GAUR_GADDR1_SHIFT                   0</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_GAUR_GADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GAUR_GADDR1_SHIFT))&amp;ENET_GAUR_GADDR1_MASK)</span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor"></span><span class="comment">/* GALR Bit Fields */</span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_GALR_GADDR2_SHIFT                   0</span></div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_GALR_GADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GALR_GADDR2_SHIFT))&amp;ENET_GALR_GADDR2_MASK)</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor"></span><span class="comment">/* TFWR Bit Fields */</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_MASK                      0x3Fu</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TFWR_TFWR_SHIFT                     0</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TFWR_TFWR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TFWR_TFWR_SHIFT))&amp;ENET_TFWR_TFWR_MASK)</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TFWR_STRFWD_MASK                    0x100u</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TFWR_STRFWD_SHIFT                   8</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor"></span><span class="comment">/* RDSR Bit Fields */</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_MASK               0xFFFFFFF8u</span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RDSR_R_DES_START_SHIFT              3</span></div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RDSR_R_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RDSR_R_DES_START_SHIFT))&amp;ENET_RDSR_R_DES_START_MASK)</span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor"></span><span class="comment">/* TDSR Bit Fields */</span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_MASK               0xFFFFFFF8u</span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TDSR_X_DES_START_SHIFT              3</span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TDSR_X_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TDSR_X_DES_START_SHIFT))&amp;ENET_TDSR_X_DES_START_MASK)</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor"></span><span class="comment">/* MRBR Bit Fields */</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_MASK                0x3FF0u</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_SHIFT               4</span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MRBR_R_BUF_SIZE_SHIFT))&amp;ENET_MRBR_R_BUF_SIZE_MASK)</span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor"></span><span class="comment">/* RSFL Bit Fields */</span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_MASK           0xFFu</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_SHIFT          0</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSFL_RX_SECTION_FULL_SHIFT))&amp;ENET_RSFL_RX_SECTION_FULL_MASK)</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor"></span><span class="comment">/* RSEM Bit Fields */</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_MASK          0xFFu</span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_SHIFT         0</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_RX_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_RX_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor"></span><span class="comment">/* RAEM Bit Fields */</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_MASK           0xFFu</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT          0</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAEM_RX_ALMOST_EMPTY_SHIFT))&amp;ENET_RAEM_RX_ALMOST_EMPTY_MASK)</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor"></span><span class="comment">/* RAFL Bit Fields */</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_MASK            0xFFu</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_SHIFT           0</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAFL_RX_ALMOST_FULL_SHIFT))&amp;ENET_RAFL_RX_ALMOST_FULL_MASK)</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor"></span><span class="comment">/* TSEM Bit Fields */</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_MASK          0xFFu</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_SHIFT         0</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TSEM_TX_SECTION_EMPTY_SHIFT))&amp;ENET_TSEM_TX_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor"></span><span class="comment">/* TAEM Bit Fields */</span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_MASK           0xFFu</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT          0</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAEM_TX_ALMOST_EMPTY_SHIFT))&amp;ENET_TAEM_TX_ALMOST_EMPTY_MASK)</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor"></span><span class="comment">/* TAFL Bit Fields */</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_MASK            0xFFu</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_SHIFT           0</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAFL_TX_ALMOST_FULL_SHIFT))&amp;ENET_TAFL_TX_ALMOST_FULL_MASK)</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIPG Bit Fields */</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_MASK                       0x1Fu</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TIPG_IPG_SHIFT                      0</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TIPG_IPG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TIPG_IPG_SHIFT))&amp;ENET_TIPG_IPG_MASK)</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor"></span><span class="comment">/* FTRL Bit Fields */</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_MASK                  0x3FFFu</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_FTRL_TRUNC_FL_SHIFT                 0</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_FTRL_TRUNC_FL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_FTRL_TRUNC_FL_SHIFT))&amp;ENET_FTRL_TRUNC_FL_MASK)</span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor"></span><span class="comment">/* TACC Bit Fields */</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_MASK                   0x1u</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TACC_SHIFT16_SHIFT                  0</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TACC_IPCHK_MASK                     0x8u</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TACC_IPCHK_SHIFT                    3</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TACC_PROCHK_MASK                    0x10u</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TACC_PROCHK_SHIFT                   4</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor"></span><span class="comment">/* RACC Bit Fields */</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_MASK                    0x1u</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RACC_PADREM_SHIFT                   0</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RACC_IPDIS_MASK                     0x2u</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RACC_IPDIS_SHIFT                    1</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RACC_PRODIS_MASK                    0x4u</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RACC_PRODIS_SHIFT                   2</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RACC_LINEDIS_MASK                   0x40u</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RACC_LINEDIS_SHIFT                  6</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RACC_SHIFT16_MASK                   0x80u</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_RACC_SHIFT16_SHIFT                  7</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATCR Bit Fields */</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_MASK                        0x1u</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_EN_SHIFT                       0</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_OFFEN_MASK                     0x4u</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_OFFEN_SHIFT                    2</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_OFFRST_MASK                    0x8u</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_OFFRST_SHIFT                   3</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_PEREN_MASK                     0x10u</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_PEREN_SHIFT                    4</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_PINPER_MASK                    0x80u</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_PINPER_SHIFT                   7</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_RESTART_MASK                   0x200u</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_RESTART_SHIFT                  9</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_CAPTURE_MASK                   0x800u</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_CAPTURE_SHIFT                  11</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_SLAVE_MASK                     0x2000u</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCR_SLAVE_SHIFT                    13</span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATVR Bit Fields */</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATVR_ATIME_SHIFT                    0</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATVR_ATIME(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATVR_ATIME_SHIFT))&amp;ENET_ATVR_ATIME_MASK)</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATOFF Bit Fields */</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATOFF_OFFSET_SHIFT                  0</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATOFF_OFFSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATOFF_OFFSET_SHIFT))&amp;ENET_ATOFF_OFFSET_MASK)</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATPER Bit Fields */</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATPER_PERIOD_SHIFT                  0</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATPER_PERIOD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATPER_PERIOD_SHIFT))&amp;ENET_ATPER_PERIOD_MASK)</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATCOR Bit Fields */</span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_MASK                      0x7FFFFFFFu</span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCOR_COR_SHIFT                     0</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATCOR_COR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCOR_COR_SHIFT))&amp;ENET_ATCOR_COR_MASK)</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATINC Bit Fields */</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_MASK                      0x7Fu</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATINC_INC_SHIFT                     0</span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATINC_INC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_SHIFT))&amp;ENET_ATINC_INC_MASK)</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATINC_INC_CORR_MASK                 0x7F00u</span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATINC_INC_CORR_SHIFT                8</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATINC_INC_CORR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_CORR_SHIFT))&amp;ENET_ATINC_INC_CORR_MASK)</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATSTMP Bit Fields */</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_SHIFT              0</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATSTMP_TIMESTAMP_SHIFT))&amp;ENET_ATSTMP_TIMESTAMP_MASK)</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor"></span><span class="comment">/* TGSR Bit Fields */</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_MASK                       0x1u</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TGSR_TF0_SHIFT                      0</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TGSR_TF1_MASK                       0x2u</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TGSR_TF1_SHIFT                      1</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TGSR_TF2_MASK                       0x4u</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TGSR_TF2_SHIFT                      2</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TGSR_TF3_MASK                       0x8u</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TGSR_TF3_SHIFT                      3</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCSR Bit Fields */</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_MASK                      0x1u</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCSR_TDRE_SHIFT                     0</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCSR_TMODE_MASK                     0x3Cu</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCSR_TMODE_SHIFT                    2</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCSR_TMODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TMODE_SHIFT))&amp;ENET_TCSR_TMODE_MASK)</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCSR_TIE_MASK                       0x40u</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCSR_TIE_SHIFT                      6</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCSR_TF_MASK                        0x80u</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCSR_TF_SHIFT                       7</span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCCR Bit Fields */</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCCR_TCC_SHIFT                      0</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENET_TCCR_TCC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCCR_TCC_SHIFT))&amp;ENET_TCCR_TCC_MASK)</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group ENET_Register_Masks */</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;</div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;</div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment">/* ENET - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">/** Peripheral ENET base address */</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="a02355.html#gac68335c7b2279435944fe8e837aeb697"> 3592</a></span>&#160;<span class="preprocessor">#define ENET_BASE                                (0x400C0000u)</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral ENET base pointer */</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="a02355.html#ga4745105f505f3ab949d6a57fbe2a0ed5"> 3594</a></span>&#160;<span class="preprocessor">#define ENET                                     ((ENET_Type *)ENET_BASE)</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of ENET peripheral base pointers */</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="a02355.html#gaccd3529fc28c304c54ace194fe1b8879"> 3596</a></span>&#160;<span class="preprocessor">#define ENET_BASES                               { ENET }</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group ENET_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment">   -- EWM Peripheral Access Layer</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment"> * @addtogroup EWM_Peripheral_Access_Layer EWM Peripheral Access Layer</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">/** EWM - Register Layout Typedef */</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="a00105.html"> 3613</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="a00105.html#a34e0683325e0f6e1eff6c5429087c5b3"> 3614</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00105.html#a34e0683325e0f6e1eff6c5429087c5b3">CTRL</a>;                               <span class="comment">/**&lt; Control Register, offset: 0x0 */</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="a00105.html#a8b8265f982b05d0280305caedc159e37"> 3615</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="a00105.html#a8b8265f982b05d0280305caedc159e37">SERV</a>;                               <span class="comment">/**&lt; Service Register, offset: 0x1 */</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="a00105.html#a9b687b81f145fcac20991b7302df9f55"> 3616</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00105.html#a9b687b81f145fcac20991b7302df9f55">CMPL</a>;                               <span class="comment">/**&lt; Compare Low Register, offset: 0x2 */</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="a00105.html#a940a0c8d92c5a00f70deb5b198980e43"> 3617</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00105.html#a940a0c8d92c5a00f70deb5b198980e43">CMPH</a>;                               <span class="comment">/**&lt; Compare High Register, offset: 0x3 */</span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;       uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="a00105.html#a64bcfdb3c28f4a6c019b8206611cc381"> 3619</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00105.html#a64bcfdb3c28f4a6c019b8206611cc381">CLKPRESCALER</a>;                       <span class="comment">/**&lt; Clock Prescaler Register, offset: 0x5 */</span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;} <a class="code" href="a00105.html">EWM_Type</a>;</div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;</div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment">   -- EWM Register Masks</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment"> * @addtogroup EWM_Register_Masks EWM Register Masks</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;</div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0</span></div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2</span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      0x8u</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     3</span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor"></span><span class="comment">/* SERV Bit Fields */</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMPL Bit Fields */</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMPH Bit Fields */</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLKPRESCALER Bit Fields */</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_MASK            0xFFu</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_SHIFT           0</span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV(x)              (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CLKPRESCALER_CLK_DIV_SHIFT))&amp;EWM_CLKPRESCALER_CLK_DIV_MASK)</span></div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group EWM_Register_Masks */</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;</div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;</div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">/** Peripheral EWM base address */</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="a02357.html#ga8609fc69000c45828e80571006c9c5c2"> 3664</a></span>&#160;<span class="preprocessor">#define EWM_BASE                                 (0x40061000u)</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral EWM base pointer */</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="a02357.html#ga4c690a7633d3de9e8469adc23f784085"> 3666</a></span>&#160;<span class="preprocessor">#define EWM                                      ((EWM_Type *)EWM_BASE)</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of EWM peripheral base pointers */</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="a02357.html#gac5b84aef68559dde8ed385706c0747bb"> 3668</a></span>&#160;<span class="preprocessor">#define EWM_BASES                                { EWM }</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group EWM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;</div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">   -- FB Peripheral Access Layer</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment"> * @addtogroup FB_Peripheral_Access_Layer FB Peripheral Access Layer</span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment">/** FB - Register Layout Typedef */</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="a00106.html"> 3685</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0xC */</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="a00106.html#abb1101b4dcb8c9dd9f75275f0dd3ab81"> 3687</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00106.html#abb1101b4dcb8c9dd9f75275f0dd3ab81">CSAR</a>;                              <span class="comment">/**&lt; Chip Select Address Register, array offset: 0x0, array step: 0xC */</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="a00106.html#a8af43e05c8447e8a22812399362ec578"> 3688</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00106.html#a8af43e05c8447e8a22812399362ec578">CSMR</a>;                              <span class="comment">/**&lt; Chip Select Mask Register, array offset: 0x4, array step: 0xC */</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="a00106.html#a61b62c31da70f4173f0b4ef38aae0489"> 3689</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00106.html#a61b62c31da70f4173f0b4ef38aae0489">CSCR</a>;                              <span class="comment">/**&lt; Chip Select Control Register, array offset: 0x8, array step: 0xC */</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;  } CS[6];</div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;       uint8_t RESERVED_0[24];</div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="a00106.html#aa557896c8a786ee5e7bebdf341369d02"> 3692</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00106.html#aa557896c8a786ee5e7bebdf341369d02">CSPMCR</a>;                            <span class="comment">/**&lt; Chip Select port Multiplexing Control Register, offset: 0x60 */</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;} <a class="code" href="a00106.html">FB_Type</a>;</div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;</div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">   -- FB Register Masks</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment"> * @addtogroup FB_Register_Masks FB Register Masks</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;</div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="comment">/* CSAR Bit Fields */</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define FB_CSAR_BA_MASK                          0xFFFF0000u</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSAR_BA_SHIFT                         16</span></div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSAR_BA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSAR_BA_SHIFT))&amp;FB_CSAR_BA_MASK)</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor"></span><span class="comment">/* CSMR Bit Fields */</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define FB_CSMR_V_MASK                           0x1u</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSMR_V_SHIFT                          0</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSMR_WP_MASK                          0x100u</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSMR_WP_SHIFT                         8</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSMR_BAM_MASK                         0xFFFF0000u</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSMR_BAM_SHIFT                        16</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSMR_BAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSMR_BAM_SHIFT))&amp;FB_CSMR_BAM_MASK)</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor"></span><span class="comment">/* CSCR Bit Fields */</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_MASK                        0x8u</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_BSTW_SHIFT                       3</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_BSTR_MASK                        0x10u</span></div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_BSTR_SHIFT                       4</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_BEM_MASK                         0x20u</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_BEM_SHIFT                        5</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_PS_MASK                          0xC0u</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_PS_SHIFT                         6</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_PS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_PS_SHIFT))&amp;FB_CSCR_PS_MASK)</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_AA_MASK                          0x100u</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_AA_SHIFT                         8</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_BLS_MASK                         0x200u</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_BLS_SHIFT                        9</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_WS_MASK                          0xFC00u</span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_WS_SHIFT                         10</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_WS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WS_SHIFT))&amp;FB_CSCR_WS_MASK)</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_WRAH_MASK                        0x30000u</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_WRAH_SHIFT                       16</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_WRAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WRAH_SHIFT))&amp;FB_CSCR_WRAH_MASK)</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_RDAH_MASK                        0xC0000u</span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_RDAH_SHIFT                       18</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_RDAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_RDAH_SHIFT))&amp;FB_CSCR_RDAH_MASK)</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_ASET_MASK                        0x300000u</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_ASET_SHIFT                       20</span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_ASET(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_ASET_SHIFT))&amp;FB_CSCR_ASET_MASK)</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_EXTS_MASK                        0x400000u</span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_EXTS_SHIFT                       22</span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_SWSEN_MASK                       0x800000u</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_SWSEN_SHIFT                      23</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_SWS_MASK                         0xFC000000u</span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_SWS_SHIFT                        26</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSCR_SWS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_SWS_SHIFT))&amp;FB_CSCR_SWS_MASK)</span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor"></span><span class="comment">/* CSPMCR Bit Fields */</span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_MASK                    0xF000u</span></div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP5_SHIFT                   12</span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP5_SHIFT))&amp;FB_CSPMCR_GROUP5_MASK)</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP4_MASK                    0xF0000u</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP4_SHIFT                   16</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP4_SHIFT))&amp;FB_CSPMCR_GROUP4_MASK)</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP3_MASK                    0xF00000u</span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP3_SHIFT                   20</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP3_SHIFT))&amp;FB_CSPMCR_GROUP3_MASK)</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP2_MASK                    0xF000000u</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP2_SHIFT                   24</span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP2_SHIFT))&amp;FB_CSPMCR_GROUP2_MASK)</span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP1_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP1_SHIFT                   28</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FB_CSPMCR_GROUP1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP1_SHIFT))&amp;FB_CSPMCR_GROUP1_MASK)</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group FB_Register_Masks */</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;</div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;</div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment">/* FB - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">/** Peripheral FB base address */</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="a02359.html#ga0d4d1f953f53702b3ffbbc10fb7ec30d"> 3773</a></span>&#160;<span class="preprocessor">#define FB_BASE                                  (0x4000C000u)</span></div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral FB base pointer */</span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="a02359.html#gafa56f653aa38688ca538ba26fcde993c"> 3775</a></span>&#160;<span class="preprocessor">#define FB                                       ((FB_Type *)FB_BASE)</span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of FB peripheral base pointers */</span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="a02359.html#ga0a1f0b07a5ef1b4d9001c60bd9c89945"> 3777</a></span>&#160;<span class="preprocessor">#define FB_BASES                                 { FB }</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group FB_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;</div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;</div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="comment">   -- FMC Peripheral Access Layer</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment"> * @addtogroup FMC_Peripheral_Access_Layer FMC Peripheral Access Layer</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment">/** FMC - Register Layout Typedef */</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="a00108.html"> 3794</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="a00108.html#ab9738b2970c2c6c4a0c5948b181154f8"> 3795</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00108.html#ab9738b2970c2c6c4a0c5948b181154f8">PFAPR</a>;                             <span class="comment">/**&lt; Flash Access Protection Register, offset: 0x0 */</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="a00108.html#addc2732843e4b2b25a50de98f9db47ab"> 3796</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00108.html#addc2732843e4b2b25a50de98f9db47ab">PFB0CR</a>;                            <span class="comment">/**&lt; Flash Bank 0 Control Register, offset: 0x4 */</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="a00108.html#afa824c39043a1b8cc1c25fe55f72a389"> 3797</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00108.html#afa824c39043a1b8cc1c25fe55f72a389">PFB1CR</a>;                            <span class="comment">/**&lt; Flash Bank 1 Control Register, offset: 0x8 */</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;       uint8_t RESERVED_0[244];</div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="a00108.html#a10d722b1763ccd1fc88001bf36e7ecfb"> 3799</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVD[4][8];                       <span class="comment">/**&lt; Cache Tag Storage, array offset: 0x100, array step: index*0x20, index2*0x4 */</span></div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;       uint8_t RESERVED_1[128];</div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x200, array step: index*0x40, index2*0x8 */</span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="a00108.html#a6a67e81c770c1a5c2b6cbbd5239242c6"> 3802</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00108.html#a6a67e81c770c1a5c2b6cbbd5239242c6">DATA_U</a>;                            <span class="comment">/**&lt; Cache Data Storage (upper word), array offset: 0x200, array step: index*0x40, index2*0x8 */</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="a00108.html#aa05a692d9c5a040a0883079941c8a341"> 3803</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00108.html#aa05a692d9c5a040a0883079941c8a341">DATA_L</a>;                            <span class="comment">/**&lt; Cache Data Storage (lower word), array offset: 0x204, array step: index*0x40, index2*0x8 */</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;  } SET[4][8];</div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;} <a class="code" href="a00108.html">FMC_Type</a>;</div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;</div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="comment">   -- FMC Register Masks</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment"> * @addtogroup FMC_Register_Masks FMC Register Masks</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;</div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">/* PFAPR Bit Fields */</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_MASK                      0x3u</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M0AP_SHIFT                     0</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M0AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M0AP_SHIFT))&amp;FMC_PFAPR_M0AP_MASK)</span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M1AP_MASK                      0xCu</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M1AP_SHIFT                     2</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M1AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M1AP_SHIFT))&amp;FMC_PFAPR_M1AP_MASK)</span></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M2AP_MASK                      0x30u</span></div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M2AP_SHIFT                     4</span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M2AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M2AP_SHIFT))&amp;FMC_PFAPR_M2AP_MASK)</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M3AP_MASK                      0xC0u</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M3AP_SHIFT                     6</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M3AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M3AP_SHIFT))&amp;FMC_PFAPR_M3AP_MASK)</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M4AP_MASK                      0x300u</span></div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M4AP_SHIFT                     8</span></div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M4AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M4AP_SHIFT))&amp;FMC_PFAPR_M4AP_MASK)</span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M5AP_MASK                      0xC00u</span></div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M5AP_SHIFT                     10</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M5AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M5AP_SHIFT))&amp;FMC_PFAPR_M5AP_MASK)</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M6AP_MASK                      0x3000u</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M6AP_SHIFT                     12</span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M6AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M6AP_SHIFT))&amp;FMC_PFAPR_M6AP_MASK)</span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M7AP_MASK                      0xC000u</span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M7AP_SHIFT                     14</span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M7AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M7AP_SHIFT))&amp;FMC_PFAPR_M7AP_MASK)</span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M0PFD_MASK                     0x10000u</span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M0PFD_SHIFT                    16</span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M1PFD_MASK                     0x20000u</span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M1PFD_SHIFT                    17</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M2PFD_MASK                     0x40000u</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M2PFD_SHIFT                    18</span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M3PFD_MASK                     0x80000u</span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M3PFD_SHIFT                    19</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M4PFD_MASK                     0x100000u</span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M4PFD_SHIFT                    20</span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M5PFD_MASK                     0x200000u</span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M5PFD_SHIFT                    21</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M6PFD_MASK                     0x400000u</span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M6PFD_SHIFT                    22</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M7PFD_MASK                     0x800000u</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFAPR_M7PFD_SHIFT                    23</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor"></span><span class="comment">/* PFB0CR Bit Fields */</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_MASK                   0x1u</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0SEBE_SHIFT                  0</span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0IPE_MASK                    0x2u</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0IPE_SHIFT                   1</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0DPE_MASK                    0x4u</span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0DPE_SHIFT                   2</span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0ICE_MASK                    0x8u</span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0ICE_SHIFT                   3</span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0DCE_MASK                    0x10u</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0DCE_SHIFT                   4</span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_CRC_MASK                      0xE0u</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_CRC_SHIFT                     5</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_CRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CRC_SHIFT))&amp;FMC_PFB0CR_CRC_MASK)</span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0MW_MASK                     0x60000u</span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0MW_SHIFT                    17</span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0MW_SHIFT))&amp;FMC_PFB0CR_B0MW_MASK)</span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_S_B_INV_MASK                  0x80000u</span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_S_B_INV_SHIFT                 19</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_MASK                 0xF00000u</span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_SHIFT                20</span></div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_CINV_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CINV_WAY_SHIFT))&amp;FMC_PFB0CR_CINV_WAY_MASK)</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_MASK                 0xF000000u</span></div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_SHIFT                24</span></div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CLCK_WAY_SHIFT))&amp;FMC_PFB0CR_CLCK_WAY_MASK)</span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0RWSC_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0RWSC_SHIFT                  28</span></div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB0CR_B0RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0RWSC_SHIFT))&amp;FMC_PFB0CR_B0RWSC_MASK)</span></div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor"></span><span class="comment">/* PFB1CR Bit Fields */</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_MASK                   0x1u</span></div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1SEBE_SHIFT                  0</span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1IPE_MASK                    0x2u</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1IPE_SHIFT                   1</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1DPE_MASK                    0x4u</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1DPE_SHIFT                   2</span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1ICE_MASK                    0x8u</span></div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1ICE_SHIFT                   3</span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1DCE_MASK                    0x10u</span></div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1DCE_SHIFT                   4</span></div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1MW_MASK                     0x60000u</span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1MW_SHIFT                    17</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1MW_SHIFT))&amp;FMC_PFB1CR_B1MW_MASK)</span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1RWSC_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1RWSC_SHIFT                  28</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_PFB1CR_B1RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1RWSC_SHIFT))&amp;FMC_PFB1CR_B1RWSC_MASK)</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor"></span><span class="comment">/* TAGVD Bit Fields */</span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define FMC_TAGVD_valid_MASK                     0x1u</span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_TAGVD_valid_SHIFT                    0</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_TAGVD_tag_MASK                       0x7FFC0u</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_TAGVD_tag_SHIFT                      6</span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_TAGVD_tag(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVD_tag_SHIFT))&amp;FMC_TAGVD_tag_MASK)</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor"></span><span class="comment">/* DATA_U Bit Fields */</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_DATA_U_data_SHIFT                    0</span></div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_DATA_U_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_U_data_SHIFT))&amp;FMC_DATA_U_data_MASK)</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor"></span><span class="comment">/* DATA_L Bit Fields */</span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_DATA_L_data_SHIFT                    0</span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FMC_DATA_L_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_L_data_SHIFT))&amp;FMC_DATA_L_data_MASK)</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group FMC_Register_Masks */</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;</div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;</div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment">/* FMC - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment">/** Peripheral FMC base address */</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="a02361.html#ga68a39e11ba4a19785d20a98954c7fc9e"> 3924</a></span>&#160;<span class="preprocessor">#define FMC_BASE                                 (0x4001F000u)</span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral FMC base pointer */</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="a02361.html#ga970254e6dadedc433f57d43709636664"> 3926</a></span>&#160;<span class="preprocessor">#define FMC                                      ((FMC_Type *)FMC_BASE)</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of FMC peripheral base pointers */</span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="a02361.html#gaf2b2fc5cd3131fe70a3e8efc9546a5bf"> 3928</a></span>&#160;<span class="preprocessor">#define FMC_BASES                                { FMC }</span></div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group FMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;</div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="comment">   -- FTFL Peripheral Access Layer</span></div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment"> * @addtogroup FTFL_Peripheral_Access_Layer FTFL Peripheral Access Layer</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment">/** FTFL - Register Layout Typedef */</span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="a00115.html"> 3945</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="a00115.html#a0d820ab31c6df85119c6391dc9f1f051"> 3946</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a0d820ab31c6df85119c6391dc9f1f051">FSTAT</a>;                              <span class="comment">/**&lt; Flash Status Register, offset: 0x0 */</span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="a00115.html#af38d2317584c77c0b55dbcd5af6ead65"> 3947</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#af38d2317584c77c0b55dbcd5af6ead65">FCNFG</a>;                              <span class="comment">/**&lt; Flash Configuration Register, offset: 0x1 */</span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="a00115.html#ac9e28cd551640600df7f64b7a35180d6"> 3948</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00115.html#ac9e28cd551640600df7f64b7a35180d6">FSEC</a>;                               <span class="comment">/**&lt; Flash Security Register, offset: 0x2 */</span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="a00115.html#a4206d682df29b11dbf23f4b3940f4dff"> 3949</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00115.html#a4206d682df29b11dbf23f4b3940f4dff">FOPT</a>;                               <span class="comment">/**&lt; Flash Option Register, offset: 0x3 */</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="a00115.html#a64e838064f127564420c037cb1facf05"> 3950</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a64e838064f127564420c037cb1facf05">FCCOB3</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0x4 */</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="a00115.html#a865ee1de7d3f4a65d9a077c337f10768"> 3951</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a865ee1de7d3f4a65d9a077c337f10768">FCCOB2</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0x5 */</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="a00115.html#aa4b75cd929281e4b38c12c9a76a9b78f"> 3952</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#aa4b75cd929281e4b38c12c9a76a9b78f">FCCOB1</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0x6 */</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="a00115.html#a5023d599178ad74b4d5762f51d1cba38"> 3953</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a5023d599178ad74b4d5762f51d1cba38">FCCOB0</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0x7 */</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="a00115.html#aa03eba1524fbb63a8756918660b9a40c"> 3954</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#aa03eba1524fbb63a8756918660b9a40c">FCCOB7</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0x8 */</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="a00115.html#a74c3b1724bbc3b00eb6f7f0eedb90a9e"> 3955</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a74c3b1724bbc3b00eb6f7f0eedb90a9e">FCCOB6</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0x9 */</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="a00115.html#a13450abe2f8043f2aecce60a002afa2b"> 3956</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a13450abe2f8043f2aecce60a002afa2b">FCCOB5</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0xA */</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="a00115.html#aeec890d71762ab0740e26d25011e2046"> 3957</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#aeec890d71762ab0740e26d25011e2046">FCCOB4</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0xB */</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="a00115.html#ad4ea1558e87a62850b6e2e830a00ca99"> 3958</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#ad4ea1558e87a62850b6e2e830a00ca99">FCCOBB</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0xC */</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="a00115.html#a92f4fd98cef92514a5b3349a87e251dc"> 3959</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a92f4fd98cef92514a5b3349a87e251dc">FCCOBA</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0xD */</span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="a00115.html#a83e58cd38ec29c970707b3cdc0eede3d"> 3960</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a83e58cd38ec29c970707b3cdc0eede3d">FCCOB9</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0xE */</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="a00115.html#af0abb27e1d6d1ca50f4ab54b0f79aee2"> 3961</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#af0abb27e1d6d1ca50f4ab54b0f79aee2">FCCOB8</a>;                             <span class="comment">/**&lt; Flash Common Command Object Registers, offset: 0xF */</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="a00115.html#a49744680a0ed6f22223ee4004bc6144c"> 3962</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a49744680a0ed6f22223ee4004bc6144c">FPROT3</a>;                             <span class="comment">/**&lt; Program Flash Protection Registers, offset: 0x10 */</span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="a00115.html#a279a8046f2080b0e52742997f48d6dc9"> 3963</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a279a8046f2080b0e52742997f48d6dc9">FPROT2</a>;                             <span class="comment">/**&lt; Program Flash Protection Registers, offset: 0x11 */</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="a00115.html#a4c6789725037e453d892ad87989c6091"> 3964</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#a4c6789725037e453d892ad87989c6091">FPROT1</a>;                             <span class="comment">/**&lt; Program Flash Protection Registers, offset: 0x12 */</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="a00115.html#aab0f659ba4ee8d05730e11ffc12a9fcf"> 3965</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#aab0f659ba4ee8d05730e11ffc12a9fcf">FPROT0</a>;                             <span class="comment">/**&lt; Program Flash Protection Registers, offset: 0x13 */</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;       uint8_t RESERVED_0[2];</div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="a00115.html#aaae4af1399665688218a908ecd6089f2"> 3967</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#aaae4af1399665688218a908ecd6089f2">FEPROT</a>;                             <span class="comment">/**&lt; EEPROM Protection Register, offset: 0x16 */</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="a00115.html#ac1b1892634811f3572bfee2f26bf3a63"> 3968</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00115.html#ac1b1892634811f3572bfee2f26bf3a63">FDPROT</a>;                             <span class="comment">/**&lt; Data Flash Protection Register, offset: 0x17 */</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;} <a class="code" href="a00115.html">FTFL_Type</a>;</div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;</div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment">   -- FTFL Register Masks</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment"> * @addtogroup FTFL_Register_Masks FTFL Register Masks</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_MASK                  0x1u</span></div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_SHIFT                 0</span></div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSTAT_FPVIOL_MASK                   0x10u</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSTAT_FPVIOL_SHIFT                  4</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSTAT_ACCERR_MASK                   0x20u</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSTAT_ACCERR_SHIFT                  5</span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_MASK                 0x40u</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_SHIFT                6</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSTAT_CCIF_MASK                     0x80u</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSTAT_CCIF_SHIFT                    7</span></div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCNFG Bit Fields */</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY_MASK                   0x1u</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_EEERDY_SHIFT                  0</span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_RAMRDY_MASK                   0x2u</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_RAMRDY_SHIFT                  1</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_PFLSH_MASK                    0x4u</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_PFLSH_SHIFT                   2</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_SWAP_MASK                     0x8u</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_SWAP_SHIFT                    3</span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_MASK                  0x10u</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_SHIFT                 4</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_MASK                  0x20u</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_SHIFT                 5</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_MASK                 0x40u</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_SHIFT                6</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_CCIE_MASK                     0x80u</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCNFG_CCIE_SHIFT                    7</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor"></span><span class="comment">/* FSEC Bit Fields */</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC_MASK                       0x3u</span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_SEC_SHIFT                      0</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_SEC_SHIFT))&amp;FTFL_FSEC_SEC_MASK)</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_FSLACC_MASK                    0xCu</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_FSLACC_SHIFT                   2</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_FSLACC_SHIFT))&amp;FTFL_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_MEEN_MASK                      0x30u</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_MEEN_SHIFT                     4</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_MEEN_SHIFT))&amp;FTFL_FSEC_MEEN_MASK)</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_KEYEN_MASK                     0xC0u</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_KEYEN_SHIFT                    6</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_KEYEN_SHIFT))&amp;FTFL_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor"></span><span class="comment">/* FOPT Bit Fields */</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT_MASK                       0xFFu</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FOPT_OPT_SHIFT                      0</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FOPT_OPT_SHIFT))&amp;FTFL_FOPT_OPT_MASK)</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB3 Bit Fields */</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB3_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB3_CCOBn_SHIFT))&amp;FTFL_FCCOB3_CCOBn_MASK)</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB2 Bit Fields */</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB2_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB2_CCOBn_SHIFT))&amp;FTFL_FCCOB2_CCOBn_MASK)</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB1 Bit Fields */</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB1_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB1_CCOBn_SHIFT))&amp;FTFL_FCCOB1_CCOBn_MASK)</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB0 Bit Fields */</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB0_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB0_CCOBn_SHIFT))&amp;FTFL_FCCOB0_CCOBn_MASK)</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB7 Bit Fields */</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB7_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB7_CCOBn_SHIFT))&amp;FTFL_FCCOB7_CCOBn_MASK)</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB6 Bit Fields */</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB6_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB6_CCOBn_SHIFT))&amp;FTFL_FCCOB6_CCOBn_MASK)</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB5 Bit Fields */</span></div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB5_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB5_CCOBn_SHIFT))&amp;FTFL_FCCOB5_CCOBn_MASK)</span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB4 Bit Fields */</span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB4_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB4_CCOBn_SHIFT))&amp;FTFL_FCCOB4_CCOBn_MASK)</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOBB Bit Fields */</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOBB_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOBB_CCOBn_SHIFT))&amp;FTFL_FCCOBB_CCOBn_MASK)</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOBA Bit Fields */</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOBA_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOBA_CCOBn_SHIFT))&amp;FTFL_FCCOBA_CCOBn_MASK)</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB9 Bit Fields */</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB9_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB9_CCOBn_SHIFT))&amp;FTFL_FCCOB9_CCOBn_MASK)</span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCCOB8 Bit Fields */</span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB8_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB8_CCOBn_SHIFT))&amp;FTFL_FCCOB8_CCOBn_MASK)</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor"></span><span class="comment">/* FPROT3 Bit Fields */</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FPROT3_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT3_PROT_SHIFT))&amp;FTFL_FPROT3_PROT_MASK)</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor"></span><span class="comment">/* FPROT2 Bit Fields */</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FPROT2_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT2_PROT_SHIFT))&amp;FTFL_FPROT2_PROT_MASK)</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor"></span><span class="comment">/* FPROT1 Bit Fields */</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FPROT1_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT1_PROT_SHIFT))&amp;FTFL_FPROT1_PROT_MASK)</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor"></span><span class="comment">/* FPROT0 Bit Fields */</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FPROT0_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT0_PROT_SHIFT))&amp;FTFL_FPROT0_PROT_MASK)</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor"></span><span class="comment">/* FEPROT Bit Fields */</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FEPROT_EPROT_SHIFT                  0</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FEPROT_EPROT_SHIFT))&amp;FTFL_FEPROT_EPROT_MASK)</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor"></span><span class="comment">/* FDPROT Bit Fields */</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FDPROT_DPROT_SHIFT                  0</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTFL_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FDPROT_DPROT_SHIFT))&amp;FTFL_FDPROT_DPROT_MASK)</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group FTFL_Register_Masks */</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;</div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;</div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">/* FTFL - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment">/** Peripheral FTFL base address */</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="a02363.html#ga43f8c03c466ba542fe6c5c90376e51d1"> 4105</a></span>&#160;<span class="preprocessor">#define FTFL_BASE                                (0x40020000u)</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral FTFL base pointer */</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="a02363.html#gad8b17655a14ff84bad8c1257d2599915"> 4107</a></span>&#160;<span class="preprocessor">#define FTFL                                     ((FTFL_Type *)FTFL_BASE)</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of FTFL peripheral base pointers */</span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="a02363.html#gac5b1d855bd482c945c7853720a9ae1b2"> 4109</a></span>&#160;<span class="preprocessor">#define FTFL_BASES                               { FTFL }</span></div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group FTFL_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;</div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;</div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment">   -- FTM Peripheral Access Layer</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="comment"> * @addtogroup FTM_Peripheral_Access_Layer FTM Peripheral Access Layer</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment">/** FTM - Register Layout Typedef */</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="a00116.html"> 4126</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="a00116.html#a539e171615dd7eccfd0c9c4f78c895ab"> 4127</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a539e171615dd7eccfd0c9c4f78c895ab">SC</a>;                                <span class="comment">/**&lt; Status And Control, offset: 0x0 */</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="a00116.html#aafebc28d2a0aa309a2e6eb71cc646c1b"> 4128</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#aafebc28d2a0aa309a2e6eb71cc646c1b">CNT</a>;                               <span class="comment">/**&lt; Counter, offset: 0x4 */</span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="a00116.html#aeb4a6a58257ebece333d61778bde756c"> 4129</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#aeb4a6a58257ebece333d61778bde756c">MOD</a>;                               <span class="comment">/**&lt; Modulo, offset: 0x8 */</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="a00116.html#a1f30106e7fbc8f5a00b586ddfcfe113a"> 4131</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a1f30106e7fbc8f5a00b586ddfcfe113a">CnSC</a>;                              <span class="comment">/**&lt; Channel (n) Status And Control, array offset: 0xC, array step: 0x8 */</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="a00116.html#a4a374e850fc48c7559277888b350539c"> 4132</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a4a374e850fc48c7559277888b350539c">CnV</a>;                               <span class="comment">/**&lt; Channel (n) Value, array offset: 0x10, array step: 0x8 */</span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;  } CONTROLS[8];</div>
<div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="a00116.html#a5dde356f5ee4d309ea1d4380a9501eb9"> 4134</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a5dde356f5ee4d309ea1d4380a9501eb9">CNTIN</a>;                             <span class="comment">/**&lt; Counter Initial Value, offset: 0x4C */</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="a00116.html#a5fe00397e5a847012c9a1bd77bf34342"> 4135</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00116.html#a5fe00397e5a847012c9a1bd77bf34342">STATUS</a>;                            <span class="comment">/**&lt; Capture And Compare Status, offset: 0x50 */</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="a00116.html#a18f2ef364d8c9e9217b35054fc5726be"> 4136</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a18f2ef364d8c9e9217b35054fc5726be">MODE</a>;                              <span class="comment">/**&lt; Features Mode Selection, offset: 0x54 */</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="a00116.html#ad7f41548c14fec6c57dc5490b01c1b58"> 4137</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#ad7f41548c14fec6c57dc5490b01c1b58">SYNC</a>;                              <span class="comment">/**&lt; Synchronization, offset: 0x58 */</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="a00116.html#aeed5243aad98ae4a5f0f4eb769ee5da9"> 4138</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#aeed5243aad98ae4a5f0f4eb769ee5da9">OUTINIT</a>;                           <span class="comment">/**&lt; Initial State For Channels Output, offset: 0x5C */</span></div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="a00116.html#a624050c92b74b9952d2cde560e5ee41c"> 4139</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a624050c92b74b9952d2cde560e5ee41c">OUTMASK</a>;                           <span class="comment">/**&lt; Output Mask, offset: 0x60 */</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="a00116.html#ac4684173f8183e0cf75d1ae384a9de62"> 4140</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#ac4684173f8183e0cf75d1ae384a9de62">COMBINE</a>;                           <span class="comment">/**&lt; Function For Linked Channels, offset: 0x64 */</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="a00116.html#a7ef7e543dc67cfc33c569f78b2aa2e4b"> 4141</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a7ef7e543dc67cfc33c569f78b2aa2e4b">DEADTIME</a>;                          <span class="comment">/**&lt; Deadtime Insertion Control, offset: 0x68 */</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="a00116.html#ae705852108790f7c8c005b3b9d944b41"> 4142</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#ae705852108790f7c8c005b3b9d944b41">EXTTRIG</a>;                           <span class="comment">/**&lt; FTM External Trigger, offset: 0x6C */</span></div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="a00116.html#a1a1989ba477755de85476e2c012fd918"> 4143</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a1a1989ba477755de85476e2c012fd918">POL</a>;                               <span class="comment">/**&lt; Channels Polarity, offset: 0x70 */</span></div>
<div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="a00116.html#adba577540e3be5b0e96ba5bc7538eac2"> 4144</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#adba577540e3be5b0e96ba5bc7538eac2">FMS</a>;                               <span class="comment">/**&lt; Fault Mode Status, offset: 0x74 */</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="a00116.html#a15a781ea3e00391d0723b3bf3d13444f"> 4145</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a15a781ea3e00391d0723b3bf3d13444f">FILTER</a>;                            <span class="comment">/**&lt; Input Capture Filter Control, offset: 0x78 */</span></div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="a00116.html#ac3f55a671f3ec1b0024d894ea9a86f01"> 4146</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#ac3f55a671f3ec1b0024d894ea9a86f01">FLTCTRL</a>;                           <span class="comment">/**&lt; Fault Control, offset: 0x7C */</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="a00116.html#a0a07f1a16c3d7714947e8ad3fb070592"> 4147</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a0a07f1a16c3d7714947e8ad3fb070592">QDCTRL</a>;                            <span class="comment">/**&lt; Quadrature Decoder Control And Status, offset: 0x80 */</span></div>
<div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="a00116.html#aefdaf80da88ac945ee6e55088e7e3587"> 4148</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#aefdaf80da88ac945ee6e55088e7e3587">CONF</a>;                              <span class="comment">/**&lt; Configuration, offset: 0x84 */</span></div>
<div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="a00116.html#af3bab26c41de8b03fd2d925abdc3eaea"> 4149</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#af3bab26c41de8b03fd2d925abdc3eaea">FLTPOL</a>;                            <span class="comment">/**&lt; FTM Fault Input Polarity, offset: 0x88 */</span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="a00116.html#a845f63d5c3bdf59235b7d629dc60207a"> 4150</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a845f63d5c3bdf59235b7d629dc60207a">SYNCONF</a>;                           <span class="comment">/**&lt; Synchronization Configuration, offset: 0x8C */</span></div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="a00116.html#a5d7825cc57a84230359220fa95b990d0"> 4151</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a5d7825cc57a84230359220fa95b990d0">INVCTRL</a>;                           <span class="comment">/**&lt; FTM Inverting Control, offset: 0x90 */</span></div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="a00116.html#ab45e3f92a7675c23c0ee9227f2a198af"> 4152</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#ab45e3f92a7675c23c0ee9227f2a198af">SWOCTRL</a>;                           <span class="comment">/**&lt; FTM Software Output Control, offset: 0x94 */</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="a00116.html#a28478e01da54c088007371f44451b2d7"> 4153</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00116.html#a28478e01da54c088007371f44451b2d7">PWMLOAD</a>;                           <span class="comment">/**&lt; FTM PWM Load, offset: 0x98 */</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;} <a class="code" href="a00116.html">FTM_Type</a>;</div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;</div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">   -- FTM Register Masks</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="comment"> * @addtogroup FTM_Register_Masks FTM Register Masks</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;</div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_PS_SHIFT                          0</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x40u</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        6</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_TOF_MASK                          0x80u</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SC_TOF_SHIFT                         7</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0</span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor"></span><span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor"></span><span class="comment">/* CnSC Bit Fields */</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6</span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor"></span><span class="comment">/* CnV Bit Fields */</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0</span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNTIN Bit Fields */</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0</span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor"></span><span class="comment">/* STATUS Bit Fields */</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1</span></div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2</span></div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7</span></div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor"></span><span class="comment">/* MODE Bit Fields */</span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0</span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5</span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7</span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYNC Bit Fields */</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0</span></div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1</span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3</span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7</span></div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor"></span><span class="comment">/* OUTINIT Bit Fields */</span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1</span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor"></span><span class="comment">/* OUTMASK Bit Fields */</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor"></span><span class="comment">/* COMBINE Bit Fields */</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3</span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6</span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10</span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11</span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12</span></div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13</span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14</span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17</span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18</span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19</span></div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20</span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25</span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30</span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor"></span><span class="comment">/* DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor"></span><span class="comment">/* EXTTRIG Bit Fields */</span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1</span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4</span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5</span></div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6</span></div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor"></span><span class="comment">/* POL Bit Fields */</span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0</span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4</span></div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6</span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor"></span><span class="comment">/* FMS Bit Fields */</span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0</span></div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1</span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2</span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor"></span><span class="comment">/* FILTER Bit Fields */</span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4</span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor"></span><span class="comment">/* FLTCTRL Bit Fields */</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2</span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6</span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7</span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor"></span><span class="comment">/* QDCTRL Bit Fields */</span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0</span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1</span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2</span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3</span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5</span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7</span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor"></span><span class="comment">/* CONF Bit Fields */</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_MASK                     0x1Fu</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CONF_NUMTOF_SHIFT                    0</span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CONF_NUMTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_NUMTOF_SHIFT))&amp;FTM_CONF_NUMTOF_MASK)</span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor"></span><span class="comment">/* FLTPOL Bit Fields */</span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0</span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2</span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYNCONF Bit Fields */</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12</span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18</span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor"></span><span class="comment">/* INVCTRL Bit Fields */</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0</span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2</span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor"></span><span class="comment">/* SWOCTRL Bit Fields */</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2</span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3</span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7</span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8</span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10</span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12</span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15</span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWMLOAD Bit Fields */</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1</span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2</span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5</span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group FTM_Register_Masks */</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;</div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;</div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="comment">/** Peripheral FTM0 base address */</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="a02365.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 4576</a></span>&#160;<span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral FTM0 base pointer */</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="a02365.html#gac20d96b96f80ded87aa187f7519699ee"> 4578</a></span>&#160;<span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral FTM1 base address */</span></div>
<div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="a02365.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 4580</a></span>&#160;<span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral FTM1 base pointer */</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="a02365.html#ga48157ff57e27603582bc154901d44301"> 4582</a></span>&#160;<span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral FTM2 base address */</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="a02365.html#ga5f4976435e0a348f88929eaf23157bad"> 4584</a></span>&#160;<span class="preprocessor">#define FTM2_BASE                                (0x400B8000u)</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral FTM2 base pointer */</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="a02365.html#gad4b8561c440952d2f7b095e4a7399a18"> 4586</a></span>&#160;<span class="preprocessor">#define FTM2                                     ((FTM_Type *)FTM2_BASE)</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of FTM peripheral base pointers */</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="a02365.html#ga79eaf0c291fdd1608f3fc62b6dd0e7c7"> 4588</a></span>&#160;<span class="preprocessor">#define FTM_BASES                                { FTM0, FTM1, FTM2 }</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;</div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;</div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment"> * @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer</span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="comment">/** GPIO - Register Layout Typedef */</span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="a00117.html"> 4605</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="a00117.html#a361aec1ddf4e89774ea1d4a0fddd6ef4"> 4606</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00117.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">PDOR</a>;                              <span class="comment">/**&lt; Port Data Output Register, offset: 0x0 */</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="a00117.html#a669ea2d1371abbcd552de208ea9230bc"> 4607</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00117.html#a669ea2d1371abbcd552de208ea9230bc">PSOR</a>;                              <span class="comment">/**&lt; Port Set Output Register, offset: 0x4 */</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="a00117.html#a6c70e08238cd1fda316a11095b493719"> 4608</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00117.html#a6c70e08238cd1fda316a11095b493719">PCOR</a>;                              <span class="comment">/**&lt; Port Clear Output Register, offset: 0x8 */</span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="a00117.html#aec9404442ba35916e2a747d2d0bf73de"> 4609</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00117.html#aec9404442ba35916e2a747d2d0bf73de">PTOR</a>;                              <span class="comment">/**&lt; Port Toggle Output Register, offset: 0xC */</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="a00117.html#a269fc0ec9450f3e86b2acddef2db7999"> 4610</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00117.html#a269fc0ec9450f3e86b2acddef2db7999">PDIR</a>;                              <span class="comment">/**&lt; Port Data Input Register, offset: 0x10 */</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="a00117.html#a45c27e8ed0373953904b073c03bd1de5"> 4611</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00117.html#a45c27e8ed0373953904b073c03bd1de5">PDDR</a>;                              <span class="comment">/**&lt; Port Data Direction Register, offset: 0x14 */</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;} <a class="code" href="a00117.html">GPIO_Type</a>;</div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;</div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment"> * @addtogroup GPIO_Register_Masks GPIO Register Masks</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;</div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor"></span><span class="comment">/* PSOR Bit Fields */</span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor"></span><span class="comment">/* PCOR Bit Fields */</span></div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor"></span><span class="comment">/* PTOR Bit Fields */</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor"></span><span class="comment">/* PDIR Bit Fields */</span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor"></span><span class="comment">/* PDDR Bit Fields */</span></div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group GPIO_Register_Masks */</span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;</div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;</div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">/** Peripheral PTA base address */</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="a02367.html#ga6e3037b53880ddd4072d88ed493e6581"> 4655</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 (0x400FF000u)</span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PTA base pointer */</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="a02367.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 4657</a></span>&#160;<span class="preprocessor">#define PTA                                      ((GPIO_Type *)PTA_BASE)</span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PTB base address */</span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="a02367.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 4659</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 (0x400FF040u)</span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PTB base pointer */</span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="a02367.html#gab245b794143f5d4aea6d1a5336b8b33e"> 4661</a></span>&#160;<span class="preprocessor">#define PTB                                      ((GPIO_Type *)PTB_BASE)</span></div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PTC base address */</span></div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="a02367.html#gafee763d072e472e36b335f8944b5de96"> 4663</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 (0x400FF080u)</span></div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PTC base pointer */</span></div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="a02367.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 4665</a></span>&#160;<span class="preprocessor">#define PTC                                      ((GPIO_Type *)PTC_BASE)</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PTD base address */</span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="a02367.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 4667</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 (0x400FF0C0u)</span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PTD base pointer */</span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="a02367.html#gacee2910b398755be94f612b243052efe"> 4669</a></span>&#160;<span class="preprocessor">#define PTD                                      ((GPIO_Type *)PTD_BASE)</span></div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PTE base address */</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="a02367.html#gaac65442c7407ccb219eea68a45c2bdc6"> 4671</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 (0x400FF100u)</span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PTE base pointer */</span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="a02367.html#ga074482d761e5bcd022a14aa7b8c294d7"> 4673</a></span>&#160;<span class="preprocessor">#define PTE                                      ((GPIO_Type *)PTE_BASE)</span></div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of GPIO peripheral base pointers */</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="a02367.html#ga6dcb35020dceb1c58b30c07906840780"> 4675</a></span>&#160;<span class="preprocessor">#define GPIO_BASES                               { PTA, PTB, PTC, PTD, PTE }</span></div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;</div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;</div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment"> * @addtogroup I2C_Peripheral_Access_Layer I2C Peripheral Access Layer</span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="comment">/** I2C - Register Layout Typedef */</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="a00119.html"> 4692</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="a00119.html#a5f4adcc09ad475b811d37f1462e82c74"> 4693</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a5f4adcc09ad475b811d37f1462e82c74">A1</a>;                                 <span class="comment">/**&lt; I2C Address Register 1, offset: 0x0 */</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="a00119.html#a4b1063d3e6b714b02cbcbf2e51a51f20"> 4694</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a4b1063d3e6b714b02cbcbf2e51a51f20">F</a>;                                  <span class="comment">/**&lt; I2C Frequency Divider register, offset: 0x1 */</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="a00119.html#a8dc1b42eab0063baa1ddb76888a51bd3"> 4695</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a8dc1b42eab0063baa1ddb76888a51bd3">C1</a>;                                 <span class="comment">/**&lt; I2C Control Register 1, offset: 0x2 */</span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="a00119.html#a162318256d0b1b10410f02ffee1faeb3"> 4696</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a162318256d0b1b10410f02ffee1faeb3">S</a>;                                  <span class="comment">/**&lt; I2C Status register, offset: 0x3 */</span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="a00119.html#a545035e76e1c914229d2a60cce227fa0"> 4697</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a545035e76e1c914229d2a60cce227fa0">D</a>;                                  <span class="comment">/**&lt; I2C Data I/O register, offset: 0x4 */</span></div>
<div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="a00119.html#a1cc523ad84714ff9fe3f28a9b2edccf7"> 4698</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a1cc523ad84714ff9fe3f28a9b2edccf7">C2</a>;                                 <span class="comment">/**&lt; I2C Control Register 2, offset: 0x5 */</span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="a00119.html#ad1329971804f2071ee4684b0513b7cfc"> 4699</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#ad1329971804f2071ee4684b0513b7cfc">FLT</a>;                                <span class="comment">/**&lt; I2C Programmable Input Glitch Filter register, offset: 0x6 */</span></div>
<div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="a00119.html#a6e1b24826eb462af336d49e3a1b9f8db"> 4700</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a6e1b24826eb462af336d49e3a1b9f8db">RA</a>;                                 <span class="comment">/**&lt; I2C Range Address register, offset: 0x7 */</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="a00119.html#a148222c48ca2815cfe85c68a6cff61a7"> 4701</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a148222c48ca2815cfe85c68a6cff61a7">SMB</a>;                                <span class="comment">/**&lt; I2C SMBus Control and Status register, offset: 0x8 */</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="a00119.html#a25bd966a745df11edd849836e17a2457"> 4702</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a25bd966a745df11edd849836e17a2457">A2</a>;                                 <span class="comment">/**&lt; I2C Address Register 2, offset: 0x9 */</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="a00119.html#a4296f35ffa40f96e2695a8ab22177be6"> 4703</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a4296f35ffa40f96e2695a8ab22177be6">SLTH</a>;                               <span class="comment">/**&lt; I2C SCL Low Timeout Register High, offset: 0xA */</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="a00119.html#a7e601051f907649a091973dd0ab2ea27"> 4704</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00119.html#a7e601051f907649a091973dd0ab2ea27">SLTL</a>;                               <span class="comment">/**&lt; I2C SCL Low Timeout Register Low, offset: 0xB */</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;} <a class="code" href="a00119.html">I2C_Type</a>;</div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;</div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment">   -- I2C Register Masks</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="comment"> * @addtogroup I2C_Register_Masks I2C Register Masks</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;</div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor"></span><span class="comment">/* F Bit Fields */</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor"></span><span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor"></span><span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor"></span><span class="comment">/* D Bit Fields */</span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor"></span><span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor"></span><span class="comment">/* FLT Bit Fields */</span></div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor"></span><span class="comment">/* RA Bit Fields */</span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor"></span><span class="comment">/* SMB Bit Fields */</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor"></span><span class="comment">/* A2 Bit Fields */</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor"></span><span class="comment">/* SLTH Bit Fields */</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor"></span><span class="comment">/* SLTL Bit Fields */</span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group I2C_Register_Masks */</span></div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;</div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;</div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="comment">/** Peripheral I2C0 base address */</span></div>
<div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="a02369.html#gabf0928baf4e4350633ca9050b65d1939"> 4824</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral I2C0 base pointer */</span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="a02369.html#ga86abb2e8858d177c04e60c41e9242045"> 4826</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral I2C1 base address */</span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="a02369.html#gacd72dbffb1738ca87c838545c4eb85a3"> 4828</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral I2C1 base pointer */</span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="a02369.html#gab45d257574da6fe1f091cc45b7eda6cc"> 4830</a></span>&#160;<span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of I2C peripheral base pointers */</span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="a02369.html#gacc84a3926704813743d5f61d19ba0779"> 4832</a></span>&#160;<span class="preprocessor">#define I2C_BASES                                { I2C0, I2C1 }</span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;</div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;</div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="comment">   -- I2S Peripheral Access Layer</span></div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="comment"> * @addtogroup I2S_Peripheral_Access_Layer I2S Peripheral Access Layer</span></div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="comment">/** I2S - Register Layout Typedef */</span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="a00120.html"> 4849</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="a00120.html#ac267d105f56a5a51a2f96ca821c3e4a7"> 4850</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#ac267d105f56a5a51a2f96ca821c3e4a7">TCSR</a>;                              <span class="comment">/**&lt; SAI Transmit Control Register, offset: 0x0 */</span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="a00120.html#a402dc49c093c976d36ae655ab62d0df5"> 4851</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a402dc49c093c976d36ae655ab62d0df5">TCR1</a>;                              <span class="comment">/**&lt; SAI Transmit Configuration 1 Register, offset: 0x4 */</span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="a00120.html#a4134a86cc4b66d8d7e59fed43bf833ca"> 4852</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a4134a86cc4b66d8d7e59fed43bf833ca">TCR2</a>;                              <span class="comment">/**&lt; SAI Transmit Configuration 2 Register, offset: 0x8 */</span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="a00120.html#a3a79413b288cefdce2291865b42c6a31"> 4853</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a3a79413b288cefdce2291865b42c6a31">TCR3</a>;                              <span class="comment">/**&lt; SAI Transmit Configuration 3 Register, offset: 0xC */</span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="a00120.html#ae01402cc631b47ce8128465aa287e6df"> 4854</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#ae01402cc631b47ce8128465aa287e6df">TCR4</a>;                              <span class="comment">/**&lt; SAI Transmit Configuration 4 Register, offset: 0x10 */</span></div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="a00120.html#a91337041fca47b36ff4f31f29cb273bf"> 4855</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a91337041fca47b36ff4f31f29cb273bf">TCR5</a>;                              <span class="comment">/**&lt; SAI Transmit Configuration 5 Register, offset: 0x14 */</span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="a00120.html#a4b9379a7df85dece6455e6a9fdee38b1"> 4857</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t TDR[2];                            <span class="comment">/**&lt; SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;       uint8_t RESERVED_1[24];</div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="a00120.html#ac31a800a6f9528237c89326fb95c4694"> 4859</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TFR[2];                            <span class="comment">/**&lt; SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */</span></div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;       uint8_t RESERVED_2[24];</div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="a00120.html#a2ddc0ba302f2eeb23c02a94fabab1af1"> 4861</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a2ddc0ba302f2eeb23c02a94fabab1af1">TMR</a>;                               <span class="comment">/**&lt; SAI Transmit Mask Register, offset: 0x60 */</span></div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;       uint8_t RESERVED_3[28];</div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="a00120.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96"> 4863</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96">RCSR</a>;                              <span class="comment">/**&lt; SAI Receive Control Register, offset: 0x80 */</span></div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="a00120.html#a77ddbd77c8641790f011e95f040dc221"> 4864</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a77ddbd77c8641790f011e95f040dc221">RCR1</a>;                              <span class="comment">/**&lt; SAI Receive Configuration 1 Register, offset: 0x84 */</span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="a00120.html#ac0bdbdf0882c75715cd446c6d677ace2"> 4865</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#ac0bdbdf0882c75715cd446c6d677ace2">RCR2</a>;                              <span class="comment">/**&lt; SAI Receive Configuration 2 Register, offset: 0x88 */</span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="a00120.html#a4d721096f492566c33c2354f7630624f"> 4866</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a4d721096f492566c33c2354f7630624f">RCR3</a>;                              <span class="comment">/**&lt; SAI Receive Configuration 3 Register, offset: 0x8C */</span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="a00120.html#a29f97512ded526be9f3672d7db6793ac"> 4867</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a29f97512ded526be9f3672d7db6793ac">RCR4</a>;                              <span class="comment">/**&lt; SAI Receive Configuration 4 Register, offset: 0x90 */</span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="a00120.html#affd777b7e9dafd3fd7185f034aab4b50"> 4868</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#affd777b7e9dafd3fd7185f034aab4b50">RCR5</a>;                              <span class="comment">/**&lt; SAI Receive Configuration 5 Register, offset: 0x94 */</span></div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;       uint8_t RESERVED_4[8];</div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="a00120.html#a8fa2f4592fa25d0dfd1dfecdd44b2b2e"> 4870</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RDR[2];                            <span class="comment">/**&lt; SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */</span></div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;       uint8_t RESERVED_5[24];</div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="a00120.html#adac861684c5690d60103e39557930706"> 4872</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RFR[2];                            <span class="comment">/**&lt; SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */</span></div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;       uint8_t RESERVED_6[24];</div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="a00120.html#ab2b55d0a250082bacc98cb3845769560"> 4874</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#ab2b55d0a250082bacc98cb3845769560">RMR</a>;                               <span class="comment">/**&lt; SAI Receive Mask Register, offset: 0xE0 */</span></div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;       uint8_t RESERVED_7[28];</div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="a00120.html#a1120f8317764b1cd8d7b624175c13a15"> 4876</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#a1120f8317764b1cd8d7b624175c13a15">MCR</a>;                               <span class="comment">/**&lt; SAI MCLK Control Register, offset: 0x100 */</span></div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="a00120.html#aec34525af6f820dc003963ede5542ef1"> 4877</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00120.html#aec34525af6f820dc003963ede5542ef1">MDR</a>;                               <span class="comment">/**&lt; SAI MCLK Divide Register, offset: 0x104 */</span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;} <a class="code" href="a00120.html">I2S_Type</a>;</div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;</div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="comment">   -- I2S Register Masks</span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment"> * @addtogroup I2S_Register_Masks I2S Register Masks</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;</div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_MASK                       0x1u</span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FRDE_SHIFT                      0</span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FWDE_MASK                       0x2u</span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FWDE_SHIFT                      1</span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FRIE_MASK                       0x100u</span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FRIE_SHIFT                      8</span></div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FWIE_MASK                       0x200u</span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FWIE_SHIFT                      9</span></div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FEIE_MASK                       0x400u</span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FEIE_SHIFT                      10</span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_SEIE_MASK                       0x800u</span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_SEIE_SHIFT                      11</span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_WSIE_MASK                       0x1000u</span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_WSIE_SHIFT                      12</span></div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FRF_MASK                        0x10000u</span></div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FRF_SHIFT                       16</span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FWF_MASK                        0x20000u</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FWF_SHIFT                       17</span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FEF_MASK                        0x40000u</span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FEF_SHIFT                       18</span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_SEF_MASK                        0x80000u</span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_SEF_SHIFT                       19</span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_WSF_MASK                        0x100000u</span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_WSF_SHIFT                       20</span></div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_SR_MASK                         0x1000000u</span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_SR_SHIFT                        24</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FR_MASK                         0x2000000u</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_FR_SHIFT                        25</span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_BCE_MASK                        0x10000000u</span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_BCE_SHIFT                       28</span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_DBGE_MASK                       0x20000000u</span></div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_DBGE_SHIFT                      29</span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_STOPE_MASK                      0x40000000u</span></div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_STOPE_SHIFT                     30</span></div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_TE_MASK                         0x80000000u</span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCSR_TE_SHIFT                        31</span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCR1 Bit Fields */</span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_MASK                        0x7u</span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR1_TFW_SHIFT                       0</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR1_TFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR1_TFW_SHIFT))&amp;I2S_TCR1_TFW_MASK)</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCR2 Bit Fields */</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_MASK                        0xFFu</span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_DIV_SHIFT                       0</span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_DIV_SHIFT))&amp;I2S_TCR2_DIV_MASK)</span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_BCD_MASK                        0x1000000u</span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_BCD_SHIFT                       24</span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_BCP_MASK                        0x2000000u</span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_BCP_SHIFT                       25</span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_MSEL_MASK                       0xC000000u</span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_MSEL_SHIFT                      26</span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_MSEL_SHIFT))&amp;I2S_TCR2_MSEL_MASK)</span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_BCI_MASK                        0x10000000u</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_BCI_SHIFT                       28</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_BCS_MASK                        0x20000000u</span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_BCS_SHIFT                       29</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_SYNC_MASK                       0xC0000000u</span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_SYNC_SHIFT                      30</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_SYNC_SHIFT))&amp;I2S_TCR2_SYNC_MASK)</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCR3 Bit Fields */</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_MASK                       0x1Fu</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR3_WDFL_SHIFT                      0</span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_WDFL_SHIFT))&amp;I2S_TCR3_WDFL_MASK)</span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR3_TCE_MASK                        0x30000u</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR3_TCE_SHIFT                       16</span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR3_TCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_TCE_SHIFT))&amp;I2S_TCR3_TCE_MASK)</span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCR4 Bit Fields */</span></div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_MASK                        0x1u</span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_FSD_SHIFT                       0</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_FSP_MASK                        0x2u</span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_FSP_SHIFT                       1</span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_FSE_MASK                        0x8u</span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_FSE_SHIFT                       3</span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_MF_MASK                         0x10u</span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_MF_SHIFT                        4</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_SYWD_MASK                       0x1F00u</span></div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_SYWD_SHIFT                      8</span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_SYWD_SHIFT))&amp;I2S_TCR4_SYWD_MASK)</span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_FRSZ_MASK                       0x1F0000u</span></div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_FRSZ_SHIFT                      16</span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_FRSZ_SHIFT))&amp;I2S_TCR4_FRSZ_MASK)</span></div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCR5 Bit Fields */</span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_MASK                        0x1F00u</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR5_FBT_SHIFT                       8</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_FBT_SHIFT))&amp;I2S_TCR5_FBT_MASK)</span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR5_W0W_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR5_W0W_SHIFT                       16</span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_W0W_SHIFT))&amp;I2S_TCR5_W0W_MASK)</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR5_WNW_MASK                        0x1F000000u</span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR5_WNW_SHIFT                       24</span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_WNW_SHIFT))&amp;I2S_TCR5_WNW_MASK)</span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor"></span><span class="comment">/* TDR Bit Fields */</span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TDR_TDR_SHIFT                        0</span></div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TDR_TDR_SHIFT))&amp;I2S_TDR_TDR_MASK)</span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor"></span><span class="comment">/* TFR Bit Fields */</span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_MASK                         0xFu</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TFR_RFP_SHIFT                        0</span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_RFP_SHIFT))&amp;I2S_TFR_RFP_MASK)</span></div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TFR_WFP_MASK                         0xF0000u</span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TFR_WFP_SHIFT                        16</span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_WFP_SHIFT))&amp;I2S_TFR_WFP_MASK)</span></div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor"></span><span class="comment">/* TMR Bit Fields */</span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TMR_TWM_SHIFT                        0</span></div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TMR_TWM_SHIFT))&amp;I2S_TMR_TWM_MASK)</span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor"></span><span class="comment">/* RCSR Bit Fields */</span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_MASK                       0x1u</span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FRDE_SHIFT                      0</span></div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FWDE_MASK                       0x2u</span></div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FWDE_SHIFT                      1</span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FRIE_MASK                       0x100u</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FRIE_SHIFT                      8</span></div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FWIE_MASK                       0x200u</span></div>
<div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FWIE_SHIFT                      9</span></div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FEIE_MASK                       0x400u</span></div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FEIE_SHIFT                      10</span></div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_SEIE_MASK                       0x800u</span></div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_SEIE_SHIFT                      11</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_WSIE_MASK                       0x1000u</span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_WSIE_SHIFT                      12</span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FRF_MASK                        0x10000u</span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FRF_SHIFT                       16</span></div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FWF_MASK                        0x20000u</span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FWF_SHIFT                       17</span></div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FEF_MASK                        0x40000u</span></div>
<div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FEF_SHIFT                       18</span></div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_SEF_MASK                        0x80000u</span></div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_SEF_SHIFT                       19</span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_WSF_MASK                        0x100000u</span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_WSF_SHIFT                       20</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_SR_MASK                         0x1000000u</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_SR_SHIFT                        24</span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FR_MASK                         0x2000000u</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_FR_SHIFT                        25</span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_BCE_MASK                        0x10000000u</span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_BCE_SHIFT                       28</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_DBGE_MASK                       0x20000000u</span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_DBGE_SHIFT                      29</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_STOPE_MASK                      0x40000000u</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_STOPE_SHIFT                     30</span></div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_RE_MASK                         0x80000000u</span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCSR_RE_SHIFT                        31</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor"></span><span class="comment">/* RCR1 Bit Fields */</span></div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_MASK                        0x7u</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR1_RFW_SHIFT                       0</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR1_RFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR1_RFW_SHIFT))&amp;I2S_RCR1_RFW_MASK)</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor"></span><span class="comment">/* RCR2 Bit Fields */</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_MASK                        0xFFu</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_DIV_SHIFT                       0</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_DIV_SHIFT))&amp;I2S_RCR2_DIV_MASK)</span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_BCD_MASK                        0x1000000u</span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_BCD_SHIFT                       24</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_BCP_MASK                        0x2000000u</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_BCP_SHIFT                       25</span></div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_MSEL_MASK                       0xC000000u</span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_MSEL_SHIFT                      26</span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_MSEL_SHIFT))&amp;I2S_RCR2_MSEL_MASK)</span></div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_BCI_MASK                        0x10000000u</span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_BCI_SHIFT                       28</span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_BCS_MASK                        0x20000000u</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_BCS_SHIFT                       29</span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_SYNC_MASK                       0xC0000000u</span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_SYNC_SHIFT                      30</span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_SYNC_SHIFT))&amp;I2S_RCR2_SYNC_MASK)</span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor"></span><span class="comment">/* RCR3 Bit Fields */</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR3_WDFL_SHIFT                      0</span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_WDFL_SHIFT))&amp;I2S_RCR3_WDFL_MASK)</span></div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR3_RCE_MASK                        0x30000u</span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR3_RCE_SHIFT                       16</span></div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR3_RCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_RCE_SHIFT))&amp;I2S_RCR3_RCE_MASK)</span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor"></span><span class="comment">/* RCR4 Bit Fields */</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_MASK                        0x1u</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_FSD_SHIFT                       0</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_FSP_MASK                        0x2u</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_FSP_SHIFT                       1</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_FSE_MASK                        0x8u</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_FSE_SHIFT                       3</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_MF_MASK                         0x10u</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_MF_SHIFT                        4</span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_SYWD_MASK                       0x1F00u</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_SYWD_SHIFT                      8</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_SYWD_SHIFT))&amp;I2S_RCR4_SYWD_MASK)</span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_FRSZ_MASK                       0x1F0000u</span></div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_FRSZ_SHIFT                      16</span></div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_FRSZ_SHIFT))&amp;I2S_RCR4_FRSZ_MASK)</span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor"></span><span class="comment">/* RCR5 Bit Fields */</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_MASK                        0x1F00u</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR5_FBT_SHIFT                       8</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_FBT_SHIFT))&amp;I2S_RCR5_FBT_MASK)</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR5_W0W_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR5_W0W_SHIFT                       16</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_W0W_SHIFT))&amp;I2S_RCR5_W0W_MASK)</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR5_WNW_MASK                        0x1F000000u</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR5_WNW_SHIFT                       24</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_WNW_SHIFT))&amp;I2S_RCR5_WNW_MASK)</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor"></span><span class="comment">/* RDR Bit Fields */</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RDR_RDR_SHIFT                        0</span></div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RDR_RDR_SHIFT))&amp;I2S_RDR_RDR_MASK)</span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor"></span><span class="comment">/* RFR Bit Fields */</span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_MASK                         0xFu</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RFR_RFP_SHIFT                        0</span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_RFP_SHIFT))&amp;I2S_RFR_RFP_MASK)</span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RFR_WFP_MASK                         0xF0000u</span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RFR_WFP_SHIFT                        16</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_WFP_SHIFT))&amp;I2S_RFR_WFP_MASK)</span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor"></span><span class="comment">/* RMR Bit Fields */</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RMR_RWM_SHIFT                        0</span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RMR_RWM_SHIFT))&amp;I2S_RMR_RWM_MASK)</span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor"></span><span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_MASK                        0x3000000u</span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MCR_MICS_SHIFT                       24</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MCR_MICS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MCR_MICS_SHIFT))&amp;I2S_MCR_MICS_MASK)</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MCR_MOE_MASK                         0x40000000u</span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MCR_MOE_SHIFT                        30</span></div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MCR_DUF_MASK                         0x80000000u</span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MCR_DUF_SHIFT                        31</span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor"></span><span class="comment">/* MDR Bit Fields */</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_MASK                      0xFFFu</span></div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MDR_DIVIDE_SHIFT                     0</span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MDR_DIVIDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_DIVIDE_SHIFT))&amp;I2S_MDR_DIVIDE_MASK)</span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MDR_FRACT_MASK                       0xFF000u</span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MDR_FRACT_SHIFT                      12</span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2S_MDR_FRACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_FRACT_SHIFT))&amp;I2S_MDR_FRACT_MASK)</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group I2S_Register_Masks */</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;</div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;</div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="comment">/* I2S - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="comment">/** Peripheral I2S0 base address */</span></div>
<div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="a02371.html#ga7441a9fd88c69575185aa87244e12f85"> 5124</a></span>&#160;<span class="preprocessor">#define I2S0_BASE                                (0x4002F000u)</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral I2S0 base pointer */</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="a02371.html#gadb0838291c90975e284e5f6a112f5877"> 5126</a></span>&#160;<span class="preprocessor">#define I2S0                                     ((I2S_Type *)I2S0_BASE)</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of I2S peripheral base pointers */</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="a02371.html#gad9dc1dc7ad8c432656058ebd63ef1eab"> 5128</a></span>&#160;<span class="preprocessor">#define I2S_BASES                                { I2S0 }</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group I2S_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;</div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;</div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment"> * @addtogroup LLWU_Peripheral_Access_Layer LLWU Peripheral Access Layer</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="comment">/** LLWU - Register Layout Typedef */</span></div>
<div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="a00130.html"> 5145</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="a00130.html#af4e20147909cf3d6a8ec04750fc36833"> 5146</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#af4e20147909cf3d6a8ec04750fc36833">PE1</a>;                                <span class="comment">/**&lt; LLWU Pin Enable 1 register, offset: 0x0 */</span></div>
<div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="a00130.html#a95ff50f29c9dd8bb33ab20a0cbb24a67"> 5147</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">PE2</a>;                                <span class="comment">/**&lt; LLWU Pin Enable 2 register, offset: 0x1 */</span></div>
<div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="a00130.html#aea83255d229cf9f16973c2e2c289d084"> 5148</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#aea83255d229cf9f16973c2e2c289d084">PE3</a>;                                <span class="comment">/**&lt; LLWU Pin Enable 3 register, offset: 0x2 */</span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="a00130.html#a3e7dd04bfade7dc646336a69827f8d8f"> 5149</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#a3e7dd04bfade7dc646336a69827f8d8f">PE4</a>;                                <span class="comment">/**&lt; LLWU Pin Enable 4 register, offset: 0x3 */</span></div>
<div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="a00130.html#aded2b9c734957e9882cefccb5029c51f"> 5150</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#aded2b9c734957e9882cefccb5029c51f">ME</a>;                                 <span class="comment">/**&lt; LLWU Module Enable register, offset: 0x4 */</span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="a00130.html#a7a06923d73cbfb32196f92cec9832679"> 5151</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#a7a06923d73cbfb32196f92cec9832679">F1</a>;                                 <span class="comment">/**&lt; LLWU Flag 1 register, offset: 0x5 */</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="a00130.html#a2e0cf4aaae8993a69589806facbdb943"> 5152</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#a2e0cf4aaae8993a69589806facbdb943">F2</a>;                                 <span class="comment">/**&lt; LLWU Flag 2 register, offset: 0x6 */</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="a00130.html#a3c0a1985283644dfd4d68600e899b55f"> 5153</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00130.html#a3c0a1985283644dfd4d68600e899b55f">F3</a>;                                 <span class="comment">/**&lt; LLWU Flag 3 register, offset: 0x7 */</span></div>
<div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="a00130.html#aa94a3a9f881724ef6ed7658e387aa159"> 5154</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#aa94a3a9f881724ef6ed7658e387aa159">FILT1</a>;                              <span class="comment">/**&lt; LLWU Pin Filter 1 register, offset: 0x8 */</span></div>
<div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="a00130.html#a5736205996ff7fc8e4eba49f8f0e44ea"> 5155</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#a5736205996ff7fc8e4eba49f8f0e44ea">FILT2</a>;                              <span class="comment">/**&lt; LLWU Pin Filter 2 register, offset: 0x9 */</span></div>
<div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="a00130.html#ace78cf7cc590f959ee7485ef82661ab3"> 5156</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00130.html#ace78cf7cc590f959ee7485ef82661ab3">RST</a>;                                <span class="comment">/**&lt; LLWU Reset Enable register, offset: 0xA */</span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;} <a class="code" href="a00130.html">LLWU_Type</a>;</div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;</div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="comment"> * @addtogroup LLWU_Register_Masks LLWU Register Masks</span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;</div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div>
<div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor"></span><span class="comment">/* PE2 Bit Fields */</span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor"></span><span class="comment">/* PE3 Bit Fields */</span></div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor"></span><span class="comment">/* PE4 Bit Fields */</span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor"></span><span class="comment">/* ME Bit Fields */</span></div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor"></span><span class="comment">/* F1 Bit Fields */</span></div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor"></span><span class="comment">/* F2 Bit Fields */</span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor"></span><span class="comment">/* F3 Bit Fields */</span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div>
<div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor"></span><span class="comment">/* FILT1 Bit Fields */</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor"></span><span class="comment">/* FILT2 Bit Fields */</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor"></span><span class="comment">/* RST Bit Fields */</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_MASK                    0x1u</span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_RST_RSTFILT_SHIFT                   0</span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_RST_LLRSTE_MASK                     0x2u</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLWU_RST_LLRSTE_SHIFT                    1</span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group LLWU_Register_Masks */</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;</div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;</div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="comment">/** Peripheral LLWU base address */</span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="a02373.html#ga5596067d46debe317ac368bfc5db21f8"> 5319</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral LLWU base pointer */</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="a02373.html#gaed2d6ced03dff7739533096e53983dbe"> 5321</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of LLWU peripheral base pointers */</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="a02373.html#ga466e35ad6d2ba38c48fbfc6b7f3888be"> 5323</a></span>&#160;<span class="preprocessor">#define LLWU_BASES                               { LLWU }</span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;</div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;</div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment"> * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment">/** LPTMR - Register Layout Typedef */</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="a00131.html"> 5340</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="a00131.html#a429aba6c7571f26fdc0c6315c0f920a7"> 5341</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00131.html#a429aba6c7571f26fdc0c6315c0f920a7">CSR</a>;                               <span class="comment">/**&lt; Low Power Timer Control Status Register, offset: 0x0 */</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="a00131.html#a762750e61f8a71eae4ee81d9cc02fc51"> 5342</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00131.html#a762750e61f8a71eae4ee81d9cc02fc51">PSR</a>;                               <span class="comment">/**&lt; Low Power Timer Prescale Register, offset: 0x4 */</span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="a00131.html#aa5b60a4852b1f75b35ac4535ec8fde47"> 5343</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00131.html#aa5b60a4852b1f75b35ac4535ec8fde47">CMR</a>;                               <span class="comment">/**&lt; Low Power Timer Compare Register, offset: 0x8 */</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="a00131.html#a3a78ce6eb96610b773e9683eb31eb56f"> 5344</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00131.html#a3a78ce6eb96610b773e9683eb31eb56f">CNR</a>;                               <span class="comment">/**&lt; Low Power Timer Counter Register, offset: 0xC */</span></div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;} <a class="code" href="a00131.html">LPTMR_Type</a>;</div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;</div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="comment"> * @addtogroup LPTMR_Register_Masks LPTMR Register Masks</span></div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;</div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor"></span><span class="comment">/* PSR Bit Fields */</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMR Bit Fields */</span></div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNR Bit Fields */</span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group LPTMR_Register_Masks */</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;</div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;</div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="comment">/** Peripheral LPTMR0 base address */</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="a02375.html#ga024f362857a8b928d96cf3b3f5106793"> 5397</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral LPTMR0 base pointer */</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="a02375.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 5399</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of LPTMR peripheral base pointers */</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="a02375.html#ga6268765a66cbad770c74b5db8f2171c0"> 5401</a></span>&#160;<span class="preprocessor">#define LPTMR_BASES                              { LPTMR0 }</span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;</div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;</div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="comment"> * @addtogroup MCG_Peripheral_Access_Layer MCG Peripheral Access Layer</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="comment">/** MCG - Register Layout Typedef */</span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="a00135.html"> 5418</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="a00135.html#a72de946c106d741e2e5f21c35988a7a1"> 5419</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#a72de946c106d741e2e5f21c35988a7a1">C1</a>;                                 <span class="comment">/**&lt; MCG Control 1 Register, offset: 0x0 */</span></div>
<div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="a00135.html#a2a7672cdea44c417e9eaddd438fb3609"> 5420</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#a2a7672cdea44c417e9eaddd438fb3609">C2</a>;                                 <span class="comment">/**&lt; MCG Control 2 Register, offset: 0x1 */</span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="a00135.html#a0c45cd85b1baf3e6a0a3a802e26cbe38"> 5421</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">C3</a>;                                 <span class="comment">/**&lt; MCG Control 3 Register, offset: 0x2 */</span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="a00135.html#ae8c2ac6766d7888e745befae1e0b39db"> 5422</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#ae8c2ac6766d7888e745befae1e0b39db">C4</a>;                                 <span class="comment">/**&lt; MCG Control 4 Register, offset: 0x3 */</span></div>
<div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="a00135.html#ab94b0f073b5f69bc2cdfa61f7fd0a992"> 5423</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#ab94b0f073b5f69bc2cdfa61f7fd0a992">C5</a>;                                 <span class="comment">/**&lt; MCG Control 5 Register, offset: 0x4 */</span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="a00135.html#a3739313253d53250920a429e3d9f8c9b"> 5424</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#a3739313253d53250920a429e3d9f8c9b">C6</a>;                                 <span class="comment">/**&lt; MCG Control 6 Register, offset: 0x5 */</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="a00135.html#a663dcf8aee5c9dbe5ae363de6fc8d768"> 5425</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00135.html#a663dcf8aee5c9dbe5ae363de6fc8d768">S</a>;                                  <span class="comment">/**&lt; MCG Status Register, offset: 0x6 */</span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;       uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="a00135.html#a7fd146380faf9dd7da4763f061b26564"> 5427</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#a7fd146380faf9dd7da4763f061b26564">SC</a>;                                 <span class="comment">/**&lt; MCG Status and Control Register, offset: 0x8 */</span></div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;       uint8_t RESERVED_1[1];</div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="a00135.html#a57e6ec0cad8ae0e723d21531a184b6e7"> 5429</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#a57e6ec0cad8ae0e723d21531a184b6e7">ATCVH</a>;                              <span class="comment">/**&lt; MCG Auto Trim Compare Value High Register, offset: 0xA */</span></div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="a00135.html#ae8fea9d52f23143b72c9916e66b252d3"> 5430</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#ae8fea9d52f23143b72c9916e66b252d3">ATCVL</a>;                              <span class="comment">/**&lt; MCG Auto Trim Compare Value Low Register, offset: 0xB */</span></div>
<div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="a00135.html#a52920de03a5d8c8e4085ebf9f10aa5fd"> 5431</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#a52920de03a5d8c8e4085ebf9f10aa5fd">C7</a>;                                 <span class="comment">/**&lt; MCG Control 7 Register, offset: 0xC */</span></div>
<div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="a00135.html#ade4cb987285cb3307821b43d904adcb6"> 5432</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00135.html#ade4cb987285cb3307821b43d904adcb6">C8</a>;                                 <span class="comment">/**&lt; MCG Control 8 Register, offset: 0xD */</span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="a00135.html#a741d9e828690788987ec4ea87e5d77a6"> 5433</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00135.html#a741d9e828690788987ec4ea87e5d77a6">C9</a>;                                 <span class="comment">/**&lt; MCG Control 9 Register, offset: 0xE */</span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="a00135.html#a011911d042745a9660fde078b5fa954f"> 5434</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00135.html#a011911d042745a9660fde078b5fa954f">C10</a>;                                <span class="comment">/**&lt; MCG Control 10 Register, offset: 0xF */</span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;} <a class="code" href="a00135.html">MCG_Type</a>;</div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;</div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="comment">   -- MCG Register Masks</span></div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="comment"> * @addtogroup MCG_Register_Masks MCG Register Masks</span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;</div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div>
<div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor"></span><span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_EREFS0_MASK                       0x4u</span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      2</span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_HGO0_MASK                         0x8u</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        3</span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_RANGE0_MASK                       0x30u</span></div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      4</span></div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE0_SHIFT))&amp;MCG_C2_RANGE0_MASK)</span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor"></span><span class="comment">/* C3 Bit Fields */</span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor"></span><span class="comment">/* C4 Bit Fields */</span></div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor"></span><span class="comment">/* C5 Bit Fields */</span></div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0</span></div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK)</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     0x20u</span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    0x40u</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor"></span><span class="comment">/* C6 Bit Fields */</span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        0x1Fu</span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0</span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C6_CME0_MASK                         0x20u</span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       0x80u</span></div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7</span></div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor"></span><span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div>
<div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_LOCK0_MASK                         0x40u</span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6</span></div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_LOLS_MASK                          0x80u</span></div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_LOLS_SHIFT                         7</span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor"></span><span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATCVH Bit Fields */</span></div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor"></span><span class="comment">/* ATCVL Bit Fields */</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor"></span><span class="comment">/* C7 Bit Fields */</span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_MASK                       0x1u</span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C7_OSCSEL_SHIFT                      0</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor"></span><span class="comment">/* C8 Bit Fields */</span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_MASK                        0x1u</span></div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C8_LOCS1_SHIFT                       0</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C8_CME1_MASK                         0x20u</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C8_CME1_SHIFT                        5</span></div>
<div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C8_LOLRE_MASK                        0x40u</span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       6</span></div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C8_LOCRE1_MASK                       0x80u</span></div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_C8_LOCRE1_SHIFT                      7</span></div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group MCG_Register_Masks */</span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;</div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;</div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="comment">/** Peripheral MCG base address */</span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="a02377.html#gaad20a4618a24bbbb2edab9643eb6db29"> 5564</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral MCG base pointer */</span></div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 5566</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of MCG peripheral base pointers */</span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="a02377.html#ga462bc560fe3a4fcc406c2a65cdb0da19"> 5568</a></span>&#160;<span class="preprocessor">#define MCG_BASES                                { MCG }</span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;</div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;</div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="comment"> * @addtogroup MCM_Peripheral_Access_Layer MCM Peripheral Access Layer</span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="comment">/** MCM - Register Layout Typedef */</span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="a00136.html"> 5585</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="a00136.html#a7e83a4220c2fc40542aa700b6a98df41"> 5587</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="a00136.html#a7e83a4220c2fc40542aa700b6a98df41">PLASC</a>;                             <span class="comment">/**&lt; Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="a00136.html#a21b4db9fd3a7335e135c8bf0be800b92"> 5588</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="a00136.html#a21b4db9fd3a7335e135c8bf0be800b92">PLAMC</a>;                             <span class="comment">/**&lt; Crossbar Switch (AXBS) Master Configuration, offset: 0xA */</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="a00136.html#ac703b93883db7ce06bb9a6b6222a7e6f"> 5589</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00136.html#ac703b93883db7ce06bb9a6b6222a7e6f">CR</a>;                                <span class="comment">/**&lt; Control Register, offset: 0xC */</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="a00136.html#a7e154bfc3abe2d0aec69dab0730a7d43"> 5590</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00136.html#a7e154bfc3abe2d0aec69dab0730a7d43">ISR</a>;                               <span class="comment">/**&lt; Interrupt Status Register, offset: 0x10 */</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="a00136.html#a7e5af94b540eca88f8332c0eae3b11dd"> 5591</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00136.html#a7e5af94b540eca88f8332c0eae3b11dd">ETBCC</a>;                             <span class="comment">/**&lt; ETB Counter Control register, offset: 0x14 */</span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="a00136.html#a67931589db87c44b6387d38d78a7268e"> 5592</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00136.html#a67931589db87c44b6387d38d78a7268e">ETBRL</a>;                             <span class="comment">/**&lt; ETB Reload register, offset: 0x18 */</span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="a00136.html#a130dd2c21ea8fd8a4e3e3acc41629ff4"> 5593</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00136.html#a130dd2c21ea8fd8a4e3e3acc41629ff4">ETBCNT</a>;                            <span class="comment">/**&lt; ETB Counter Value register, offset: 0x1C */</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;       uint8_t RESERVED_1[16];</div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="a00136.html#ad3902a699f1593becfab73adbd8e506a"> 5595</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00136.html#ad3902a699f1593becfab73adbd8e506a">PID</a>;                               <span class="comment">/**&lt; Process ID register, offset: 0x30 */</span></div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;} <a class="code" href="a00136.html">MCM_Type</a>;</div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;</div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="comment">   -- MCM Register Masks</span></div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="comment"> * @addtogroup MCM_Register_Masks MCM Register Masks</span></div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;</div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor"></span><span class="comment">/* PLAMC Bit Fields */</span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor"></span><span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP_MASK                      0x3000000u</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_CR_SRAMUAP_SHIFT                     24</span></div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_CR_SRAMUAP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CR_SRAMUAP_SHIFT))&amp;MCM_CR_SRAMUAP_MASK)</span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_CR_SRAMUWP_MASK                      0x4000000u</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_CR_SRAMUWP_SHIFT                     26</span></div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_CR_SRAMLAP_MASK                      0x30000000u</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_CR_SRAMLAP_SHIFT                     28</span></div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_CR_SRAMLAP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CR_SRAMLAP_SHIFT))&amp;MCM_CR_SRAMLAP_MASK)</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_CR_SRAMLWP_MASK                      0x40000000u</span></div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_CR_SRAMLWP_SHIFT                     30</span></div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor"></span><span class="comment">/* ISR Bit Fields */</span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define MCM_ISR_IRQ_MASK                         0x2u</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ISR_IRQ_SHIFT                        1</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ISR_NMI_MASK                         0x4u</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ISR_NMI_SHIFT                        2</span></div>
<div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ISR_DHREQ_MASK                       0x8u</span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ISR_DHREQ_SHIFT                      3</span></div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor"></span><span class="comment">/* ETBCC Bit Fields */</span></div>
<div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_MASK                     0x1u</span></div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_CNTEN_SHIFT                    0</span></div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_RSPT_MASK                      0x6u</span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_RSPT_SHIFT                     1</span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_RSPT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCC_RSPT_SHIFT))&amp;MCM_ETBCC_RSPT_MASK)</span></div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_RLRQ_MASK                      0x8u</span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_RLRQ_SHIFT                     3</span></div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_ETDIS_MASK                     0x10u</span></div>
<div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_ETDIS_SHIFT                    4</span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_ITDIS_MASK                     0x20u</span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCC_ITDIS_SHIFT                    5</span></div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor"></span><span class="comment">/* ETBRL Bit Fields */</span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_MASK                    0x7FFu</span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBRL_RELOAD_SHIFT                   0</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBRL_RELOAD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBRL_RELOAD_SHIFT))&amp;MCM_ETBRL_RELOAD_MASK)</span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor"></span><span class="comment">/* ETBCNT Bit Fields */</span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_MASK                  0x7FFu</span></div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCNT_COUNTER_SHIFT                 0</span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_ETBCNT_COUNTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCNT_COUNTER_SHIFT))&amp;MCM_ETBCNT_COUNTER_MASK)</span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor"></span><span class="comment">/* PID Bit Fields */</span></div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define MCM_PID_PID_MASK                         0xFFu</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_PID_PID_SHIFT                        0</span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PID_PID_SHIFT))&amp;MCM_PID_PID_MASK)</span></div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group MCM_Register_Masks */</span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;</div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;</div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="comment">/** Peripheral MCM base address */</span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="a02379.html#ga84250d5694181f040a437d9125af3fac"> 5665</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xE0080000u)</span></div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral MCM base pointer */</span></div>
<div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="a02379.html#ga4cd2dcee5e786e36844ed653cfa40096"> 5667</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of MCM peripheral base pointers */</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="a02379.html#gae039f166cb08b579c33af9badf297578"> 5669</a></span>&#160;<span class="preprocessor">#define MCM_BASES                                { MCM }</span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;</div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;</div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment">   -- MPU Peripheral Access Layer</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment"> * @addtogroup MPU_Peripheral_Access_Layer MPU Peripheral Access Layer</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="comment">/** MPU - Register Layout Typedef */</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="a00139.html"> 5686</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="a00139.html#a2e4d19626a870bb11f40ff09359fae44"> 5687</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00139.html#a2e4d19626a870bb11f40ff09359fae44">CESR</a>;                              <span class="comment">/**&lt; Control/Error Status Register, offset: 0x0 */</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;       uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="a00139.html#a42d8704b2a791eba1d1bc2166e755a77"> 5690</a></span>&#160;    <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00139.html#a42d8704b2a791eba1d1bc2166e755a77">EAR</a>;                               <span class="comment">/**&lt; Error Address Register, slave port n, array offset: 0x10, array step: 0x8 */</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="a00139.html#a3adbf6d9dac1f29825896fa67d40a4ef"> 5691</a></span>&#160;    <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00139.html#a3adbf6d9dac1f29825896fa67d40a4ef">EDR</a>;                               <span class="comment">/**&lt; Error Detail Register, slave port n, array offset: 0x14, array step: 0x8 */</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;  } SP[5];</div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;       uint8_t RESERVED_1[968];</div>
<div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="a00139.html#a288c0fa35bf00f08891834e510832946"> 5694</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD[12][4];                       <span class="comment">/**&lt; Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset: 0x400, array step: index*0x10, index2*0x4 */</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;       uint8_t RESERVED_2[832];</div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="a00139.html#aef0fd019f3b3fef54756a7df6cc61cd5"> 5696</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[12];                        <span class="comment">/**&lt; Region Descriptor Alternate Access Control n, array offset: 0x800, array step: 0x4 */</span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;} <a class="code" href="a00139.html">MPU_Type</a>;</div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;</div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="comment">   -- MPU Register Masks</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="comment"> * @addtogroup MPU_Register_Masks MPU Register Masks</span></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;</div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12</span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_SPERR_MASK                      0xF8000000u</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_SPERR_SHIFT                     27</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_CESR_SPERR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR_SHIFT))&amp;MPU_CESR_SPERR_MASK)</span></div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor"></span><span class="comment">/* EAR Bit Fields */</span></div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor"></span><span class="comment">/* EDR Bit Fields */</span></div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0</span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16</span></div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor"></span><span class="comment">/* WORD Bit Fields */</span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_MASK                       0x7u</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M0UM_SHIFT                      0</span></div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M0UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0UM_SHIFT))&amp;MPU_WORD_M0UM_MASK)</span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_VLD_MASK                        0x1u</span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_VLD_SHIFT                       0</span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M0SM_MASK                       0x18u</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M0SM_SHIFT                      3</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M0SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0SM_SHIFT))&amp;MPU_WORD_M0SM_MASK)</span></div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_ENDADDR_MASK                    0xFFFFFFE0u</span></div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_ENDADDR_SHIFT                   5</span></div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_ENDADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_ENDADDR_SHIFT))&amp;MPU_WORD_ENDADDR_MASK)</span></div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_SRTADDR_MASK                    0xFFFFFFE0u</span></div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_SRTADDR_SHIFT                   5</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_SRTADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_SRTADDR_SHIFT))&amp;MPU_WORD_SRTADDR_MASK)</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M1UM_MASK                       0x1C0u</span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M1UM_SHIFT                      6</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M1UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1UM_SHIFT))&amp;MPU_WORD_M1UM_MASK)</span></div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M1SM_MASK                       0x600u</span></div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M1SM_SHIFT                      9</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M1SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1SM_SHIFT))&amp;MPU_WORD_M1SM_MASK)</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M2UM_MASK                       0x7000u</span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M2UM_SHIFT                      12</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M2UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2UM_SHIFT))&amp;MPU_WORD_M2UM_MASK)</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M2SM_MASK                       0x18000u</span></div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M2SM_SHIFT                      15</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M2SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2SM_SHIFT))&amp;MPU_WORD_M2SM_MASK)</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M3UM_MASK                       0x1C0000u</span></div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M3UM_SHIFT                      18</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M3UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3UM_SHIFT))&amp;MPU_WORD_M3UM_MASK)</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M3SM_MASK                       0x600000u</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M3SM_SHIFT                      21</span></div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M3SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3SM_SHIFT))&amp;MPU_WORD_M3SM_MASK)</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M4WE_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M4WE_SHIFT                      24</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M4RE_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M4RE_SHIFT                      25</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M5WE_MASK                       0x4000000u</span></div>
<div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M5WE_SHIFT                      26</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M5RE_MASK                       0x8000000u</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M5RE_SHIFT                      27</span></div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M6WE_MASK                       0x10000000u</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M6WE_SHIFT                      28</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M6RE_MASK                       0x20000000u</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M6RE_SHIFT                      29</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M7WE_MASK                       0x40000000u</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M7WE_SHIFT                      30</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M7RE_MASK                       0x80000000u</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_WORD_M7RE_SHIFT                      31</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor"></span><span class="comment">/* RGDAAC Bit Fields */</span></div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9</span></div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div>
<div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12</span></div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15</span></div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18</span></div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21</span></div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24</span></div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25</span></div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div>
<div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26</span></div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27</span></div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28</span></div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30</span></div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div>
<div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31</span></div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group MPU_Register_Masks */</span></div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;</div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;</div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="comment">/** Peripheral MPU base address */</span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="a02381.html#gaa0805ccd2bc4e42d63adb0618d2af571"> 5837</a></span>&#160;<span class="preprocessor">#define MPU_BASE                                 (0x4000D000u)</span></div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral MPU base pointer */</span></div>
<div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="a02381.html#gaad8182e72fe5037a6ba1eb65a1554e0b"> 5839</a></span>&#160;<span class="preprocessor">#define MPU                                      ((MPU_Type *)MPU_BASE)</span></div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of MPU peripheral base pointers */</span></div>
<div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="a02381.html#ga838044b287896489d80c5739ea2c3198"> 5841</a></span>&#160;<span class="preprocessor">#define MPU_BASES                                { MPU }</span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group MPU_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;</div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;</div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="comment"> * @addtogroup NV_Peripheral_Access_Layer NV Peripheral Access Layer</span></div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="comment">/** NV - Register Layout Typedef */</span></div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="a00142.html"> 5858</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="a00142.html#a99c28a1d24b507ca392b62abd7326c22"> 5859</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#a99c28a1d24b507ca392b62abd7326c22">BACKKEY3</a>;                           <span class="comment">/**&lt; Backdoor Comparison Key 3., offset: 0x0 */</span></div>
<div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="a00142.html#ab01f94708b68f34fd5b40a18b21c6d76"> 5860</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#ab01f94708b68f34fd5b40a18b21c6d76">BACKKEY2</a>;                           <span class="comment">/**&lt; Backdoor Comparison Key 2., offset: 0x1 */</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="a00142.html#ad90570e3331407893b892cd722c8566c"> 5861</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#ad90570e3331407893b892cd722c8566c">BACKKEY1</a>;                           <span class="comment">/**&lt; Backdoor Comparison Key 1., offset: 0x2 */</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="a00142.html#a84e62b140feac9fcae8b251607c814e7"> 5862</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#a84e62b140feac9fcae8b251607c814e7">BACKKEY0</a>;                           <span class="comment">/**&lt; Backdoor Comparison Key 0., offset: 0x3 */</span></div>
<div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="a00142.html#ade5b560a7ad515e084070fde57ea32d7"> 5863</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#ade5b560a7ad515e084070fde57ea32d7">BACKKEY7</a>;                           <span class="comment">/**&lt; Backdoor Comparison Key 7., offset: 0x4 */</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="a00142.html#a39aa00a01f54dd8348854da97790e930"> 5864</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#a39aa00a01f54dd8348854da97790e930">BACKKEY6</a>;                           <span class="comment">/**&lt; Backdoor Comparison Key 6., offset: 0x5 */</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="a00142.html#ae2121000a273d32aeeaf2f4100ea3471"> 5865</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#ae2121000a273d32aeeaf2f4100ea3471">BACKKEY5</a>;                           <span class="comment">/**&lt; Backdoor Comparison Key 5., offset: 0x6 */</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="a00142.html#a0bc51ff64f2fe752028b0cf769f95f66"> 5866</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#a0bc51ff64f2fe752028b0cf769f95f66">BACKKEY4</a>;                           <span class="comment">/**&lt; Backdoor Comparison Key 4., offset: 0x7 */</span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="a00142.html#a681eb6e0560291b4c2e83e4e85923347"> 5867</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#a681eb6e0560291b4c2e83e4e85923347">FPROT3</a>;                             <span class="comment">/**&lt; Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="a00142.html#a4d8b08ba5cfdb89cf82724db412bc041"> 5868</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#a4d8b08ba5cfdb89cf82724db412bc041">FPROT2</a>;                             <span class="comment">/**&lt; Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */</span></div>
<div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="a00142.html#a4e85ed3eff018d579013a9e26e987f35"> 5869</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#a4e85ed3eff018d579013a9e26e987f35">FPROT1</a>;                             <span class="comment">/**&lt; Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */</span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="a00142.html#a0a1513e86bf3647e0179fc0f547a9b1e"> 5870</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#a0a1513e86bf3647e0179fc0f547a9b1e">FPROT0</a>;                             <span class="comment">/**&lt; Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="a00142.html#afb5e12b7f518197a87e81432749ba73d"> 5871</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#afb5e12b7f518197a87e81432749ba73d">FSEC</a>;                               <span class="comment">/**&lt; Non-volatile Flash Security Register, offset: 0xC */</span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="a00142.html#aaabff2875971400e0975d365fd8bdd30"> 5872</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#aaabff2875971400e0975d365fd8bdd30">FOPT</a>;                               <span class="comment">/**&lt; Non-volatile Flash Option Register, offset: 0xD */</span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="a00142.html#aa28a9317d3ffe8a1501ad7c0b5a938bd"> 5873</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#aa28a9317d3ffe8a1501ad7c0b5a938bd">FEPROT</a>;                             <span class="comment">/**&lt; Non-volatile EERAM Protection Register, offset: 0xE */</span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="a00142.html#a3d5374b1acb568cfe13bd843cf5272d8"> 5874</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00142.html#a3d5374b1acb568cfe13bd843cf5272d8">FDPROT</a>;                             <span class="comment">/**&lt; Non-volatile D-Flash Protection Register, offset: 0xF */</span></div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;} <a class="code" href="a00142.html">NV_Type</a>;</div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;</div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="comment">   -- NV Register Masks</span></div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="comment"> * @addtogroup NV_Register_Masks NV Register Masks</span></div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;</div>
<div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor"></span><span class="comment">/* BACKKEY2 Bit Fields */</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor"></span><span class="comment">/* BACKKEY1 Bit Fields */</span></div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor"></span><span class="comment">/* BACKKEY0 Bit Fields */</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div>
<div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor"></span><span class="comment">/* BACKKEY7 Bit Fields */</span></div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="preprocessor"></span><span class="comment">/* BACKKEY6 Bit Fields */</span></div>
<div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor"></span><span class="comment">/* BACKKEY5 Bit Fields */</span></div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor"></span><span class="comment">/* BACKKEY4 Bit Fields */</span></div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor"></span><span class="comment">/* FPROT3 Bit Fields */</span></div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor"></span><span class="comment">/* FPROT2 Bit Fields */</span></div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div>
<div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor"></span><span class="comment">/* FPROT1 Bit Fields */</span></div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor"></span><span class="comment">/* FPROT0 Bit Fields */</span></div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor"></span><span class="comment">/* FSEC Bit Fields */</span></div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div>
<div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div>
<div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div>
<div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div>
<div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor"></span><span class="comment">/* FOPT Bit Fields */</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_MASK                      0x1u</span></div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FOPT_LPBOOT_SHIFT                     0</span></div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  0x2u</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 1</span></div>
<div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="preprocessor"></span><span class="comment">/* FEPROT Bit Fields */</span></div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_MASK                     0xFFu</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FEPROT_EPROT_SHIFT                    0</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FEPROT_EPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FEPROT_EPROT_SHIFT))&amp;NV_FEPROT_EPROT_MASK)</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor"></span><span class="comment">/* FDPROT Bit Fields */</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_MASK                     0xFFu</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FDPROT_DPROT_SHIFT                    0</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NV_FDPROT_DPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FDPROT_DPROT_SHIFT))&amp;NV_FDPROT_DPROT_MASK)</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group NV_Register_Masks */</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;</div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;</div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="comment">/** Peripheral FTFL_FlashConfig base address */</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="a02383.html#gae792eed1588907a7e4079a4f7b7c14e1"> 5968</a></span>&#160;<span class="preprocessor">#define FTFL_FlashConfig_BASE                    (0x400u)</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral FTFL_FlashConfig base pointer */</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="a02383.html#gaaf9248e0515bbc69ded5d8a6642e39ee"> 5970</a></span>&#160;<span class="preprocessor">#define FTFL_FlashConfig                         ((NV_Type *)FTFL_FlashConfig_BASE)</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of NV peripheral base pointers */</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="a02383.html#ga23e4e2db513617e5cf3f40bb5191058c"> 5972</a></span>&#160;<span class="preprocessor">#define NV_BASES                                 { FTFL_FlashConfig }</span></div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;</div>
<div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;</div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="comment">   -- OSC Peripheral Access Layer</span></div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="comment"> * @addtogroup OSC_Peripheral_Access_Layer OSC Peripheral Access Layer</span></div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="comment">/** OSC - Register Layout Typedef */</span></div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="a00144.html"> 5989</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="a00144.html#afb099b77ea7a74fe342d9bf1335b86a6"> 5990</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00144.html#afb099b77ea7a74fe342d9bf1335b86a6">CR</a>;                                 <span class="comment">/**&lt; OSC Control Register, offset: 0x0 */</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;} <a class="code" href="a00144.html">OSC_Type</a>;</div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;</div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="comment">   -- OSC Register Masks</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="comment"> * @addtogroup OSC_Register_Masks OSC Register Masks</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;</div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group OSC_Register_Masks */</span></div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;</div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;</div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="comment">/** Peripheral OSC base address */</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="a02385.html#ga7455a62769c499f9083f5e84ca19429f"> 6023</a></span>&#160;<span class="preprocessor">#define OSC_BASE                                 (0x40065000u)</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral OSC base pointer */</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="a02385.html#gac9fd21467d416baa7f6aa4c175f8c6b5"> 6025</a></span>&#160;<span class="preprocessor">#define OSC                                      ((OSC_Type *)OSC_BASE)</span></div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of OSC peripheral base pointers */</span></div>
<div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="a02385.html#gac0832d577b8c96bb29c48e05c5f136a3"> 6027</a></span>&#160;<span class="preprocessor">#define OSC_BASES                                { OSC }</span></div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;</div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;</div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="comment">   -- PDB Peripheral Access Layer</span></div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="comment"> * @addtogroup PDB_Peripheral_Access_Layer PDB Peripheral Access Layer</span></div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="comment">/** PDB - Register Layout Typedef */</span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="a00148.html"> 6044</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="a00148.html#a27b752c3fb14fa47cda9b911dda18eb5"> 6045</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00148.html#a27b752c3fb14fa47cda9b911dda18eb5">SC</a>;                                <span class="comment">/**&lt; Status and Control Register, offset: 0x0 */</span></div>
<div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="a00148.html#ae69113e63275302871696253eb33d1aa"> 6046</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00148.html#ae69113e63275302871696253eb33d1aa">MOD</a>;                               <span class="comment">/**&lt; Modulus Register, offset: 0x4 */</span></div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="a00148.html#ac0196244d0c47eaf8fb40c53a3babd8e"> 6047</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00148.html#ac0196244d0c47eaf8fb40c53a3babd8e">CNT</a>;                               <span class="comment">/**&lt; Counter Register, offset: 0x8 */</span></div>
<div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="a00148.html#a0cc0a5fd26a50498ff744ccfc90425a9"> 6048</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00148.html#a0cc0a5fd26a50498ff744ccfc90425a9">IDLY</a>;                              <span class="comment">/**&lt; Interrupt Delay Register, offset: 0xC */</span></div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div>
<div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="a00148.html#a08fc04ae996dc8dcbb0d61921b486a68"> 6050</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00148.html#a08fc04ae996dc8dcbb0d61921b486a68">C1</a>;                                <span class="comment">/**&lt; Channel n Control Register 1, array offset: 0x10, array step: 0x28 */</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="a00148.html#ac3e33b249de9772accd3ea93c70ea9a3"> 6051</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00148.html#ac3e33b249de9772accd3ea93c70ea9a3">S</a>;                                 <span class="comment">/**&lt; Channel n Status Register, array offset: 0x14, array step: 0x28 */</span></div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="a00148.html#a313f3125147793d214f81d5bb45f04c3"> 6052</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[2];                            <span class="comment">/**&lt; Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 */</span></div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;         uint8_t RESERVED_0[24];</div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;  } CH[2];</div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;       uint8_t RESERVED_0[240];</div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x150, array step: 0x8 */</span></div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="a00148.html#a7243b34a966694845cbbd4f5c614e986"> 6057</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00148.html#a7243b34a966694845cbbd4f5c614e986">INTC</a>;                              <span class="comment">/**&lt; DAC Interval Trigger n Control Register, array offset: 0x150, array step: 0x8 */</span></div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="a00148.html#ae769221841ab03c4c16643108c5f5a0c"> 6058</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00148.html#ae769221841ab03c4c16643108c5f5a0c">INT</a>;                               <span class="comment">/**&lt; DAC Interval n Register, array offset: 0x154, array step: 0x8 */</span></div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;  } DAC[2];</div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;       uint8_t RESERVED_1[48];</div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="a00148.html#a5cea78677c2f36e8ad10791dfcb9b086"> 6061</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00148.html#a5cea78677c2f36e8ad10791dfcb9b086">POEN</a>;                              <span class="comment">/**&lt; Pulse-Out n Enable Register, offset: 0x190 */</span></div>
<div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="a00148.html#a510c6f171ae54942cc2dace9ebf4f6fa"> 6062</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PODLY[3];                          <span class="comment">/**&lt; Pulse-Out n Delay Register, array offset: 0x194, array step: 0x4 */</span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;} <a class="code" href="a00148.html">PDB_Type</a>;</div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;</div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment">   -- PDB Register Masks</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="comment"> * @addtogroup PDB_Register_Masks PDB Register Masks</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;</div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1</span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2</span></div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5</span></div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6</span></div>
<div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7</span></div>
<div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8</span></div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12</span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div>
<div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div>
<div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15</span></div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16</span></div>
<div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17</span></div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18</span></div>
<div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor"></span><span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0</span></div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0</span></div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div>
<div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor"></span><span class="comment">/* IDLY Bit Fields */</span></div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0</span></div>
<div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor"></span><span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_C1_EN_SHIFT                          0</span></div>
<div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8</span></div>
<div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div>
<div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div>
<div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_C1_BB_SHIFT                          16</span></div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor"></span><span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_S_ERR_SHIFT                          0</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div>
<div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div>
<div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_S_CF_SHIFT                           16</span></div>
<div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div>
<div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="preprocessor"></span><span class="comment">/* DLY Bit Fields */</span></div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0</span></div>
<div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor"></span><span class="comment">/* INTC Bit Fields */</span></div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_MASK                        0x1u</span></div>
<div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_INTC_TOE_SHIFT                       0</span></div>
<div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_INTC_EXT_MASK                        0x2u</span></div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_INTC_EXT_SHIFT                       1</span></div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor"></span><span class="comment">/* INT Bit Fields */</span></div>
<div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define PDB_INT_INT_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_INT_INT_SHIFT                        0</span></div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_INT_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INT_INT_SHIFT))&amp;PDB_INT_INT_MASK)</span></div>
<div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor"></span><span class="comment">/* POEN Bit Fields */</span></div>
<div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0</span></div>
<div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="preprocessor"></span><span class="comment">/* PODLY Bit Fields */</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_PODLY_DLY2_SHIFT                     0</span></div>
<div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_PODLY_DLY2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY2_SHIFT))&amp;PDB_PODLY_DLY2_MASK)</span></div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_PODLY_DLY1_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_PODLY_DLY1_SHIFT                     16</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PDB_PODLY_DLY1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY1_SHIFT))&amp;PDB_PODLY_DLY1_MASK)</span></div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group PDB_Register_Masks */</span></div>
<div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;</div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;</div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="comment">/** Peripheral PDB0 base address */</span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="a02387.html#gaca699dde276786b0443ef728ae1f01c0"> 6164</a></span>&#160;<span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PDB0 base pointer */</span></div>
<div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="a02387.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 6166</a></span>&#160;<span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of PDB peripheral base pointers */</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="a02387.html#gac52d7c6cb50a8403fccbb1762269637b"> 6168</a></span>&#160;<span class="preprocessor">#define PDB_BASES                                { PDB0 }</span></div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;</div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;</div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="comment"> * @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer</span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="comment">/** PIT - Register Layout Typedef */</span></div>
<div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="a00149.html"> 6185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="a00149.html#ac2befe5f01ae11bccda33a84cff453b0"> 6186</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00149.html#ac2befe5f01ae11bccda33a84cff453b0">MCR</a>;                               <span class="comment">/**&lt; PIT Module Control Register, offset: 0x0 */</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;       uint8_t RESERVED_0[252];</div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="a00149.html#a6880c80d3b65e0e5831b72371f607224"> 6189</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00149.html#a6880c80d3b65e0e5831b72371f607224">LDVAL</a>;                             <span class="comment">/**&lt; Timer Load Value Register, array offset: 0x100, array step: 0x10 */</span></div>
<div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="a00149.html#af98efdc8f0866cbaa72e83cfa391cac9"> 6190</a></span>&#160;    <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00149.html#af98efdc8f0866cbaa72e83cfa391cac9">CVAL</a>;                              <span class="comment">/**&lt; Current Timer Value Register, array offset: 0x104, array step: 0x10 */</span></div>
<div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="a00149.html#a1efb9476e302dfe00faf684173c5b6ea"> 6191</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00149.html#a1efb9476e302dfe00faf684173c5b6ea">TCTRL</a>;                             <span class="comment">/**&lt; Timer Control Register, array offset: 0x108, array step: 0x10 */</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="a00149.html#af54765dd193a93cd7bddf1eb6b0c30fa"> 6192</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00149.html#af54765dd193a93cd7bddf1eb6b0c30fa">TFLG</a>;                              <span class="comment">/**&lt; Timer Flag Register, array offset: 0x10C, array step: 0x10 */</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;  } CHANNEL[4];</div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;} <a class="code" href="a00149.html">PIT_Type</a>;</div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;</div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="comment">   -- PIT Register Masks</span></div>
<div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="comment"> * @addtogroup PIT_Register_Masks PIT Register Masks</span></div>
<div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;</div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor"></span><span class="comment">/* LDVAL Bit Fields */</span></div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor"></span><span class="comment">/* CVAL Bit Fields */</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCTRL Bit Fields */</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       0x4u</span></div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2</span></div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor"></span><span class="comment">/* TFLG Bit Fields */</span></div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div>
<div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div>
<div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group PIT_Register_Masks */</span></div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;</div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;</div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="comment">/** Peripheral PIT base address */</span></div>
<div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="a02389.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 6236</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PIT base pointer */</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="a02389.html#gaf181c9e6602b6432a0bf1a9243808968"> 6238</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of PIT peripheral base pointers */</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="a02389.html#ga0de78c2bccafb17d6b1d1fdad387f4c7"> 6240</a></span>&#160;<span class="preprocessor">#define PIT_BASES                                { PIT }</span></div>
<div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;</div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;</div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div>
<div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="comment"> * @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer</span></div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="comment">/** PMC - Register Layout Typedef */</span></div>
<div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="a00150.html"> 6257</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="a00150.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c"> 6258</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00150.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">LVDSC1</a>;                             <span class="comment">/**&lt; Low Voltage Detect Status And Control 1 register, offset: 0x0 */</span></div>
<div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="a00150.html#abc2abe9e83245fcd84da5a78bbea23ea"> 6259</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00150.html#abc2abe9e83245fcd84da5a78bbea23ea">LVDSC2</a>;                             <span class="comment">/**&lt; Low Voltage Detect Status And Control 2 register, offset: 0x1 */</span></div>
<div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="a00150.html#a23fa3c271bf9f25b06221b037553f936"> 6260</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00150.html#a23fa3c271bf9f25b06221b037553f936">REGSC</a>;                              <span class="comment">/**&lt; Regulator Status And Control register, offset: 0x2 */</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;} <a class="code" href="a00150.html">PMC_Type</a>;</div>
<div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;</div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="comment">   -- PMC Register Masks</span></div>
<div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="comment"> * @addtogroup PMC_Register_Masks PMC Register Masks</span></div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;</div>
<div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div>
<div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div>
<div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div>
<div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div>
<div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor"></span><span class="comment">/* LVDSC2 Bit Fields */</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor"></span><span class="comment">/* REGSC Bit Fields */</span></div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div>
<div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group PMC_Register_Masks */</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;</div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;</div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="comment">/** Peripheral PMC base address */</span></div>
<div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="a02391.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 6311</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PMC base pointer */</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="a02391.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 6313</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of PMC peripheral base pointers */</span></div>
<div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="a02391.html#gab60c4d50378b9e17b781670c6c0def9b"> 6315</a></span>&#160;<span class="preprocessor">#define PMC_BASES                                { PMC }</span></div>
<div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;</div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;</div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="comment"> * @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer</span></div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="comment">/** PORT - Register Layout Typedef */</span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="a00153.html"> 6332</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="a00153.html#ab03f2583d716b3619bfddb05060a0d72"> 6333</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32];                           <span class="comment">/**&lt; Pin Control Register n, array offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="a00153.html#ab4eae4ee06e554db6797dbbcf67f9655"> 6334</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00153.html#ab4eae4ee06e554db6797dbbcf67f9655">GPCLR</a>;                             <span class="comment">/**&lt; Global Pin Control Low Register, offset: 0x80 */</span></div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="a00153.html#adb92b388adf5799a5a59817ae6cbf7d1"> 6335</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00153.html#adb92b388adf5799a5a59817ae6cbf7d1">GPCHR</a>;                             <span class="comment">/**&lt; Global Pin Control High Register, offset: 0x84 */</span></div>
<div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;       uint8_t RESERVED_0[24];</div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="a00153.html#a20069f4ac88fc12066ba90eea8fcbb58"> 6337</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00153.html#a20069f4ac88fc12066ba90eea8fcbb58">ISFR</a>;                              <span class="comment">/**&lt; Interrupt Status Flag Register, offset: 0xA0 */</span></div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;       uint8_t RESERVED_1[28];</div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="a00153.html#a5fd39916c06d54202f0dc1a50b5e1041"> 6339</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00153.html#a5fd39916c06d54202f0dc1a50b5e1041">DFER</a>;                              <span class="comment">/**&lt; Digital Filter Enable Register, offset: 0xC0 */</span></div>
<div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="a00153.html#a8d4e0a725169fa8fe22fe55a3d3311a0"> 6340</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00153.html#a8d4e0a725169fa8fe22fe55a3d3311a0">DFCR</a>;                              <span class="comment">/**&lt; Digital Filter Clock Register, offset: 0xC4 */</span></div>
<div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="a00153.html#af58c3f35d9f1036282d4e4edabfb77c2"> 6341</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00153.html#af58c3f35d9f1036282d4e4edabfb77c2">DFWR</a>;                              <span class="comment">/**&lt; Digital Filter Width Register, offset: 0xC8 */</span></div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;} <a class="code" href="a00153.html">PORT_Type</a>;</div>
<div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;</div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment">   -- PORT Register Masks</span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="comment"> * @addtogroup PORT_Register_Masks PORT Register Masks</span></div>
<div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;</div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div>
<div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div>
<div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_ODE_MASK                        0x20u</span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_ODE_SHIFT                       5</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div>
<div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div>
<div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15</span></div>
<div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPCLR Bit Fields */</span></div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPCHR Bit Fields */</span></div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div>
<div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor"></span><span class="comment">/* ISFR Bit Fields */</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div>
<div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor"></span><span class="comment">/* DFER Bit Fields */</span></div>
<div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0</span></div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor"></span><span class="comment">/* DFCR Bit Fields */</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0</span></div>
<div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="preprocessor"></span><span class="comment">/* DFWR Bit Fields */</span></div>
<div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0</span></div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div>
<div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group PORT_Register_Masks */</span></div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;</div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;</div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="comment">/** Peripheral PORTA base address */</span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="a02393.html#gae3d20f730f9619aabbf94e2efd1de34c"> 6413</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div>
<div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PORTA base pointer */</span></div>
<div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="a02393.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 6415</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div>
<div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PORTB base address */</span></div>
<div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="a02393.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 6417</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PORTB base pointer */</span></div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="a02393.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 6419</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PORTC base address */</span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="a02393.html#ga0018f0edf7f8030868f9cc791275378d"> 6421</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div>
<div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PORTC base pointer */</span></div>
<div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="a02393.html#ga68fea88642279a70246e026e7221b0a5"> 6423</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PORTD base address */</span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="a02393.html#gab88c980d0129f396683260eb978daf15"> 6425</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div>
<div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PORTD base pointer */</span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="a02393.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 6427</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PORTE base address */</span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="a02393.html#ga72d490d67d751071845b3532193b4b93"> 6429</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral PORTE base pointer */</span></div>
<div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="a02393.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 6431</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of PORT peripheral base pointers */</span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="a02393.html#gad4b98e503f54129f95278e86852e7782"> 6433</a></span>&#160;<span class="preprocessor">#define PORT_BASES                               { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;</div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;</div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="comment"> * @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer</span></div>
<div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="comment">/** RCM - Register Layout Typedef */</span></div>
<div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="a00156.html"> 6450</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="a00156.html#a9e4e331c458808ec57a393932bf91e65"> 6451</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00156.html#a9e4e331c458808ec57a393932bf91e65">SRS0</a>;                               <span class="comment">/**&lt; System Reset Status Register 0, offset: 0x0 */</span></div>
<div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="a00156.html#a44780e402b18ebbbaec13d5a3694e523"> 6452</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00156.html#a44780e402b18ebbbaec13d5a3694e523">SRS1</a>;                               <span class="comment">/**&lt; System Reset Status Register 1, offset: 0x1 */</span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;       uint8_t RESERVED_0[2];</div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="a00156.html#ad0261f1d5010d46de000a3a9714b4c6d"> 6454</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00156.html#ad0261f1d5010d46de000a3a9714b4c6d">RPFC</a>;                               <span class="comment">/**&lt; Reset Pin Filter Control register, offset: 0x4 */</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="a00156.html#a449e78f6ff13d0f186b722a140027d6b"> 6455</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00156.html#a449e78f6ff13d0f186b722a140027d6b">RPFW</a>;                               <span class="comment">/**&lt; Reset Pin Filter Width register, offset: 0x5 */</span></div>
<div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;       uint8_t RESERVED_1[1];</div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="a00156.html#a546abcdcfe7309b51a89ae73612a02a0"> 6457</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00156.html#a546abcdcfe7309b51a89ae73612a02a0">MR</a>;                                 <span class="comment">/**&lt; Mode Register, offset: 0x7 */</span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;} <a class="code" href="a00156.html">RCM_Type</a>;</div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;</div>
<div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="comment">   -- RCM Register Masks</span></div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="comment"> * @addtogroup RCM_Register_Masks RCM Register Masks</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;</div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div>
<div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_LOL_MASK                        0x8u</span></div>
<div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       3</span></div>
<div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div>
<div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor"></span><span class="comment">/* SRS1 Bit Fields */</span></div>
<div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_MASK                       0x1u</span></div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_JTAG_SHIFT                      0</span></div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div>
<div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div>
<div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div>
<div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div>
<div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div>
<div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_EZPT_MASK                       0x10u</span></div>
<div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_EZPT_SHIFT                      4</span></div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div>
<div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor"></span><span class="comment">/* RPFC Bit Fields */</span></div>
<div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div>
<div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div>
<div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor"></span><span class="comment">/* RPFW Bit Fields */</span></div>
<div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor"></span><span class="comment">/* MR Bit Fields */</span></div>
<div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_MASK                       0x2u</span></div>
<div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCM_MR_EZP_MS_SHIFT                      1</span></div>
<div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RCM_Register_Masks */</span></div>
<div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;</div>
<div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;</div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="comment">/** Peripheral RCM base address */</span></div>
<div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="a02395.html#ga0f155ee1b03b8a20749da74c4f19d34d"> 6518</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral RCM base pointer */</span></div>
<div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="a02395.html#gaa5c5e6af3b266654facbd52caa0b8874"> 6520</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div>
<div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of RCM peripheral base pointers */</span></div>
<div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="a02395.html#ga24bd9f9577aab68de7b0228b74bd5520"> 6522</a></span>&#160;<span class="preprocessor">#define RCM_BASES                                { RCM }</span></div>
<div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;</div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;</div>
<div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="comment">   -- RFSYS Peripheral Access Layer</span></div>
<div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="comment"> * @addtogroup RFSYS_Peripheral_Access_Layer RFSYS Peripheral Access Layer</span></div>
<div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="comment">/** RFSYS - Register Layout Typedef */</span></div>
<div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="a00160.html"> 6539</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="a00160.html#a511116607e801776701abe16884d22ed"> 6540</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            <span class="comment">/**&lt; Register file register, array offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;} <a class="code" href="a00160.html">RFSYS_Type</a>;</div>
<div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;</div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="comment">   -- RFSYS Register Masks</span></div>
<div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="comment"> * @addtogroup RFSYS_Register_Masks RFSYS Register Masks</span></div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;</div>
<div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="comment">/* REG Bit Fields */</span></div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_MASK                        0xFFu</span></div>
<div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       0</span></div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LL_SHIFT))&amp;RFSYS_REG_LL_MASK)</span></div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_LH_MASK                        0xFF00u</span></div>
<div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       8</span></div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LH_SHIFT))&amp;RFSYS_REG_LH_MASK)</span></div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_HL_MASK                        0xFF0000u</span></div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       16</span></div>
<div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HL_SHIFT))&amp;RFSYS_REG_HL_MASK)</span></div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_HH_MASK                        0xFF000000u</span></div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       24</span></div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HH_SHIFT))&amp;RFSYS_REG_HH_MASK)</span></div>
<div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RFSYS_Register_Masks */</span></div>
<div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;</div>
<div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;</div>
<div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="comment">/* RFSYS - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="comment">/** Peripheral RFSYS base address */</span></div>
<div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="a02397.html#ga742dcff49e1d900ccc5fb6d716dac969"> 6573</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE                               (0x40041000u)</span></div>
<div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral RFSYS base pointer */</span></div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="a02397.html#ga83a5a75f5421c69ce93437b8be3c1144"> 6575</a></span>&#160;<span class="preprocessor">#define RFSYS                                    ((RFSYS_Type *)RFSYS_BASE)</span></div>
<div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of RFSYS peripheral base pointers */</span></div>
<div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="a02397.html#ga3e036f500d02e4f7df8700bc69117f9a"> 6577</a></span>&#160;<span class="preprocessor">#define RFSYS_BASES                              { RFSYS }</span></div>
<div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RFSYS_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;</div>
<div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;</div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="comment">   -- RFVBAT Peripheral Access Layer</span></div>
<div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="comment"> * @addtogroup RFVBAT_Peripheral_Access_Layer RFVBAT Peripheral Access Layer</span></div>
<div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="comment">/** RFVBAT - Register Layout Typedef */</span></div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="a00161.html"> 6594</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="a00161.html#a073245fe0f32ff9f9f3ed11ab5c1526b"> 6595</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            <span class="comment">/**&lt; VBAT register file register, array offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;} <a class="code" href="a00161.html">RFVBAT_Type</a>;</div>
<div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;</div>
<div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="comment">   -- RFVBAT Register Masks</span></div>
<div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="comment"> * @addtogroup RFVBAT_Register_Masks RFVBAT Register Masks</span></div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;</div>
<div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="comment">/* REG Bit Fields */</span></div>
<div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_MASK                       0xFFu</span></div>
<div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_LL_SHIFT                      0</span></div>
<div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_LL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LL_SHIFT))&amp;RFVBAT_REG_LL_MASK)</span></div>
<div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_LH_MASK                       0xFF00u</span></div>
<div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_LH_SHIFT                      8</span></div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_LH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LH_SHIFT))&amp;RFVBAT_REG_LH_MASK)</span></div>
<div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_HL_MASK                       0xFF0000u</span></div>
<div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_HL_SHIFT                      16</span></div>
<div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_HL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HL_SHIFT))&amp;RFVBAT_REG_HL_MASK)</span></div>
<div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_HH_MASK                       0xFF000000u</span></div>
<div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_HH_SHIFT                      24</span></div>
<div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RFVBAT_REG_HH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HH_SHIFT))&amp;RFVBAT_REG_HH_MASK)</span></div>
<div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RFVBAT_Register_Masks */</span></div>
<div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;</div>
<div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;</div>
<div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="comment">/* RFVBAT - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="comment">/** Peripheral RFVBAT base address */</span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="a02399.html#gad95e9110d4335fec45f55c54ed3f4814"> 6628</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE                              (0x4003E000u)</span></div>
<div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral RFVBAT base pointer */</span></div>
<div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="a02399.html#gac2c2895b56604565c1deab90aedbf1a4"> 6630</a></span>&#160;<span class="preprocessor">#define RFVBAT                                   ((RFVBAT_Type *)RFVBAT_BASE)</span></div>
<div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of RFVBAT peripheral base pointers */</span></div>
<div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="a02399.html#gae51bdaf2514afe406e0fc22400dc8391"> 6632</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASES                             { RFVBAT }</span></div>
<div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RFVBAT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;</div>
<div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;</div>
<div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="comment">   -- RNG Peripheral Access Layer</span></div>
<div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="comment"> * @addtogroup RNG_Peripheral_Access_Layer RNG Peripheral Access Layer</span></div>
<div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="comment">/** RNG - Register Layout Typedef */</span></div>
<div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="a00163.html"> 6649</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="a00163.html#aa271d09399fb6530e40ff9814f9f4d79"> 6650</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00163.html#aa271d09399fb6530e40ff9814f9f4d79">CR</a>;                                <span class="comment">/**&lt; RNGA Control Register, offset: 0x0 */</span></div>
<div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="a00163.html#a4d72ce4858cff5da811b489b0f3d41a8"> 6651</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00163.html#a4d72ce4858cff5da811b489b0f3d41a8">SR</a>;                                <span class="comment">/**&lt; RNGA Status Register, offset: 0x4 */</span></div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="a00163.html#a40849dd4f2a671fe31d55046aff91cd6"> 6652</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00163.html#a40849dd4f2a671fe31d55046aff91cd6">ER</a>;                                <span class="comment">/**&lt; RNGA Entropy Register, offset: 0x8 */</span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="a00163.html#ad59205cea4b6417e6cae229001ab24d4"> 6653</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00163.html#ad59205cea4b6417e6cae229001ab24d4">OR</a>;                                <span class="comment">/**&lt; RNGA Output Register, offset: 0xC */</span></div>
<div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;} <a class="code" href="a00163.html">RNG_Type</a>;</div>
<div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;</div>
<div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="comment">   -- RNG Register Masks</span></div>
<div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="comment"> * @addtogroup RNG_Register_Masks RNG Register Masks</span></div>
<div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;</div>
<div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="preprocessor">#define RNG_CR_GO_MASK                           0x1u</span></div>
<div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_CR_GO_SHIFT                          0</span></div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_CR_HA_MASK                           0x2u</span></div>
<div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_CR_HA_SHIFT                          1</span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_CR_INTM_MASK                         0x4u</span></div>
<div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_CR_INTM_SHIFT                        2</span></div>
<div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_CR_CLRI_MASK                         0x8u</span></div>
<div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_CR_CLRI_SHIFT                        3</span></div>
<div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_CR_SLP_MASK                          0x10u</span></div>
<div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_CR_SLP_SHIFT                         4</span></div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor"></span><span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#define RNG_SR_SECV_MASK                         0x1u</span></div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_SECV_SHIFT                        0</span></div>
<div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_LRS_MASK                          0x2u</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_LRS_SHIFT                         1</span></div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_ORU_MASK                          0x4u</span></div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_ORU_SHIFT                         2</span></div>
<div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_ERRI_MASK                         0x8u</span></div>
<div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_ERRI_SHIFT                        3</span></div>
<div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_SLP_MASK                          0x10u</span></div>
<div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_SLP_SHIFT                         4</span></div>
<div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_OREG_LVL_MASK                     0xFF00u</span></div>
<div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_OREG_LVL_SHIFT                    8</span></div>
<div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_OREG_LVL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_LVL_SHIFT))&amp;RNG_SR_OREG_LVL_MASK)</span></div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_OREG_SIZE_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_OREG_SIZE_SHIFT                   16</span></div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_SR_OREG_SIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_SIZE_SHIFT))&amp;RNG_SR_OREG_SIZE_MASK)</span></div>
<div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor"></span><span class="comment">/* ER Bit Fields */</span></div>
<div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_ER_EXT_ENT_SHIFT                     0</span></div>
<div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_ER_EXT_ENT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_ER_EXT_ENT_SHIFT))&amp;RNG_ER_EXT_ENT_MASK)</span></div>
<div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="preprocessor"></span><span class="comment">/* OR Bit Fields */</span></div>
<div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_OR_RANDOUT_SHIFT                     0</span></div>
<div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RNG_OR_RANDOUT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_OR_RANDOUT_SHIFT))&amp;RNG_OR_RANDOUT_MASK)</span></div>
<div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RNG_Register_Masks */</span></div>
<div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;</div>
<div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;</div>
<div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="comment">/* RNG - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="comment">/** Peripheral RNG base address */</span></div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="a02401.html#gab92662976cfe62457141e5b4f83d541c"> 6709</a></span>&#160;<span class="preprocessor">#define RNG_BASE                                 (0x400A0000u)</span></div>
<div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral RNG base pointer */</span></div>
<div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="a02401.html#ga5b0885b8b55bbc13691092b704d9309f"> 6711</a></span>&#160;<span class="preprocessor">#define RNG                                      ((RNG_Type *)RNG_BASE)</span></div>
<div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of RNG peripheral base pointers */</span></div>
<div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="a02401.html#ga93ba4cd4d34ec8d41a27bebb49b24779"> 6713</a></span>&#160;<span class="preprocessor">#define RNG_BASES                                { RNG }</span></div>
<div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RNG_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;</div>
<div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;</div>
<div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div>
<div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="comment"> * @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer</span></div>
<div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="comment">/** RTC - Register Layout Typedef */</span></div>
<div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="a00164.html"> 6730</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="a00164.html#a5c8182569d4fb9aa8403e3f5933058a6"> 6731</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#a5c8182569d4fb9aa8403e3f5933058a6">TSR</a>;                               <span class="comment">/**&lt; RTC Time Seconds Register, offset: 0x0 */</span></div>
<div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="a00164.html#ab718ffaf4897a4eec35a15790bae8806"> 6732</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#ab718ffaf4897a4eec35a15790bae8806">TPR</a>;                               <span class="comment">/**&lt; RTC Time Prescaler Register, offset: 0x4 */</span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="a00164.html#ac67e5fa23e338883e5efd5b036164f26"> 6733</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#ac67e5fa23e338883e5efd5b036164f26">TAR</a>;                               <span class="comment">/**&lt; RTC Time Alarm Register, offset: 0x8 */</span></div>
<div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="a00164.html#a576676dbe6140e6ac08dfbf9a54aea17"> 6734</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#a576676dbe6140e6ac08dfbf9a54aea17">TCR</a>;                               <span class="comment">/**&lt; RTC Time Compensation Register, offset: 0xC */</span></div>
<div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="a00164.html#ac5ff2c2ef6d58e8826deb51d8604c01e"> 6735</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#ac5ff2c2ef6d58e8826deb51d8604c01e">CR</a>;                                <span class="comment">/**&lt; RTC Control Register, offset: 0x10 */</span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="a00164.html#ae12dc1e198cb7aa7602e59e36bbf43b6"> 6736</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#ae12dc1e198cb7aa7602e59e36bbf43b6">SR</a>;                                <span class="comment">/**&lt; RTC Status Register, offset: 0x14 */</span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="a00164.html#ac72766ca7476a2a74bd14042bc88aa05"> 6737</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#ac72766ca7476a2a74bd14042bc88aa05">LR</a>;                                <span class="comment">/**&lt; RTC Lock Register, offset: 0x18 */</span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="a00164.html#a80ed5731d6b625b56c6bbeedd8f9bcb8"> 6738</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">IER</a>;                               <span class="comment">/**&lt; RTC Interrupt Enable Register, offset: 0x1C */</span></div>
<div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;       uint8_t RESERVED_0[2016];</div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="a00164.html#a701400edb86bacaa5c19309a90013cc6"> 6740</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#a701400edb86bacaa5c19309a90013cc6">WAR</a>;                               <span class="comment">/**&lt; RTC Write Access Register, offset: 0x800 */</span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="a00164.html#ab35b8ebf2d7d05ced0f5d5cc61ac71af"> 6741</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00164.html#ab35b8ebf2d7d05ced0f5d5cc61ac71af">RAR</a>;                               <span class="comment">/**&lt; RTC Read Access Register, offset: 0x804 */</span></div>
<div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;} <a class="code" href="a00164.html">RTC_Type</a>;</div>
<div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;</div>
<div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="comment">   -- RTC Register Masks</span></div>
<div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="comment"> * @addtogroup RTC_Register_Masks RTC Register Masks</span></div>
<div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;</div>
<div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div>
<div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div>
<div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPR Bit Fields */</span></div>
<div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div>
<div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div>
<div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="preprocessor"></span><span class="comment">/* TAR Bit Fields */</span></div>
<div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div>
<div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div>
<div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div>
<div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div>
<div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div>
<div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div>
<div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div>
<div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div>
<div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div>
<div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div>
<div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div>
<div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div>
<div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div>
<div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div>
<div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="preprocessor"></span><span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div>
<div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div>
<div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div>
<div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div>
<div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div>
<div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div>
<div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div>
<div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div>
<div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div>
<div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div>
<div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div>
<div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div>
<div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div>
<div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div>
<div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div>
<div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div>
<div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div>
<div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div>
<div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div>
<div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div>
<div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor"></span><span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div>
<div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div>
<div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div>
<div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div>
<div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div>
<div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div>
<div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div>
<div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div>
<div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor"></span><span class="comment">/* LR Bit Fields */</span></div>
<div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div>
<div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div>
<div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div>
<div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div>
<div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div>
<div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div>
<div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div>
<div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div>
<div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor"></span><span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div>
<div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div>
<div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div>
<div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div>
<div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div>
<div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div>
<div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div>
<div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_IER_WPON_MASK                        0x80u</span></div>
<div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7</span></div>
<div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor"></span><span class="comment">/* WAR Bit Fields */</span></div>
<div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_MASK                        0x1u</span></div>
<div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_TSRW_SHIFT                       0</span></div>
<div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_TPRW_MASK                        0x2u</span></div>
<div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_TPRW_SHIFT                       1</span></div>
<div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_TARW_MASK                        0x4u</span></div>
<div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_TARW_SHIFT                       2</span></div>
<div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_TCRW_MASK                        0x8u</span></div>
<div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_TCRW_SHIFT                       3</span></div>
<div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_CRW_MASK                         0x10u</span></div>
<div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_CRW_SHIFT                        4</span></div>
<div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_SRW_MASK                         0x20u</span></div>
<div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_SRW_SHIFT                        5</span></div>
<div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_LRW_MASK                         0x40u</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_LRW_SHIFT                        6</span></div>
<div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_IERW_MASK                        0x80u</span></div>
<div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_WAR_IERW_SHIFT                       7</span></div>
<div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor"></span><span class="comment">/* RAR Bit Fields */</span></div>
<div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_MASK                        0x1u</span></div>
<div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_TSRR_SHIFT                       0</span></div>
<div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_TPRR_MASK                        0x2u</span></div>
<div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_TPRR_SHIFT                       1</span></div>
<div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_TARR_MASK                        0x4u</span></div>
<div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_TARR_SHIFT                       2</span></div>
<div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_TCRR_MASK                        0x8u</span></div>
<div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_TCRR_SHIFT                       3</span></div>
<div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_CRR_MASK                         0x10u</span></div>
<div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_CRR_SHIFT                        4</span></div>
<div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_SRR_MASK                         0x20u</span></div>
<div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_SRR_SHIFT                        5</span></div>
<div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_LRR_MASK                         0x40u</span></div>
<div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_LRR_SHIFT                        6</span></div>
<div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_IERR_MASK                        0x80u</span></div>
<div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_RAR_IERR_SHIFT                       7</span></div>
<div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RTC_Register_Masks */</span></div>
<div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;</div>
<div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;</div>
<div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="comment">/** Peripheral RTC base address */</span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="a02403.html#ga4265e665d56225412e57a61d87417022"> 6870</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div>
<div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral RTC base pointer */</span></div>
<div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="a02403.html#ga5359a088f5d8b20ce74d920e46059304"> 6872</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div>
<div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of RTC peripheral base pointers */</span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="a02403.html#ga738e3debaa10128244df5d47fb7634d4"> 6874</a></span>&#160;<span class="preprocessor">#define RTC_BASES                                { RTC }</span></div>
<div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;</div>
<div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;</div>
<div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="comment">   -- SDHC Peripheral Access Layer</span></div>
<div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="comment"> * @addtogroup SDHC_Peripheral_Access_Layer SDHC Peripheral Access Layer</span></div>
<div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="comment">/** SDHC - Register Layout Typedef */</span></div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="a00176.html"> 6891</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="a00176.html#ac1199644a3e0befa110f6f40108cd873"> 6892</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#ac1199644a3e0befa110f6f40108cd873">DSADDR</a>;                            <span class="comment">/**&lt; DMA System Address register, offset: 0x0 */</span></div>
<div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="a00176.html#abf0771f8bc90488939e8feccbcd04a17"> 6893</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#abf0771f8bc90488939e8feccbcd04a17">BLKATTR</a>;                           <span class="comment">/**&lt; Block Attributes register, offset: 0x4 */</span></div>
<div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="a00176.html#a817fe46317500419bff67ebd2ec8f10d"> 6894</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#a817fe46317500419bff67ebd2ec8f10d">CMDARG</a>;                            <span class="comment">/**&lt; Command Argument register, offset: 0x8 */</span></div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="a00176.html#aaf15f447a947396dffb6b71383e99170"> 6895</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#aaf15f447a947396dffb6b71383e99170">XFERTYP</a>;                           <span class="comment">/**&lt; Transfer Type register, offset: 0xC */</span></div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="a00176.html#a85980d734764e8377f00179befd75336"> 6896</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CMDRSP[4];                         <span class="comment">/**&lt; Command Response 0..Command Response 3, array offset: 0x10, array step: 0x4 */</span></div>
<div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="a00176.html#a18afc87de959a20b1ee89d3987dd2193"> 6897</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#a18afc87de959a20b1ee89d3987dd2193">DATPORT</a>;                           <span class="comment">/**&lt; Buffer Data Port register, offset: 0x20 */</span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="a00176.html#ad259cb56a5f2395fb1c29bf23ad45586"> 6898</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00176.html#ad259cb56a5f2395fb1c29bf23ad45586">PRSSTAT</a>;                           <span class="comment">/**&lt; Present State register, offset: 0x24 */</span></div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="a00176.html#aff7ce95313465bc87dc72f0411e364dd"> 6899</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#aff7ce95313465bc87dc72f0411e364dd">PROCTL</a>;                            <span class="comment">/**&lt; Protocol Control register, offset: 0x28 */</span></div>
<div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="a00176.html#ab90a257351d9e9d361f51bcbe48e84e4"> 6900</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#ab90a257351d9e9d361f51bcbe48e84e4">SYSCTL</a>;                            <span class="comment">/**&lt; System Control register, offset: 0x2C */</span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="a00176.html#ac8cb5cc51087466438d5e4a512ccffb3"> 6901</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#ac8cb5cc51087466438d5e4a512ccffb3">IRQSTAT</a>;                           <span class="comment">/**&lt; Interrupt Status register, offset: 0x30 */</span></div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="a00176.html#a200633179af8e6f9ea82b31c1d193b3e"> 6902</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#a200633179af8e6f9ea82b31c1d193b3e">IRQSTATEN</a>;                         <span class="comment">/**&lt; Interrupt Status Enable register, offset: 0x34 */</span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="a00176.html#a8b5ad3feb78b656f69a11c2c4db1e935"> 6903</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#a8b5ad3feb78b656f69a11c2c4db1e935">IRQSIGEN</a>;                          <span class="comment">/**&lt; Interrupt Signal Enable register, offset: 0x38 */</span></div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="a00176.html#a92e6997403c7018aaa8aa23eb0f4b0e7"> 6904</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00176.html#a92e6997403c7018aaa8aa23eb0f4b0e7">AC12ERR</a>;                           <span class="comment">/**&lt; Auto CMD12 Error Status Register, offset: 0x3C */</span></div>
<div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="a00176.html#a151bd21debba72fa06e91dbe8ba669a5"> 6905</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00176.html#a151bd21debba72fa06e91dbe8ba669a5">HTCAPBLT</a>;                          <span class="comment">/**&lt; Host Controller Capabilities, offset: 0x40 */</span></div>
<div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="a00176.html#a61dd6c881db2eb748aaed392578869c7"> 6906</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#a61dd6c881db2eb748aaed392578869c7">WML</a>;                               <span class="comment">/**&lt; Watermark Level Register, offset: 0x44 */</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="a00176.html#aca68d1c0500d041506d802b73756d947"> 6908</a></span>&#160;  <a class="code" href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00176.html#aca68d1c0500d041506d802b73756d947">FEVT</a>;                              <span class="comment">/**&lt; Force Event register, offset: 0x50 */</span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="a00176.html#a65b39164de39bf3ff0f617dcfa17e346"> 6909</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00176.html#a65b39164de39bf3ff0f617dcfa17e346">ADMAES</a>;                            <span class="comment">/**&lt; ADMA Error Status register, offset: 0x54 */</span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="a00176.html#a4bf2d837c70979425d638e1b23b383b5"> 6910</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#a4bf2d837c70979425d638e1b23b383b5">ADSADDR</a>;                           <span class="comment">/**&lt; ADMA System Addressregister, offset: 0x58 */</span></div>
<div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;       uint8_t RESERVED_1[100];</div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="a00176.html#ade0658e5c75b98bb8419f5b68857fa4c"> 6912</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#ade0658e5c75b98bb8419f5b68857fa4c">VENDOR</a>;                            <span class="comment">/**&lt; Vendor Specific register, offset: 0xC0 */</span></div>
<div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="a00176.html#a7d817bac2e7c2d53cff0703b76dddb3f"> 6913</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00176.html#a7d817bac2e7c2d53cff0703b76dddb3f">MMCBOOT</a>;                           <span class="comment">/**&lt; MMC Boot register, offset: 0xC4 */</span></div>
<div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;       uint8_t RESERVED_2[52];</div>
<div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="a00176.html#a45a54237012b5f5aab3e48c11a527a0b"> 6915</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00176.html#a45a54237012b5f5aab3e48c11a527a0b">HOSTVER</a>;                           <span class="comment">/**&lt; Host Controller Version, offset: 0xFC */</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;} <a class="code" href="a00176.html">SDHC_Type</a>;</div>
<div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;</div>
<div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="comment">   -- SDHC Register Masks</span></div>
<div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="comment"> * @addtogroup SDHC_Register_Masks SDHC Register Masks</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;</div>
<div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="comment">/* DSADDR Bit Fields */</span></div>
<div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_MASK                  0xFFFFFFFCu</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_DSADDR_DSADDR_SHIFT                 2</span></div>
<div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_DSADDR_DSADDR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DSADDR_DSADDR_SHIFT))&amp;SDHC_DSADDR_DSADDR_MASK)</span></div>
<div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor"></span><span class="comment">/* BLKATTR Bit Fields */</span></div>
<div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_MASK                0x1FFFu</span></div>
<div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_SHIFT               0</span></div>
<div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKSIZE_SHIFT))&amp;SDHC_BLKATTR_BLKSIZE_MASK)</span></div>
<div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_MASK                 0xFFFF0000u</span></div>
<div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_SHIFT                16</span></div>
<div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_BLKATTR_BLKCNT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKCNT_SHIFT))&amp;SDHC_BLKATTR_BLKCNT_MASK)</span></div>
<div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMDARG Bit Fields */</span></div>
<div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDARG_CMDARG_SHIFT                 0</span></div>
<div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDARG_CMDARG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDARG_CMDARG_SHIFT))&amp;SDHC_CMDARG_CMDARG_MASK)</span></div>
<div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor"></span><span class="comment">/* XFERTYP Bit Fields */</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_MASK                  0x1u</span></div>
<div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_DMAEN_SHIFT                 0</span></div>
<div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_BCEN_MASK                   0x2u</span></div>
<div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_BCEN_SHIFT                  1</span></div>
<div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_AC12EN_MASK                 0x4u</span></div>
<div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_AC12EN_SHIFT                2</span></div>
<div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_MASK                 0x10u</span></div>
<div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_SHIFT                4</span></div>
<div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_MASK                 0x20u</span></div>
<div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_SHIFT                5</span></div>
<div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_MASK                 0x30000u</span></div>
<div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_SHIFT                16</span></div>
<div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_RSPTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_RSPTYP_SHIFT))&amp;SDHC_XFERTYP_RSPTYP_MASK)</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CCCEN_MASK                  0x80000u</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CCCEN_SHIFT                 19</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CICEN_MASK                  0x100000u</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CICEN_SHIFT                 20</span></div>
<div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_DPSEL_MASK                  0x200000u</span></div>
<div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_DPSEL_SHIFT                 21</span></div>
<div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_MASK                 0xC00000u</span></div>
<div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_SHIFT                22</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDTYP_SHIFT))&amp;SDHC_XFERTYP_CMDTYP_MASK)</span></div>
<div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDINX_MASK                 0x3F000000u</span></div>
<div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDINX_SHIFT                24</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDINX(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDINX_SHIFT))&amp;SDHC_XFERTYP_CMDINX_MASK)</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMDRSP Bit Fields */</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_SHIFT                0</span></div>
<div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP0_SHIFT))&amp;SDHC_CMDRSP_CMDRSP0_MASK)</span></div>
<div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_SHIFT                0</span></div>
<div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP1_SHIFT))&amp;SDHC_CMDRSP_CMDRSP1_MASK)</span></div>
<div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_SHIFT                0</span></div>
<div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP2_SHIFT))&amp;SDHC_CMDRSP_CMDRSP2_MASK)</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_SHIFT                0</span></div>
<div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP3_SHIFT))&amp;SDHC_CMDRSP_CMDRSP3_MASK)</span></div>
<div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="preprocessor"></span><span class="comment">/* DATPORT Bit Fields */</span></div>
<div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_DATPORT_DATCONT_SHIFT               0</span></div>
<div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_DATPORT_DATCONT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DATPORT_DATCONT_SHIFT))&amp;SDHC_DATPORT_DATCONT_MASK)</span></div>
<div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor"></span><span class="comment">/* PRSSTAT Bit Fields */</span></div>
<div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_MASK                   0x1u</span></div>
<div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_CIHB_SHIFT                  0</span></div>
<div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_MASK                  0x2u</span></div>
<div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_SHIFT                 1</span></div>
<div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_DLA_MASK                    0x4u</span></div>
<div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_DLA_SHIFT                   2</span></div>
<div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_MASK                  0x8u</span></div>
<div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_SHIFT                 3</span></div>
<div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_MASK                 0x10u</span></div>
<div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_SHIFT                4</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_MASK                 0x20u</span></div>
<div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_SHIFT                5</span></div>
<div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_MASK                 0x40u</span></div>
<div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_SHIFT                6</span></div>
<div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_MASK                  0x80u</span></div>
<div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_SHIFT                 7</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_WTA_MASK                    0x100u</span></div>
<div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_WTA_SHIFT                   8</span></div>
<div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_RTA_MASK                    0x200u</span></div>
<div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_RTA_SHIFT                   9</span></div>
<div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_BWEN_MASK                   0x400u</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_BWEN_SHIFT                  10</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_BREN_MASK                   0x800u</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_BREN_SHIFT                  11</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_CINS_MASK                   0x10000u</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_CINS_SHIFT                  16</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_CLSL_MASK                   0x800000u</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_CLSL_SHIFT                  23</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_DLSL_SHIFT                  24</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_DLSL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PRSSTAT_DLSL_SHIFT))&amp;SDHC_PRSSTAT_DLSL_MASK)</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor"></span><span class="comment">/* PROCTL Bit Fields */</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_MASK                    0x1u</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_LCTL_SHIFT                   0</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DTW_MASK                     0x6u</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DTW_SHIFT                    1</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DTW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DTW_SHIFT))&amp;SDHC_PROCTL_DTW_MASK)</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_D3CD_MASK                    0x8u</span></div>
<div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_D3CD_SHIFT                   3</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK                   0x30u</span></div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_EMODE_SHIFT                  4</span></div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_EMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_EMODE_SHIFT))&amp;SDHC_PROCTL_EMODE_MASK)</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_CDTL_MASK                    0x40u</span></div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_CDTL_SHIFT                   6</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_CDSS_MASK                    0x80u</span></div>
<div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_CDSS_SHIFT                   7</span></div>
<div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DMAS_MASK                    0x300u</span></div>
<div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DMAS_SHIFT                   8</span></div>
<div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DMAS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DMAS_SHIFT))&amp;SDHC_PROCTL_DMAS_MASK)</span></div>
<div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_SABGREQ_MASK                 0x10000u</span></div>
<div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_SABGREQ_SHIFT                16</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_CREQ_MASK                    0x20000u</span></div>
<div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_CREQ_SHIFT                   17</span></div>
<div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_RWCTL_MASK                   0x40000u</span></div>
<div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_RWCTL_SHIFT                  18</span></div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_IABG_MASK                    0x80000u</span></div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_IABG_SHIFT                   19</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_WECINT_MASK                  0x1000000u</span></div>
<div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_WECINT_SHIFT                 24</span></div>
<div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_WECINS_MASK                  0x2000000u</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_WECINS_SHIFT                 25</span></div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_WECRM_MASK                   0x4000000u</span></div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_WECRM_SHIFT                  26</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYSCTL Bit Fields */</span></div>
<div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_MASK                   0x1u</span></div>
<div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_IPGEN_SHIFT                  0</span></div>
<div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_HCKEN_MASK                   0x2u</span></div>
<div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_HCKEN_SHIFT                  1</span></div>
<div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_PEREN_MASK                   0x4u</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_PEREN_SHIFT                  2</span></div>
<div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_MASK                 0x8u</span></div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_SHIFT                3</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK                     0xF0u</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DVS_SHIFT                    4</span></div>
<div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DVS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DVS_SHIFT))&amp;SDHC_SYSCTL_DVS_MASK)</span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK                 0xFF00u</span></div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_SHIFT                8</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_SDCLKFS_SHIFT))&amp;SDHC_SYSCTL_SDCLKFS_MASK)</span></div>
<div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK                   0xF0000u</span></div>
<div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DTOCV_SHIFT                  16</span></div>
<div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DTOCV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DTOCV_SHIFT))&amp;SDHC_SYSCTL_DTOCV_MASK)</span></div>
<div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_RSTA_MASK                    0x1000000u</span></div>
<div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_RSTA_SHIFT                   24</span></div>
<div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_RSTC_MASK                    0x2000000u</span></div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_RSTC_SHIFT                   25</span></div>
<div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_RSTD_MASK                    0x4000000u</span></div>
<div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_RSTD_SHIFT                   26</span></div>
<div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_INITA_MASK                   0x8000000u</span></div>
<div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_INITA_SHIFT                  27</span></div>
<div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor"></span><span class="comment">/* IRQSTAT Bit Fields */</span></div>
<div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_MASK                     0x1u</span></div>
<div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CC_SHIFT                    0</span></div>
<div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_TC_MASK                     0x2u</span></div>
<div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_TC_SHIFT                    1</span></div>
<div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_BGE_MASK                    0x4u</span></div>
<div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_BGE_SHIFT                   2</span></div>
<div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DINT_MASK                   0x8u</span></div>
<div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DINT_SHIFT                  3</span></div>
<div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_BWR_MASK                    0x10u</span></div>
<div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_BWR_SHIFT                   4</span></div>
<div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_BRR_MASK                    0x20u</span></div>
<div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_BRR_SHIFT                   5</span></div>
<div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CINS_MASK                   0x40u</span></div>
<div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CINS_SHIFT                  6</span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CRM_MASK                    0x80u</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CRM_SHIFT                   7</span></div>
<div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CINT_MASK                   0x100u</span></div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CINT_SHIFT                  8</span></div>
<div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CTOE_MASK                   0x10000u</span></div>
<div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CTOE_SHIFT                  16</span></div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CCE_MASK                    0x20000u</span></div>
<div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CCE_SHIFT                   17</span></div>
<div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CEBE_MASK                   0x40000u</span></div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CEBE_SHIFT                  18</span></div>
<div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CIE_MASK                    0x80000u</span></div>
<div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_CIE_SHIFT                   19</span></div>
<div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DTOE_MASK                   0x100000u</span></div>
<div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DTOE_SHIFT                  20</span></div>
<div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DCE_MASK                    0x200000u</span></div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DCE_SHIFT                   21</span></div>
<div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DEBE_MASK                   0x400000u</span></div>
<div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DEBE_SHIFT                  22</span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_AC12E_MASK                  0x1000000u</span></div>
<div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_AC12E_SHIFT                 24</span></div>
<div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DMAE_MASK                   0x10000000u</span></div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTAT_DMAE_SHIFT                  28</span></div>
<div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="preprocessor"></span><span class="comment">/* IRQSTATEN Bit Fields */</span></div>
<div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_MASK                0x1u</span></div>
<div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_SHIFT               0</span></div>
<div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_MASK                0x2u</span></div>
<div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_SHIFT               1</span></div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_MASK               0x4u</span></div>
<div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_SHIFT              2</span></div>
<div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_MASK              0x8u</span></div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_SHIFT             3</span></div>
<div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_MASK               0x10u</span></div>
<div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_SHIFT              4</span></div>
<div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_MASK               0x20u</span></div>
<div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_SHIFT              5</span></div>
<div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_MASK               0x40u</span></div>
<div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_SHIFT              6</span></div>
<div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_MASK               0x80u</span></div>
<div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_SHIFT              7</span></div>
<div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_MASK              0x100u</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_SHIFT             8</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_MASK              0x10000u</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_SHIFT             16</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_MASK               0x20000u</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_SHIFT              17</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_MASK              0x40000u</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_SHIFT             18</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_MASK               0x80000u</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_SHIFT              19</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_MASK              0x100000u</span></div>
<div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_SHIFT             20</span></div>
<div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_MASK               0x200000u</span></div>
<div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_SHIFT              21</span></div>
<div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_MASK              0x400000u</span></div>
<div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_SHIFT             22</span></div>
<div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_MASK             0x1000000u</span></div>
<div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_SHIFT            24</span></div>
<div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_MASK              0x10000000u</span></div>
<div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_SHIFT             28</span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor"></span><span class="comment">/* IRQSIGEN Bit Fields */</span></div>
<div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_MASK                 0x1u</span></div>
<div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_SHIFT                0</span></div>
<div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_MASK                 0x2u</span></div>
<div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_SHIFT                1</span></div>
<div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_MASK                0x4u</span></div>
<div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_SHIFT               2</span></div>
<div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_MASK               0x8u</span></div>
<div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_SHIFT              3</span></div>
<div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_MASK                0x10u</span></div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_SHIFT               4</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_MASK                0x20u</span></div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_SHIFT               5</span></div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_MASK               0x40u</span></div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_SHIFT              6</span></div>
<div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_MASK                0x80u</span></div>
<div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_SHIFT               7</span></div>
<div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_MASK               0x100u</span></div>
<div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_SHIFT              8</span></div>
<div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_MASK               0x10000u</span></div>
<div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_SHIFT              16</span></div>
<div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_MASK                0x20000u</span></div>
<div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_SHIFT               17</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_MASK               0x40000u</span></div>
<div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_SHIFT              18</span></div>
<div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_MASK                0x80000u</span></div>
<div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_SHIFT               19</span></div>
<div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_MASK               0x100000u</span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_SHIFT              20</span></div>
<div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_MASK                0x200000u</span></div>
<div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_SHIFT               21</span></div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_MASK               0x400000u</span></div>
<div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_SHIFT              22</span></div>
<div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_MASK              0x1000000u</span></div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_SHIFT             24</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_MASK               0x10000000u</span></div>
<div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_SHIFT              28</span></div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor"></span><span class="comment">/* AC12ERR Bit Fields */</span></div>
<div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_MASK                 0x1u</span></div>
<div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_AC12NE_SHIFT                0</span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_MASK                0x2u</span></div>
<div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_SHIFT               1</span></div>
<div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_MASK                0x4u</span></div>
<div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_SHIFT               2</span></div>
<div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_AC12CE_MASK                 0x8u</span></div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_AC12CE_SHIFT                3</span></div>
<div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_AC12IE_MASK                 0x10u</span></div>
<div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_AC12IE_SHIFT                4</span></div>
<div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_MASK              0x80u</span></div>
<div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_SHIFT             7</span></div>
<div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="preprocessor"></span><span class="comment">/* HTCAPBLT Bit Fields */</span></div>
<div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_MASK                   0x70000u</span></div>
<div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_MBL_SHIFT                  16</span></div>
<div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_MBL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HTCAPBLT_MBL_SHIFT))&amp;SDHC_HTCAPBLT_MBL_MASK)</span></div>
<div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_MASK                 0x100000u</span></div>
<div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_SHIFT                20</span></div>
<div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_HSS_MASK                   0x200000u</span></div>
<div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_HSS_SHIFT                  21</span></div>
<div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_MASK                  0x400000u</span></div>
<div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_SHIFT                 22</span></div>
<div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_SRS_MASK                   0x800000u</span></div>
<div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_SRS_SHIFT                  23</span></div>
<div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS33_MASK                  0x1000000u</span></div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS33_SHIFT                 24</span></div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS30_MASK                  0x2000000u</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS30_SHIFT                 25</span></div>
<div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS18_MASK                  0x4000000u</span></div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS18_SHIFT                 26</span></div>
<div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="preprocessor"></span><span class="comment">/* WML Bit Fields */</span></div>
<div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_MASK                      0xFFu</span></div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_WML_RDWML_SHIFT                     0</span></div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_WML_RDWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_RDWML_SHIFT))&amp;SDHC_WML_RDWML_MASK)</span></div>
<div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_WML_WRWML_MASK                      0xFF0000u</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_WML_WRWML_SHIFT                     16</span></div>
<div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_WML_WRWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_WRWML_SHIFT))&amp;SDHC_WML_WRWML_MASK)</span></div>
<div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor"></span><span class="comment">/* FEVT Bit Fields */</span></div>
<div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_MASK                    0x1u</span></div>
<div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12NE_SHIFT                   0</span></div>
<div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12TOE_MASK                   0x2u</span></div>
<div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12TOE_SHIFT                  1</span></div>
<div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12CE_MASK                    0x4u</span></div>
<div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12CE_SHIFT                   2</span></div>
<div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12EBE_MASK                   0x8u</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12EBE_SHIFT                  3</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12IE_MASK                    0x10u</span></div>
<div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12IE_SHIFT                   4</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_MASK                 0x80u</span></div>
<div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_SHIFT                7</span></div>
<div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CTOE_MASK                      0x10000u</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CTOE_SHIFT                     16</span></div>
<div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CCE_MASK                       0x20000u</span></div>
<div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CCE_SHIFT                      17</span></div>
<div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CEBE_MASK                      0x40000u</span></div>
<div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CEBE_SHIFT                     18</span></div>
<div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CIE_MASK                       0x80000u</span></div>
<div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CIE_SHIFT                      19</span></div>
<div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DTOE_MASK                      0x100000u</span></div>
<div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DTOE_SHIFT                     20</span></div>
<div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DCE_MASK                       0x200000u</span></div>
<div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DCE_SHIFT                      21</span></div>
<div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DEBE_MASK                      0x400000u</span></div>
<div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DEBE_SHIFT                     22</span></div>
<div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12E_MASK                     0x1000000u</span></div>
<div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12E_SHIFT                    24</span></div>
<div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DMAE_MASK                      0x10000000u</span></div>
<div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DMAE_SHIFT                     28</span></div>
<div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CINT_MASK                      0x80000000u</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CINT_SHIFT                     31</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADMAES Bit Fields */</span></div>
<div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_MASK                  0x3u</span></div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADMAES_ADMAES_SHIFT                 0</span></div>
<div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADMAES_ADMAES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADMAES_ADMAES_SHIFT))&amp;SDHC_ADMAES_ADMAES_MASK)</span></div>
<div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADMAES_ADMALME_MASK                 0x4u</span></div>
<div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADMAES_ADMALME_SHIFT                2</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADMAES_ADMADCE_MASK                 0x8u</span></div>
<div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADMAES_ADMADCE_SHIFT                3</span></div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADSADDR Bit Fields */</span></div>
<div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_MASK                0xFFFFFFFCu</span></div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_SHIFT               2</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADSADDR_ADSADDR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADSADDR_ADSADDR_SHIFT))&amp;SDHC_ADSADDR_ADSADDR_MASK)</span></div>
<div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor"></span><span class="comment">/* VENDOR Bit Fields */</span></div>
<div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_MASK                0x1u</span></div>
<div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_SHIFT               0</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_MASK                 0x2u</span></div>
<div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_SHIFT                1</span></div>
<div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_MASK                0xFF0000u</span></div>
<div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_SHIFT               16</span></div>
<div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_VENDOR_INTSTVAL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_VENDOR_INTSTVAL_SHIFT))&amp;SDHC_VENDOR_INTSTVAL_MASK)</span></div>
<div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="preprocessor"></span><span class="comment">/* MMCBOOT Bit Fields */</span></div>
<div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_MASK               0xFu</span></div>
<div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_SHIFT              0</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_DTOCVACK_SHIFT))&amp;SDHC_MMCBOOT_DTOCVACK_MASK)</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_MASK                0x10u</span></div>
<div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_SHIFT               4</span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_MASK               0x20u</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_SHIFT              5</span></div>
<div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_MASK                 0x40u</span></div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_SHIFT                6</span></div>
<div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_MASK             0x80u</span></div>
<div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_SHIFT            7</span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_MASK             0xFFFF0000u</span></div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT            16</span></div>
<div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_BOOTBLKCNT_SHIFT))&amp;SDHC_MMCBOOT_BOOTBLKCNT_MASK)</span></div>
<div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor"></span><span class="comment">/* HOSTVER Bit Fields */</span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_MASK                    0xFFu</span></div>
<div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HOSTVER_SVN_SHIFT                   0</span></div>
<div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HOSTVER_SVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_SVN_SHIFT))&amp;SDHC_HOSTVER_SVN_MASK)</span></div>
<div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HOSTVER_VVN_MASK                    0xFF00u</span></div>
<div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HOSTVER_VVN_SHIFT                   8</span></div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HOSTVER_VVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_VVN_SHIFT))&amp;SDHC_HOSTVER_VVN_MASK)</span></div>
<div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group SDHC_Register_Masks */</span></div>
<div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;</div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;</div>
<div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="comment">/* SDHC - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="comment">/** Peripheral SDHC base address */</span></div>
<div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="a02405.html#gae62cd2bf9b9c484123918db65cc4834b"> 7307</a></span>&#160;<span class="preprocessor">#define SDHC_BASE                                (0x400B1000u)</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral SDHC base pointer */</span></div>
<div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="a02405.html#gadfa975565f8f38eb596ca3ed92df30c8"> 7309</a></span>&#160;<span class="preprocessor">#define SDHC                                     ((SDHC_Type *)SDHC_BASE)</span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of SDHC peripheral base pointers */</span></div>
<div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="a02405.html#gafe26e990ab28c644baf592ff1a895855"> 7311</a></span>&#160;<span class="preprocessor">#define SDHC_BASES                               { SDHC }</span></div>
<div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group SDHC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;</div>
<div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;</div>
<div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="comment"> * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer</span></div>
<div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="comment">/** SIM - Register Layout Typedef */</span></div>
<div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="a00181.html"> 7328</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="a00181.html#a71da199104a0c6df7a9b6ef58c5e4edb"> 7329</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a71da199104a0c6df7a9b6ef58c5e4edb">SOPT1</a>;                             <span class="comment">/**&lt; System Options Register 1, offset: 0x0 */</span></div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="a00181.html#a5dcd927f581c0770092bd59289fe7145"> 7330</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a5dcd927f581c0770092bd59289fe7145">SOPT1CFG</a>;                          <span class="comment">/**&lt; SOPT1 Configuration Register, offset: 0x4 */</span></div>
<div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;       uint8_t RESERVED_0[4092];</div>
<div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="a00181.html#a42567e1697afc977709f14fe6d9f96a8"> 7332</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a42567e1697afc977709f14fe6d9f96a8">SOPT2</a>;                             <span class="comment">/**&lt; System Options Register 2, offset: 0x1004 */</span></div>
<div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="a00181.html#a44b7f87f2a822cb3f8f1275f478e485d"> 7334</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a44b7f87f2a822cb3f8f1275f478e485d">SOPT4</a>;                             <span class="comment">/**&lt; System Options Register 4, offset: 0x100C */</span></div>
<div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="a00181.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63"> 7335</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SOPT5</a>;                             <span class="comment">/**&lt; System Options Register 5, offset: 0x1010 */</span></div>
<div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="a00181.html#acf5d10bb5b9bcea4c60a1b30b7499f2e"> 7337</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SOPT7</a>;                             <span class="comment">/**&lt; System Options Register 7, offset: 0x1018 */</span></div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;       uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="a00181.html#ada1141c7fe188d49a47eeeabc068dfce"> 7339</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00181.html#ada1141c7fe188d49a47eeeabc068dfce">SDID</a>;                              <span class="comment">/**&lt; System Device Identification Register, offset: 0x1024 */</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="a00181.html#a737f06d2d95f8b7528fd37114603da00"> 7340</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a737f06d2d95f8b7528fd37114603da00">SCGC1</a>;                             <span class="comment">/**&lt; System Clock Gating Control Register 1, offset: 0x1028 */</span></div>
<div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="a00181.html#a74c36576eed017405dfdfdd307f6e58f"> 7341</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a74c36576eed017405dfdfdd307f6e58f">SCGC2</a>;                             <span class="comment">/**&lt; System Clock Gating Control Register 2, offset: 0x102C */</span></div>
<div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="a00181.html#a5c763f4fc87c5257c35ec8c5953a1196"> 7342</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a5c763f4fc87c5257c35ec8c5953a1196">SCGC3</a>;                             <span class="comment">/**&lt; System Clock Gating Control Register 3, offset: 0x1030 */</span></div>
<div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="a00181.html#ab35fe0b2593c29a2fd320cf4a667094c"> 7343</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#ab35fe0b2593c29a2fd320cf4a667094c">SCGC4</a>;                             <span class="comment">/**&lt; System Clock Gating Control Register 4, offset: 0x1034 */</span></div>
<div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="a00181.html#a139bbc6054a970f8ed4bfddaf5a97dd2"> 7344</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SCGC5</a>;                             <span class="comment">/**&lt; System Clock Gating Control Register 5, offset: 0x1038 */</span></div>
<div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="a00181.html#ae14fa2f76246338c738acd9a19e5e2f0"> 7345</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#ae14fa2f76246338c738acd9a19e5e2f0">SCGC6</a>;                             <span class="comment">/**&lt; System Clock Gating Control Register 6, offset: 0x103C */</span></div>
<div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="a00181.html#a53e80dc738a9dceaaa230afd667e3fd2"> 7346</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a53e80dc738a9dceaaa230afd667e3fd2">SCGC7</a>;                             <span class="comment">/**&lt; System Clock Gating Control Register 7, offset: 0x1040 */</span></div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="a00181.html#a3427fbd07b693e2c8d95a79d481b694d"> 7347</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#a3427fbd07b693e2c8d95a79d481b694d">CLKDIV1</a>;                           <span class="comment">/**&lt; System Clock Divider Register 1, offset: 0x1044 */</span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="a00181.html#acb256e25d3f9b2bf456031820febb4ad"> 7348</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#acb256e25d3f9b2bf456031820febb4ad">CLKDIV2</a>;                           <span class="comment">/**&lt; System Clock Divider Register 2, offset: 0x1048 */</span></div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="a00181.html#ad08521bc1b834684ec167d3df1ca795d"> 7349</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00181.html#ad08521bc1b834684ec167d3df1ca795d">FCFG1</a>;                             <span class="comment">/**&lt; Flash Configuration Register 1, offset: 0x104C */</span></div>
<div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="a00181.html#a6a16a2d49b11f46bd5874de212f1899e"> 7350</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00181.html#a6a16a2d49b11f46bd5874de212f1899e">FCFG2</a>;                             <span class="comment">/**&lt; Flash Configuration Register 2, offset: 0x1050 */</span></div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="a00181.html#a1909475cfbad89255bfce0b2b8f426c8"> 7351</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00181.html#a1909475cfbad89255bfce0b2b8f426c8">UIDH</a>;                              <span class="comment">/**&lt; Unique Identification Register High, offset: 0x1054 */</span></div>
<div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="a00181.html#a3673a8cdd4cf80d15491e56214ee3124"> 7352</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00181.html#a3673a8cdd4cf80d15491e56214ee3124">UIDMH</a>;                             <span class="comment">/**&lt; Unique Identification Register Mid-High, offset: 0x1058 */</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="a00181.html#a1995ae7c6cbcede0825d67e2fc3505ca"> 7353</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00181.html#a1995ae7c6cbcede0825d67e2fc3505ca">UIDML</a>;                             <span class="comment">/**&lt; Unique Identification Register Mid Low, offset: 0x105C */</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="a00181.html#a7e55725c1aeddef811d669f56c978529"> 7354</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00181.html#a7e55725c1aeddef811d669f56c978529">UIDL</a>;                              <span class="comment">/**&lt; Unique Identification Register Low, offset: 0x1060 */</span></div>
<div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;} <a class="code" href="a00181.html">SIM_Type</a>;</div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;</div>
<div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="comment">   -- SIM Register Masks</span></div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="comment"> * @addtogroup SIM_Register_Masks SIM Register Masks</span></div>
<div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;</div>
<div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div>
<div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_MASK                   0xF000u</span></div>
<div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_RAMSIZE_SHIFT                  12</span></div>
<div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_RAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_RAMSIZE_SHIFT))&amp;SIM_SOPT1_RAMSIZE_MASK)</span></div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0xC0000u</span></div>
<div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18</span></div>
<div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK)</span></div>
<div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  0x20000000u</span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29</span></div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  0x40000000u</span></div>
<div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30</span></div>
<div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div>
<div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div>
<div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor"></span><span class="comment">/* SOPT1CFG Bit Fields */</span></div>
<div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   0x1000000u</span></div>
<div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  0x2000000u</span></div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25</span></div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  0x4000000u</span></div>
<div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26</span></div>
<div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor"></span><span class="comment">/* SOPT2 Bit Fields */</span></div>
<div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div>
<div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div>
<div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div>
<div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div>
<div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div>
<div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_FBSL_MASK                      0x300u</span></div>
<div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_FBSL_SHIFT                     8</span></div>
<div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_FBSL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_FBSL_SHIFT))&amp;SIM_SOPT2_FBSL_MASK)</span></div>
<div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_PTD7PAD_MASK                   0x800u</span></div>
<div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_PTD7PAD_SHIFT                  11</span></div>
<div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_MASK               0x1000u</span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_SHIFT              12</span></div>
<div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x10000u</span></div>
<div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div>
<div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div>
<div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div>
<div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_RMIISRC_MASK                   0x80000u</span></div>
<div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_RMIISRC_SHIFT                  19</span></div>
<div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_TIMESRC_MASK                   0x300000u</span></div>
<div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_TIMESRC_SHIFT                  20</span></div>
<div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_TIMESRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TIMESRC_SHIFT))&amp;SIM_SOPT2_TIMESRC_MASK)</span></div>
<div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_SDHCSRC_MASK                   0x30000000u</span></div>
<div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_SDHCSRC_SHIFT                  28</span></div>
<div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT2_SDHCSRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_SDHCSRC_SHIFT))&amp;SIM_SOPT2_SDHCSRC_MASK)</span></div>
<div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor"></span><span class="comment">/* SOPT4 Bit Fields */</span></div>
<div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_MASK                  0x1u</span></div>
<div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_SHIFT                 0</span></div>
<div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_MASK                  0x2u</span></div>
<div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_SHIFT                 1</span></div>
<div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_MASK                  0x4u</span></div>
<div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_SHIFT                 2</span></div>
<div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_MASK                  0x10u</span></div>
<div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_SHIFT                 4</span></div>
<div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_MASK                  0x100u</span></div>
<div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_SHIFT                 8</span></div>
<div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_MASK                0xC0000u</span></div>
<div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_SHIFT               18</span></div>
<div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM1CH0SRC_MASK)</span></div>
<div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_MASK                0x300000u</span></div>
<div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_SHIFT               20</span></div>
<div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM2CH0SRC_MASK)</span></div>
<div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_MASK                0x1000000u</span></div>
<div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_SHIFT               24</span></div>
<div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_MASK                0x2000000u</span></div>
<div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_SHIFT               25</span></div>
<div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_MASK                0x4000000u</span></div>
<div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_SHIFT               26</span></div>
<div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_MASK               0x10000000u</span></div>
<div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_SHIFT              28</span></div>
<div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_MASK               0x20000000u</span></div>
<div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_SHIFT              29</span></div>
<div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;<span class="preprocessor"></span><span class="comment">/* SOPT5 Bit Fields */</span></div>
<div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div>
<div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div>
<div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div>
<div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0xCu</span></div>
<div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div>
<div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK)</span></div>
<div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                0x30u</span></div>
<div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4</span></div>
<div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK)</span></div>
<div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0xC0u</span></div>
<div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div>
<div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1RXSRC_SHIFT))&amp;SIM_SOPT5_UART1RXSRC_MASK)</span></div>
<div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor"></span><span class="comment">/* SOPT7 Bit Fields */</span></div>
<div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div>
<div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div>
<div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div>
<div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div>
<div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div>
<div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div>
<div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div>
<div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_MASK                0xF00u</span></div>
<div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_SHIFT               8</span></div>
<div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC1TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC1TRGSEL_MASK)</span></div>
<div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_MASK             0x1000u</span></div>
<div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_SHIFT            12</span></div>
<div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_MASK              0x8000u</span></div>
<div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_SHIFT             15</span></div>
<div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="preprocessor"></span><span class="comment">/* SDID Bit Fields */</span></div>
<div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div>
<div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div>
<div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div>
<div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0x70u</span></div>
<div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     4</span></div>
<div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div>
<div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div>
<div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div>
<div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div>
<div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCGC1 Bit Fields */</span></div>
<div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_MASK                     0x400u</span></div>
<div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC1_UART4_SHIFT                    10</span></div>
<div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC1_UART5_MASK                     0x800u</span></div>
<div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC1_UART5_SHIFT                    11</span></div>
<div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCGC2 Bit Fields */</span></div>
<div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="preprocessor">#define SIM_SCGC2_ENET_MASK                      0x1u</span></div>
<div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC2_ENET_SHIFT                     0</span></div>
<div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC2_DAC0_MASK                      0x1000u</span></div>
<div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC2_DAC0_SHIFT                     12</span></div>
<div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC2_DAC1_MASK                      0x2000u</span></div>
<div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC2_DAC1_SHIFT                     13</span></div>
<div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCGC3 Bit Fields */</span></div>
<div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor">#define SIM_SCGC3_RNGA_MASK                      0x1u</span></div>
<div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_RNGA_SHIFT                     0</span></div>
<div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_FLEXCAN1_MASK                  0x10u</span></div>
<div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_FLEXCAN1_SHIFT                 4</span></div>
<div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_SPI2_MASK                      0x1000u</span></div>
<div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_SPI2_SHIFT                     12</span></div>
<div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_SDHC_MASK                      0x20000u</span></div>
<div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_SDHC_SHIFT                     17</span></div>
<div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_FTM2_MASK                      0x1000000u</span></div>
<div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_FTM2_SHIFT                     24</span></div>
<div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_ADC1_MASK                      0x8000000u</span></div>
<div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC3_ADC1_SHIFT                     27</span></div>
<div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCGC4 Bit Fields */</span></div>
<div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_MASK                       0x2u</span></div>
<div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_EWM_SHIFT                      1</span></div>
<div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       0x4u</span></div>
<div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      2</span></div>
<div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div>
<div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div>
<div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div>
<div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div>
<div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div>
<div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div>
<div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div>
<div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div>
<div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div>
<div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div>
<div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_UART3_MASK                     0x2000u</span></div>
<div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_UART3_SHIFT                    13</span></div>
<div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div>
<div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div>
<div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div>
<div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div>
<div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      0x100000u</span></div>
<div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     20</span></div>
<div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_LLWU_MASK                      0x10000000u</span></div>
<div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC4_LLWU_SHIFT                     28</span></div>
<div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCGC5 Bit Fields */</span></div>
<div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTIMER_MASK                   0x1u</span></div>
<div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_LPTIMER_SHIFT                  0</span></div>
<div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       0x20u</span></div>
<div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      5</span></div>
<div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div>
<div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div>
<div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div>
<div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div>
<div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div>
<div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div>
<div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div>
<div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div>
<div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div>
<div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div>
<div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCGC6 Bit Fields */</span></div>
<div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL_MASK                      0x1u</span></div>
<div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_FTFL_SHIFT                     0</span></div>
<div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div>
<div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_MASK                  0x10u</span></div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_SHIFT                 4</span></div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_SPI0_MASK                      0x1000u</span></div>
<div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_SPI0_SHIFT                     12</span></div>
<div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_SPI1_MASK                      0x2000u</span></div>
<div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_SPI1_SHIFT                     13</span></div>
<div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_I2S_MASK                       0x8000u</span></div>
<div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_I2S_SHIFT                      15</span></div>
<div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_CRC_MASK                       0x40000u</span></div>
<div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_CRC_SHIFT                      18</span></div>
<div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_USBDCD_MASK                    0x200000u</span></div>
<div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_USBDCD_SHIFT                   21</span></div>
<div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_PDB_MASK                       0x400000u</span></div>
<div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_PDB_SHIFT                      22</span></div>
<div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div>
<div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div>
<div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_FTM0_MASK                      0x1000000u</span></div>
<div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_FTM0_SHIFT                     24</span></div>
<div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_FTM1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_FTM1_SHIFT                     25</span></div>
<div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div>
<div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div>
<div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div>
<div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div>
<div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCGC7 Bit Fields */</span></div>
<div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_MASK                   0x1u</span></div>
<div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC7_FLEXBUS_SHIFT                  0</span></div>
<div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x2u</span></div>
<div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      1</span></div>
<div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC7_MPU_MASK                       0x4u</span></div>
<div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC7_MPU_SHIFT                      2</span></div>
<div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLKDIV1 Bit Fields */</span></div>
<div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0xF0000u</span></div>
<div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div>
<div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div>
<div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_MASK                 0xF00000u</span></div>
<div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_SHIFT                20</span></div>
<div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV3_SHIFT))&amp;SIM_CLKDIV1_OUTDIV3_MASK)</span></div>
<div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_MASK                 0xF000000u</span></div>
<div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_SHIFT                24</span></div>
<div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV2_SHIFT))&amp;SIM_CLKDIV1_OUTDIV2_MASK)</span></div>
<div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div>
<div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div>
<div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div>
<div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLKDIV2 Bit Fields */</span></div>
<div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_MASK                 0x1u</span></div>
<div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_SHIFT                0</span></div>
<div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV2_USBDIV_MASK                  0xEu</span></div>
<div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV2_USBDIV_SHIFT                 1</span></div>
<div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_CLKDIV2_USBDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBDIV_SHIFT))&amp;SIM_CLKDIV2_USBDIV_MASK)</span></div>
<div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCFG1 Bit Fields */</span></div>
<div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  0x1u</span></div>
<div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0</span></div>
<div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 0x2u</span></div>
<div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1</span></div>
<div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF00u</span></div>
<div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   8</span></div>
<div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div>
<div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   16</span></div>
<div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EESIZE_SHIFT))&amp;SIM_FCFG1_EESIZE_MASK)</span></div>
<div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div>
<div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div>
<div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div>
<div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  28</span></div>
<div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_NVMSIZE_SHIFT))&amp;SIM_FCFG1_NVMSIZE_MASK)</span></div>
<div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor"></span><span class="comment">/* FCFG2 Bit Fields */</span></div>
<div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  0x7F0000u</span></div>
<div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 16</span></div>
<div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR1_SHIFT))&amp;SIM_FCFG2_MAXADDR1_MASK)</span></div>
<div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG2_PFLSH_MASK                     0x800000u</span></div>
<div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG2_PFLSH_SHIFT                    23</span></div>
<div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x7F000000u</span></div>
<div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div>
<div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div>
<div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_MASK                 0x80000000u</span></div>
<div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_SHIFT                31</span></div>
<div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor"></span><span class="comment">/* UIDH Bit Fields */</span></div>
<div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_UIDH_UID_SHIFT                       0</span></div>
<div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_UIDH_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID_SHIFT))&amp;SIM_UIDH_UID_MASK)</span></div>
<div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor"></span><span class="comment">/* UIDMH Bit Fields */</span></div>
<div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div>
<div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div>
<div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor"></span><span class="comment">/* UIDML Bit Fields */</span></div>
<div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div>
<div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div>
<div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="preprocessor"></span><span class="comment">/* UIDL Bit Fields */</span></div>
<div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div>
<div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div>
<div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group SIM_Register_Masks */</span></div>
<div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;</div>
<div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;</div>
<div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="comment">/** Peripheral SIM base address */</span></div>
<div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="a02407.html#gace1d6947a3e5c9530f00f8c22adcd700"> 7648</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div>
<div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral SIM base pointer */</span></div>
<div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e"> 7650</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div>
<div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of SIM peripheral base pointers */</span></div>
<div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="a02407.html#gada0163d04c53251fcb36d06c0cc5fab9"> 7652</a></span>&#160;<span class="preprocessor">#define SIM_BASES                                { SIM }</span></div>
<div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;</div>
<div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;</div>
<div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div>
<div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="comment"> * @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer</span></div>
<div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="comment">/** SMC - Register Layout Typedef */</span></div>
<div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="a00183.html"> 7669</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="a00183.html#aeb1160606f3387d12dadc263eec7b749"> 7670</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00183.html#aeb1160606f3387d12dadc263eec7b749">PMPROT</a>;                             <span class="comment">/**&lt; Power Mode Protection register, offset: 0x0 */</span></div>
<div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="a00183.html#ab8623b594bbc8c61e5d223101fc90d97"> 7671</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00183.html#ab8623b594bbc8c61e5d223101fc90d97">PMCTRL</a>;                             <span class="comment">/**&lt; Power Mode Control register, offset: 0x1 */</span></div>
<div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="a00183.html#ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a"> 7672</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00183.html#ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a">VLLSCTRL</a>;                           <span class="comment">/**&lt; VLLS Control register, offset: 0x2 */</span></div>
<div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="a00183.html#af4f12c170087f5adb138c07010fc7027"> 7673</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00183.html#af4f12c170087f5adb138c07010fc7027">PMSTAT</a>;                             <span class="comment">/**&lt; Power Mode Status register, offset: 0x3 */</span></div>
<div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;} <a class="code" href="a00183.html">SMC_Type</a>;</div>
<div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;</div>
<div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="comment">   -- SMC Register Masks</span></div>
<div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="comment"> * @addtogroup SMC_Register_Masks SMC Register Masks</span></div>
<div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;</div>
<div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div>
<div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div>
<div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div>
<div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div>
<div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div>
<div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div>
<div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div>
<div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="preprocessor"></span><span class="comment">/* PMCTRL Bit Fields */</span></div>
<div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div>
<div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div>
<div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div>
<div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div>
<div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div>
<div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div>
<div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div>
<div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div>
<div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMCTRL_LPWUI_MASK                    0x80u</span></div>
<div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMCTRL_LPWUI_SHIFT                   7</span></div>
<div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="preprocessor"></span><span class="comment">/* VLLSCTRL Bit Fields */</span></div>
<div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_MASK                  0x7u</span></div>
<div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_SHIFT                 0</span></div>
<div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_VLLSCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_VLLSCTRL_VLLSM_SHIFT))&amp;SMC_VLLSCTRL_VLLSM_MASK)</span></div>
<div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_VLLSCTRL_RAM2PO_MASK                 0x10u</span></div>
<div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_VLLSCTRL_RAM2PO_SHIFT                4</span></div>
<div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="preprocessor"></span><span class="comment">/* PMSTAT Bit Fields */</span></div>
<div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div>
<div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div>
<div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div>
<div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group SMC_Register_Masks */</span></div>
<div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;</div>
<div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;</div>
<div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="comment">/** Peripheral SMC base address */</span></div>
<div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="a02409.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44"> 7721</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div>
<div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral SMC base pointer */</span></div>
<div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="a02409.html#ga6667e81e5b32250febd3d46511d9309d"> 7723</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div>
<div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of SMC peripheral base pointers */</span></div>
<div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="a02409.html#ga3c3dac14aea70e071c763a0fd836963b"> 7725</a></span>&#160;<span class="preprocessor">#define SMC_BASES                                { SMC }</span></div>
<div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;</div>
<div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;</div>
<div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div>
<div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="comment"> * @addtogroup SPI_Peripheral_Access_Layer SPI Peripheral Access Layer</span></div>
<div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="comment">/** SPI - Register Layout Typedef */</span></div>
<div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="a00184.html"> 7742</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="a00184.html#a651ac70598a7c82ab57fc9eb672f3d70"> 7743</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00184.html#a651ac70598a7c82ab57fc9eb672f3d70">MCR</a>;                               <span class="comment">/**&lt; Module Configuration Register, offset: 0x0 */</span></div>
<div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="a00184.html#af7eab4d0bc295e978e3c0c28d7129481"> 7745</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00184.html#af7eab4d0bc295e978e3c0c28d7129481">TCR</a>;                               <span class="comment">/**&lt; Transfer Count Register, offset: 0x8 */</span></div>
<div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div>
<div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="a00184.html#a9bbdd6aba74a5acac2353d20f69cba9c"> 7747</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR[2];                           <span class="comment">/**&lt; DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */</span></div>
<div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="a00184.html#a201c3b1742bb0ed045008977151113fa"> 7748</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR_SLAVE[1];                     <span class="comment">/**&lt; Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */</span></div>
<div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;  };</div>
<div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;       uint8_t RESERVED_1[24];</div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="a00184.html#ad088a564a1fe1bdbf211c57a2a782139"> 7751</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00184.html#ad088a564a1fe1bdbf211c57a2a782139">SR</a>;                                <span class="comment">/**&lt; DSPI Status Register, offset: 0x2C */</span></div>
<div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="a00184.html#a107d9410bde132e409d2238beea64d07"> 7752</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00184.html#a107d9410bde132e409d2238beea64d07">RSER</a>;                              <span class="comment">/**&lt; DMA/Interrupt Request Select and Enable Register, offset: 0x30 */</span></div>
<div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div>
<div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="a00184.html#a6c80b733dbeb338bd00a076a787d1586"> 7754</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00184.html#a6c80b733dbeb338bd00a076a787d1586">PUSHR</a>;                             <span class="comment">/**&lt; PUSH TX FIFO Register In Master Mode, offset: 0x34 */</span></div>
<div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="a00184.html#a333d186477ff4f51d447d342354aaead"> 7755</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00184.html#a333d186477ff4f51d447d342354aaead">PUSHR_SLAVE</a>;                       <span class="comment">/**&lt; PUSH TX FIFO Register In Slave Mode, offset: 0x34 */</span></div>
<div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;  };</div>
<div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="a00184.html#a05364b40687e08bc41dac6e8c36c902e"> 7757</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00184.html#a05364b40687e08bc41dac6e8c36c902e">POPR</a>;                              <span class="comment">/**&lt; POP RX FIFO Register, offset: 0x38 */</span></div>
<div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="a00184.html#a249653bf4e8d64e2c4c5936421ea9927"> 7758</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00184.html#a249653bf4e8d64e2c4c5936421ea9927">TXFR0</a>;                             <span class="comment">/**&lt; DSPI Transmit FIFO Registers, offset: 0x3C */</span></div>
<div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="a00184.html#abb8a5ba4a6ec647e27fa59f3d9657dc6"> 7759</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00184.html#abb8a5ba4a6ec647e27fa59f3d9657dc6">TXFR1</a>;                             <span class="comment">/**&lt; DSPI Transmit FIFO Registers, offset: 0x40 */</span></div>
<div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="a00184.html#a0f0d6e3942d20c38cdf19ef8c48116d2"> 7760</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00184.html#a0f0d6e3942d20c38cdf19ef8c48116d2">TXFR2</a>;                             <span class="comment">/**&lt; DSPI Transmit FIFO Registers, offset: 0x44 */</span></div>
<div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="a00184.html#a67d77705e336870c3747e28d1f549b1d"> 7761</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00184.html#a67d77705e336870c3747e28d1f549b1d">TXFR3</a>;                             <span class="comment">/**&lt; DSPI Transmit FIFO Registers, offset: 0x48 */</span></div>
<div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;       uint8_t RESERVED_2[48];</div>
<div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="a00184.html#af53d225f3bd16875b4fcf2f9e6e0cfdc"> 7763</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00184.html#af53d225f3bd16875b4fcf2f9e6e0cfdc">RXFR0</a>;                             <span class="comment">/**&lt; DSPI Receive FIFO Registers, offset: 0x7C */</span></div>
<div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="a00184.html#a8c3198672d66f0035b4d22a9ca93d8ed"> 7764</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00184.html#a8c3198672d66f0035b4d22a9ca93d8ed">RXFR1</a>;                             <span class="comment">/**&lt; DSPI Receive FIFO Registers, offset: 0x80 */</span></div>
<div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="a00184.html#a9f8fcb4decbddd5297058b2c5409a8aa"> 7765</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00184.html#a9f8fcb4decbddd5297058b2c5409a8aa">RXFR2</a>;                             <span class="comment">/**&lt; DSPI Receive FIFO Registers, offset: 0x84 */</span></div>
<div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="a00184.html#aeb39b56090b9626153ac0501c17ed1cc"> 7766</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00184.html#aeb39b56090b9626153ac0501c17ed1cc">RXFR3</a>;                             <span class="comment">/**&lt; DSPI Receive FIFO Registers, offset: 0x88 */</span></div>
<div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;} <a class="code" href="a00184.html">SPI_Type</a>;</div>
<div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;</div>
<div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="comment">   -- SPI Register Masks</span></div>
<div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="comment"> * @addtogroup SPI_Register_Masks SPI Register Masks</span></div>
<div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;</div>
<div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_MASK                        0x1u</span></div>
<div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       0</span></div>
<div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     0x300u</span></div>
<div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    8</span></div>
<div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_SMPL_PT_SHIFT))&amp;SPI_MCR_SMPL_PT_MASK)</span></div>
<div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     0x400u</span></div>
<div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    10</span></div>
<div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     0x800u</span></div>
<div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    11</span></div>
<div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     0x1000u</span></div>
<div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    12</span></div>
<div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     0x2000u</span></div>
<div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    13</span></div>
<div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_MDIS_MASK                        0x4000u</span></div>
<div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       14</span></div>
<div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_DOZE_MASK                        0x8000u</span></div>
<div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       15</span></div>
<div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       0x1F0000u</span></div>
<div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      16</span></div>
<div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_PCSIS_SHIFT))&amp;SPI_MCR_PCSIS_MASK)</span></div>
<div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_ROOE_MASK                        0x1000000u</span></div>
<div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       24</span></div>
<div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_PCSSE_MASK                       0x2000000u</span></div>
<div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_PCSSE_SHIFT                      25</span></div>
<div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_MTFE_MASK                        0x4000000u</span></div>
<div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       26</span></div>
<div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_FRZ_MASK                         0x8000000u</span></div>
<div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        27</span></div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_DCONF_MASK                       0x30000000u</span></div>
<div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      28</span></div>
<div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DCONF_SHIFT))&amp;SPI_MCR_DCONF_MASK)</span></div>
<div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   0x40000000u</span></div>
<div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  30</span></div>
<div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_MSTR_MASK                        0x80000000u</span></div>
<div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       31</span></div>
<div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    0xFFFF0000u</span></div>
<div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   16</span></div>
<div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TCR_SPI_TCNT_SHIFT))&amp;SPI_TCR_SPI_TCNT_MASK)</span></div>
<div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor"></span><span class="comment">/* CTAR Bit Fields */</span></div>
<div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_MASK                         0xFu</span></div>
<div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        0</span></div>
<div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_BR_SHIFT))&amp;SPI_CTAR_BR_MASK)</span></div>
<div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_DT_MASK                         0xF0u</span></div>
<div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        4</span></div>
<div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_DT_SHIFT))&amp;SPI_CTAR_DT_MASK)</span></div>
<div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_ASC_MASK                        0xF00u</span></div>
<div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       8</span></div>
<div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_ASC_SHIFT))&amp;SPI_CTAR_ASC_MASK)</span></div>
<div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      0xF000u</span></div>
<div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     12</span></div>
<div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CSSCK_SHIFT))&amp;SPI_CTAR_CSSCK_MASK)</span></div>
<div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PBR_MASK                        0x30000u</span></div>
<div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       16</span></div>
<div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PBR_SHIFT))&amp;SPI_CTAR_PBR_MASK)</span></div>
<div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PDT_MASK                        0xC0000u</span></div>
<div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       18</span></div>
<div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PDT_SHIFT))&amp;SPI_CTAR_PDT_MASK)</span></div>
<div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PASC_MASK                       0x300000u</span></div>
<div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      20</span></div>
<div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PASC_SHIFT))&amp;SPI_CTAR_PASC_MASK)</span></div>
<div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     0xC00000u</span></div>
<div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    22</span></div>
<div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PCSSCK_SHIFT))&amp;SPI_CTAR_PCSSCK_MASK)</span></div>
<div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      0x1000000u</span></div>
<div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     24</span></div>
<div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       0x2000000u</span></div>
<div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      25</span></div>
<div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       0x4000000u</span></div>
<div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      26</span></div>
<div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       0x78000000u</span></div>
<div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      27</span></div>
<div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_FMSZ_SHIFT))&amp;SPI_CTAR_FMSZ_MASK)</span></div>
<div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_DBR_MASK                        0x80000000u</span></div>
<div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       31</span></div>
<div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;<span class="preprocessor"></span><span class="comment">/* CTAR_SLAVE Bit Fields */</span></div>
<div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 0x2000000u</span></div>
<div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                25</span></div>
<div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 0x4000000u</span></div>
<div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                26</span></div>
<div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 0xF8000000u</span></div>
<div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                27</span></div>
<div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_FMSZ_SHIFT))&amp;SPI_CTAR_SLAVE_FMSZ_MASK)</span></div>
<div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor"></span><span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    0xFu</span></div>
<div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   0</span></div>
<div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_POPNXTPTR_SHIFT))&amp;SPI_SR_POPNXTPTR_MASK)</span></div>
<div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_RXCTR_MASK                        0xF0u</span></div>
<div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       4</span></div>
<div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RXCTR_SHIFT))&amp;SPI_SR_RXCTR_MASK)</span></div>
<div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     0xF00u</span></div>
<div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    8</span></div>
<div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXNXTPTR_SHIFT))&amp;SPI_SR_TXNXTPTR_MASK)</span></div>
<div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TXCTR_MASK                        0xF000u</span></div>
<div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       12</span></div>
<div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXCTR_SHIFT))&amp;SPI_SR_TXCTR_MASK)</span></div>
<div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_RFDF_MASK                         0x20000u</span></div>
<div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        17</span></div>
<div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_RFOF_MASK                         0x80000u</span></div>
<div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        19</span></div>
<div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TFFF_MASK                         0x2000000u</span></div>
<div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        25</span></div>
<div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TFUF_MASK                         0x8000000u</span></div>
<div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        27</span></div>
<div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_EOQF_MASK                         0x10000000u</span></div>
<div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        28</span></div>
<div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TXRXS_MASK                        0x40000000u</span></div>
<div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       30</span></div>
<div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TCF_MASK                          0x80000000u</span></div>
<div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_SR_TCF_SHIFT                         31</span></div>
<div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor"></span><span class="comment">/* RSER Bit Fields */</span></div>
<div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  0x10000u</span></div>
<div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 16</span></div>
<div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    0x20000u</span></div>
<div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   17</span></div>
<div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    0x80000u</span></div>
<div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   19</span></div>
<div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  0x1000000u</span></div>
<div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 24</span></div>
<div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    0x2000000u</span></div>
<div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   25</span></div>
<div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    0x8000000u</span></div>
<div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   27</span></div>
<div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    0x10000000u</span></div>
<div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   28</span></div>
<div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     0x80000000u</span></div>
<div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    31</span></div>
<div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="preprocessor"></span><span class="comment">/* PUSHR Bit Fields */</span></div>
<div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_TXDATA_SHIFT))&amp;SPI_PUSHR_TXDATA_MASK)</span></div>
<div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       0x3F0000u</span></div>
<div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      16</span></div>
<div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_PCS_SHIFT))&amp;SPI_PUSHR_PCS_MASK)</span></div>
<div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     0x4000000u</span></div>
<div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    26</span></div>
<div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       0x8000000u</span></div>
<div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      27</span></div>
<div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      0x70000000u</span></div>
<div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     28</span></div>
<div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CTAS_SHIFT))&amp;SPI_PUSHR_CTAS_MASK)</span></div>
<div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      0x80000000u</span></div>
<div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     31</span></div>
<div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor"></span><span class="comment">/* PUSHR_SLAVE Bit Fields */</span></div>
<div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              0xFFFFu</span></div>
<div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             0</span></div>
<div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_SLAVE_TXDATA_SHIFT))&amp;SPI_PUSHR_SLAVE_TXDATA_MASK)</span></div>
<div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="preprocessor"></span><span class="comment">/* POPR Bit Fields */</span></div>
<div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    0</span></div>
<div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_POPR_RXDATA_SHIFT))&amp;SPI_POPR_RXDATA_MASK)</span></div>
<div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="preprocessor"></span><span class="comment">/* TXFR0 Bit Fields */</span></div>
<div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR0_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR0_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXDATA_SHIFT))&amp;SPI_TXFR0_TXDATA_MASK)</span></div>
<div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div>
<div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_SHIFT             16</span></div>
<div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR0_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor"></span><span class="comment">/* TXFR1 Bit Fields */</span></div>
<div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR1_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR1_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXDATA_SHIFT))&amp;SPI_TXFR1_TXDATA_MASK)</span></div>
<div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div>
<div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_SHIFT             16</span></div>
<div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR1_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor"></span><span class="comment">/* TXFR2 Bit Fields */</span></div>
<div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR2_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR2_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXDATA_SHIFT))&amp;SPI_TXFR2_TXDATA_MASK)</span></div>
<div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div>
<div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_SHIFT             16</span></div>
<div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR2_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor"></span><span class="comment">/* TXFR3 Bit Fields */</span></div>
<div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR3_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR3_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXDATA_SHIFT))&amp;SPI_TXFR3_TXDATA_MASK)</span></div>
<div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div>
<div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_SHIFT             16</span></div>
<div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR3_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="preprocessor"></span><span class="comment">/* RXFR0 Bit Fields */</span></div>
<div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RXFR0_RXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RXFR0_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR0_RXDATA_SHIFT))&amp;SPI_RXFR0_RXDATA_MASK)</span></div>
<div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor"></span><span class="comment">/* RXFR1 Bit Fields */</span></div>
<div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RXFR1_RXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RXFR1_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR1_RXDATA_SHIFT))&amp;SPI_RXFR1_RXDATA_MASK)</span></div>
<div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor"></span><span class="comment">/* RXFR2 Bit Fields */</span></div>
<div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RXFR2_RXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RXFR2_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR2_RXDATA_SHIFT))&amp;SPI_RXFR2_RXDATA_MASK)</span></div>
<div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="preprocessor"></span><span class="comment">/* RXFR3 Bit Fields */</span></div>
<div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RXFR3_RXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_RXFR3_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR3_RXDATA_SHIFT))&amp;SPI_RXFR3_RXDATA_MASK)</span></div>
<div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group SPI_Register_Masks */</span></div>
<div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;</div>
<div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;</div>
<div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="comment">/** Peripheral SPI0 base address */</span></div>
<div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="a02411.html#gadeaa49ab944c7dcae2a868b0450232c8"> 7982</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x4002C000u)</span></div>
<div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral SPI0 base pointer */</span></div>
<div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="a02411.html#gaf26e39c91b262cc480085abcc450d3d5"> 7984</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div>
<div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral SPI1 base address */</span></div>
<div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="a02411.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 7986</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                                (0x4002D000u)</span></div>
<div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral SPI1 base pointer */</span></div>
<div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="a02411.html#gad483be344a28ac800be8f03654a9612f"> 7988</a></span>&#160;<span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div>
<div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral SPI2 base address */</span></div>
<div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="a02411.html#gac3e357b4c25106ed375fb1affab6bb86"> 7990</a></span>&#160;<span class="preprocessor">#define SPI2_BASE                                (0x400AC000u)</span></div>
<div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral SPI2 base pointer */</span></div>
<div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="a02411.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 7992</a></span>&#160;<span class="preprocessor">#define SPI2                                     ((SPI_Type *)SPI2_BASE)</span></div>
<div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of SPI peripheral base pointers */</span></div>
<div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="a02411.html#ga10a4758c2218025a1cafc4ab139d074a"> 7994</a></span>&#160;<span class="preprocessor">#define SPI_BASES                                { SPI0, SPI1, SPI2 }</span></div>
<div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;</div>
<div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;</div>
<div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="comment">   -- TSI Peripheral Access Layer</span></div>
<div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="comment"> * @addtogroup TSI_Peripheral_Access_Layer TSI Peripheral Access Layer</span></div>
<div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="comment">/** TSI - Register Layout Typedef */</span></div>
<div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="a00195.html"> 8011</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="a00195.html#a80787b87ff094252f51f10fb1bba3ee5"> 8012</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00195.html#a80787b87ff094252f51f10fb1bba3ee5">GENCS</a>;                             <span class="comment">/**&lt; General Control and Status register, offset: 0x0 */</span></div>
<div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="a00195.html#a2022fbbf792c364ae291966769e8ab92"> 8013</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00195.html#a2022fbbf792c364ae291966769e8ab92">SCANC</a>;                             <span class="comment">/**&lt; SCAN Control register, offset: 0x4 */</span></div>
<div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="a00195.html#ab735de79c22e065a6813f4285b671ef6"> 8014</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00195.html#ab735de79c22e065a6813f4285b671ef6">PEN</a>;                               <span class="comment">/**&lt; Pin Enable register, offset: 0x8 */</span></div>
<div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="a00195.html#aa395c4a4a36ddcb7d74da56258216019"> 8015</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00195.html#aa395c4a4a36ddcb7d74da56258216019">WUCNTR</a>;                            <span class="comment">/**&lt; Wake-Up Channel Counter Register, offset: 0xC */</span></div>
<div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;       uint8_t RESERVED_0[240];</div>
<div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="a00195.html#aa6d5cde1d853532d296b722f2c20a6cb"> 8017</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00195.html#aa6d5cde1d853532d296b722f2c20a6cb">CNTR1</a>;                             <span class="comment">/**&lt; Counter Register, offset: 0x100 */</span></div>
<div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="a00195.html#ac6d03feb22e851a6b1b3d4b781ea0c2c"> 8018</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00195.html#ac6d03feb22e851a6b1b3d4b781ea0c2c">CNTR3</a>;                             <span class="comment">/**&lt; Counter Register, offset: 0x104 */</span></div>
<div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="a00195.html#a46af2d36a92472db85a78dff9acb5551"> 8019</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00195.html#a46af2d36a92472db85a78dff9acb5551">CNTR5</a>;                             <span class="comment">/**&lt; Counter Register, offset: 0x108 */</span></div>
<div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="a00195.html#a86324651f8495866d8603ddc9af5dede"> 8020</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00195.html#a86324651f8495866d8603ddc9af5dede">CNTR7</a>;                             <span class="comment">/**&lt; Counter Register, offset: 0x10C */</span></div>
<div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="a00195.html#a704c26ac7baafa7f66f0b9f53f805a70"> 8021</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00195.html#a704c26ac7baafa7f66f0b9f53f805a70">CNTR9</a>;                             <span class="comment">/**&lt; Counter Register, offset: 0x110 */</span></div>
<div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="a00195.html#aaf9edcc25d4c17d38608e06cb587e8b7"> 8022</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00195.html#aaf9edcc25d4c17d38608e06cb587e8b7">CNTR11</a>;                            <span class="comment">/**&lt; Counter Register, offset: 0x114 */</span></div>
<div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="a00195.html#a89da808d5e4a07b8c0cc8d9fcb36b15c"> 8023</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00195.html#a89da808d5e4a07b8c0cc8d9fcb36b15c">CNTR13</a>;                            <span class="comment">/**&lt; Counter Register, offset: 0x118 */</span></div>
<div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="a00195.html#a8dd8b593d0b7e3889fad09bf68b5e882"> 8024</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00195.html#a8dd8b593d0b7e3889fad09bf68b5e882">CNTR15</a>;                            <span class="comment">/**&lt; Counter Register, offset: 0x11C */</span></div>
<div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="a00195.html#a1ea610b2cb4d81b50d2608bf707a423b"> 8025</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00195.html#a1ea610b2cb4d81b50d2608bf707a423b">THRESHOLD</a>;                         <span class="comment">/**&lt; Low-Power Channel Threshold register, offset: 0x120 */</span></div>
<div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;} <a class="code" href="a00195.html">TSI_Type</a>;</div>
<div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;</div>
<div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="comment">   -- TSI Register Masks</span></div>
<div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="comment"> * @addtogroup TSI_Register_Masks TSI Register Masks</span></div>
<div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;</div>
<div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="comment">/* GENCS Bit Fields */</span></div>
<div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      0x1u</span></div>
<div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     0</span></div>
<div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_STM_MASK                       0x2u</span></div>
<div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      1</span></div>
<div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      0x10u</span></div>
<div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     4</span></div>
<div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_ERIE_MASK                      0x20u</span></div>
<div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_ERIE_SHIFT                     5</span></div>
<div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_TSIIE_MASK                     0x40u</span></div>
<div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_TSIIE_SHIFT                    6</span></div>
<div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     0x80u</span></div>
<div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    7</span></div>
<div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_SWTS_MASK                      0x100u</span></div>
<div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_SWTS_SHIFT                     8</span></div>
<div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     0x200u</span></div>
<div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    9</span></div>
<div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_OVRF_MASK                      0x1000u</span></div>
<div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_OVRF_SHIFT                     12</span></div>
<div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_EXTERF_MASK                    0x2000u</span></div>
<div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_EXTERF_SHIFT                   13</span></div>
<div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    0x4000u</span></div>
<div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   14</span></div>
<div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      0x8000u</span></div>
<div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     15</span></div>
<div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_PS_MASK                        0x70000u</span></div>
<div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       16</span></div>
<div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_PS_SHIFT))&amp;TSI_GENCS_PS_MASK)</span></div>
<div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      0xF80000u</span></div>
<div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     19</span></div>
<div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_NSCN_SHIFT))&amp;TSI_GENCS_NSCN_MASK)</span></div>
<div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_LPSCNITV_MASK                  0xF000000u</span></div>
<div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_LPSCNITV_SHIFT                 24</span></div>
<div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_LPSCNITV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_LPSCNITV_SHIFT))&amp;TSI_GENCS_LPSCNITV_MASK)</span></div>
<div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_LPCLKS_MASK                    0x10000000u</span></div>
<div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_GENCS_LPCLKS_SHIFT                   28</span></div>
<div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCANC Bit Fields */</span></div>
<div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC_MASK                     0x7u</span></div>
<div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_AMPSC_SHIFT                    0</span></div>
<div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_AMPSC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_AMPSC_SHIFT))&amp;TSI_SCANC_AMPSC_MASK)</span></div>
<div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_AMCLKS_MASK                    0x18u</span></div>
<div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_AMCLKS_SHIFT                   3</span></div>
<div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_AMCLKS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_AMCLKS_SHIFT))&amp;TSI_SCANC_AMCLKS_MASK)</span></div>
<div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_SMOD_MASK                      0xFF00u</span></div>
<div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_SMOD_SHIFT                     8</span></div>
<div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_SMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_SMOD_SHIFT))&amp;TSI_SCANC_SMOD_MASK)</span></div>
<div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_EXTCHRG_MASK                   0xF0000u</span></div>
<div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_EXTCHRG_SHIFT                  16</span></div>
<div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_EXTCHRG_SHIFT))&amp;TSI_SCANC_EXTCHRG_MASK)</span></div>
<div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_REFCHRG_MASK                   0xF000000u</span></div>
<div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_REFCHRG_SHIFT                  24</span></div>
<div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_SCANC_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_REFCHRG_SHIFT))&amp;TSI_SCANC_REFCHRG_MASK)</span></div>
<div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="preprocessor"></span><span class="comment">/* PEN Bit Fields */</span></div>
<div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN0_MASK                        0x1u</span></div>
<div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN0_SHIFT                       0</span></div>
<div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN1_MASK                        0x2u</span></div>
<div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN1_SHIFT                       1</span></div>
<div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN2_MASK                        0x4u</span></div>
<div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN2_SHIFT                       2</span></div>
<div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN3_MASK                        0x8u</span></div>
<div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN3_SHIFT                       3</span></div>
<div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN4_MASK                        0x10u</span></div>
<div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN4_SHIFT                       4</span></div>
<div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN5_MASK                        0x20u</span></div>
<div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN5_SHIFT                       5</span></div>
<div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN6_MASK                        0x40u</span></div>
<div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN6_SHIFT                       6</span></div>
<div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN7_MASK                        0x80u</span></div>
<div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN7_SHIFT                       7</span></div>
<div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN8_MASK                        0x100u</span></div>
<div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN8_SHIFT                       8</span></div>
<div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN9_MASK                        0x200u</span></div>
<div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN9_SHIFT                       9</span></div>
<div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN10_MASK                       0x400u</span></div>
<div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN10_SHIFT                      10</span></div>
<div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN11_MASK                       0x800u</span></div>
<div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN11_SHIFT                      11</span></div>
<div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN12_MASK                       0x1000u</span></div>
<div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN12_SHIFT                      12</span></div>
<div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN13_MASK                       0x2000u</span></div>
<div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN13_SHIFT                      13</span></div>
<div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN14_MASK                       0x4000u</span></div>
<div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN14_SHIFT                      14</span></div>
<div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN15_MASK                       0x8000u</span></div>
<div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_PEN15_SHIFT                      15</span></div>
<div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_LPSP_MASK                        0xF0000u</span></div>
<div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_LPSP_SHIFT                       16</span></div>
<div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_PEN_LPSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_PEN_LPSP_SHIFT))&amp;TSI_PEN_LPSP_MASK)</span></div>
<div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor"></span><span class="comment">/* WUCNTR Bit Fields */</span></div>
<div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="preprocessor">#define TSI_WUCNTR_WUCNT_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_WUCNTR_WUCNT_SHIFT                   0</span></div>
<div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_WUCNTR_WUCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_WUCNTR_WUCNT_SHIFT))&amp;TSI_WUCNTR_WUCNT_MASK)</span></div>
<div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNTR1 Bit Fields */</span></div>
<div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR1_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR1_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR1_CTN1_SHIFT))&amp;TSI_CNTR1_CTN1_MASK)</span></div>
<div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR1_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR1_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR1_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR1_CTN_SHIFT))&amp;TSI_CNTR1_CTN_MASK)</span></div>
<div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNTR3 Bit Fields */</span></div>
<div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR3_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR3_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR3_CTN1_SHIFT))&amp;TSI_CNTR3_CTN1_MASK)</span></div>
<div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR3_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR3_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR3_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR3_CTN_SHIFT))&amp;TSI_CNTR3_CTN_MASK)</span></div>
<div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNTR5 Bit Fields */</span></div>
<div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR5_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR5_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR5_CTN1_SHIFT))&amp;TSI_CNTR5_CTN1_MASK)</span></div>
<div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR5_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR5_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR5_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR5_CTN_SHIFT))&amp;TSI_CNTR5_CTN_MASK)</span></div>
<div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNTR7 Bit Fields */</span></div>
<div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR7_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR7_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR7_CTN1_SHIFT))&amp;TSI_CNTR7_CTN1_MASK)</span></div>
<div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR7_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR7_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR7_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR7_CTN_SHIFT))&amp;TSI_CNTR7_CTN_MASK)</span></div>
<div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNTR9 Bit Fields */</span></div>
<div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR9_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR9_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR9_CTN1_SHIFT))&amp;TSI_CNTR9_CTN1_MASK)</span></div>
<div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR9_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR9_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR9_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR9_CTN_SHIFT))&amp;TSI_CNTR9_CTN_MASK)</span></div>
<div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNTR11 Bit Fields */</span></div>
<div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR11_CTN1_SHIFT                    0</span></div>
<div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR11_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR11_CTN1_SHIFT))&amp;TSI_CNTR11_CTN1_MASK)</span></div>
<div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR11_CTN_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR11_CTN_SHIFT                     16</span></div>
<div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR11_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR11_CTN_SHIFT))&amp;TSI_CNTR11_CTN_MASK)</span></div>
<div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNTR13 Bit Fields */</span></div>
<div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR13_CTN1_SHIFT                    0</span></div>
<div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR13_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR13_CTN1_SHIFT))&amp;TSI_CNTR13_CTN1_MASK)</span></div>
<div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR13_CTN_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR13_CTN_SHIFT                     16</span></div>
<div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR13_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR13_CTN_SHIFT))&amp;TSI_CNTR13_CTN_MASK)</span></div>
<div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor"></span><span class="comment">/* CNTR15 Bit Fields */</span></div>
<div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR15_CTN1_SHIFT                    0</span></div>
<div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR15_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR15_CTN1_SHIFT))&amp;TSI_CNTR15_CTN1_MASK)</span></div>
<div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR15_CTN_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR15_CTN_SHIFT                     16</span></div>
<div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_CNTR15_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR15_CTN_SHIFT))&amp;TSI_CNTR15_CTN_MASK)</span></div>
<div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="preprocessor"></span><span class="comment">/* THRESHOLD Bit Fields */</span></div>
<div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="preprocessor">#define TSI_THRESHOLD_HTHH_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_THRESHOLD_HTHH_SHIFT                 0</span></div>
<div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_THRESHOLD_HTHH(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_THRESHOLD_HTHH_SHIFT))&amp;TSI_THRESHOLD_HTHH_MASK)</span></div>
<div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_THRESHOLD_LTHH_MASK                  0xFFFF0000u</span></div>
<div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_THRESHOLD_LTHH_SHIFT                 16</span></div>
<div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TSI_THRESHOLD_LTHH(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_THRESHOLD_LTHH_SHIFT))&amp;TSI_THRESHOLD_LTHH_MASK)</span></div>
<div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group TSI_Register_Masks */</span></div>
<div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;</div>
<div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;</div>
<div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="comment">/** Peripheral TSI0 base address */</span></div>
<div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="a02413.html#ga4f4029c5109ad3bccf1575309f9dbc51"> 8200</a></span>&#160;<span class="preprocessor">#define TSI0_BASE                                (0x40045000u)</span></div>
<div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral TSI0 base pointer */</span></div>
<div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="a02413.html#ga2c7d71b60c1e9a79fb1f5a0f966b5e82"> 8202</a></span>&#160;<span class="preprocessor">#define TSI0                                     ((TSI_Type *)TSI0_BASE)</span></div>
<div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of TSI peripheral base pointers */</span></div>
<div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="a02413.html#gab3df93f976cb67ed5e3c7c67507a7dd7"> 8204</a></span>&#160;<span class="preprocessor">#define TSI_BASES                                { TSI0 }</span></div>
<div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group TSI_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;</div>
<div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;</div>
<div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="comment">   -- UART Peripheral Access Layer</span></div>
<div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="comment"> * @addtogroup UART_Peripheral_Access_Layer UART Peripheral Access Layer</span></div>
<div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="comment">/** UART - Register Layout Typedef */</span></div>
<div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="a00196.html"> 8221</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="a00196.html#a64b68e0c2e2c00962c1f6ff05768a247"> 8222</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a64b68e0c2e2c00962c1f6ff05768a247">BDH</a>;                                <span class="comment">/**&lt; UART Baud Rate Registers: High, offset: 0x0 */</span></div>
<div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="a00196.html#a82d811085ff9f014e2412f0306ca99cc"> 8223</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a82d811085ff9f014e2412f0306ca99cc">BDL</a>;                                <span class="comment">/**&lt; UART Baud Rate Registers: Low, offset: 0x1 */</span></div>
<div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="a00196.html#a7d2060193a370f0e9a31ccbcc18324af"> 8224</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a7d2060193a370f0e9a31ccbcc18324af">C1</a>;                                 <span class="comment">/**&lt; UART Control Register 1, offset: 0x2 */</span></div>
<div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="a00196.html#a4050bfe335adcde0e5b87823ea26bc28"> 8225</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a4050bfe335adcde0e5b87823ea26bc28">C2</a>;                                 <span class="comment">/**&lt; UART Control Register 2, offset: 0x3 */</span></div>
<div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="a00196.html#ab085fb9bbfccce5ace6b752d9784ee26"> 8226</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00196.html#ab085fb9bbfccce5ace6b752d9784ee26">S1</a>;                                 <span class="comment">/**&lt; UART Status Register 1, offset: 0x4 */</span></div>
<div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="a00196.html#ad9178df20b457eace88576a7cb26d75d"> 8227</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ad9178df20b457eace88576a7cb26d75d">S2</a>;                                 <span class="comment">/**&lt; UART Status Register 2, offset: 0x5 */</span></div>
<div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="a00196.html#a23270f53f190afb3fe05203af6bc0059"> 8228</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a23270f53f190afb3fe05203af6bc0059">C3</a>;                                 <span class="comment">/**&lt; UART Control Register 3, offset: 0x6 */</span></div>
<div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="a00196.html#af5e2df4671867807c472469a394c0619"> 8229</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#af5e2df4671867807c472469a394c0619">D</a>;                                  <span class="comment">/**&lt; UART Data Register, offset: 0x7 */</span></div>
<div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="a00196.html#a73acabe00975b26ce347736f07c80925"> 8230</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a73acabe00975b26ce347736f07c80925">MA1</a>;                                <span class="comment">/**&lt; UART Match Address Registers 1, offset: 0x8 */</span></div>
<div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="a00196.html#a32e576e5777a71fe5d082448e7a452ed"> 8231</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a32e576e5777a71fe5d082448e7a452ed">MA2</a>;                                <span class="comment">/**&lt; UART Match Address Registers 2, offset: 0x9 */</span></div>
<div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="a00196.html#aaefdf66d5b1fa972353e74c01dbbfa95"> 8232</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#aaefdf66d5b1fa972353e74c01dbbfa95">C4</a>;                                 <span class="comment">/**&lt; UART Control Register 4, offset: 0xA */</span></div>
<div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="a00196.html#ad807dc965307ce5a463d79158802b3a3"> 8233</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ad807dc965307ce5a463d79158802b3a3">C5</a>;                                 <span class="comment">/**&lt; UART Control Register 5, offset: 0xB */</span></div>
<div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="a00196.html#a7d4dbb62f5f502e4e6190f7574d6e372"> 8234</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00196.html#a7d4dbb62f5f502e4e6190f7574d6e372">ED</a>;                                 <span class="comment">/**&lt; UART Extended Data Register, offset: 0xC */</span></div>
<div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="a00196.html#af9d2946e7652e7f1a1bf56fa019ffaf0"> 8235</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#af9d2946e7652e7f1a1bf56fa019ffaf0">MODEM</a>;                              <span class="comment">/**&lt; UART Modem Register, offset: 0xD */</span></div>
<div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="a00196.html#ad836545a70769f43817e1cc2b4e1af00"> 8236</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ad836545a70769f43817e1cc2b4e1af00">IR</a>;                                 <span class="comment">/**&lt; UART Infrared Register, offset: 0xE */</span></div>
<div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;       uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="a00196.html#acd53b65af524f9b87c0dc07ccfb922cc"> 8238</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#acd53b65af524f9b87c0dc07ccfb922cc">PFIFO</a>;                              <span class="comment">/**&lt; UART FIFO Parameters, offset: 0x10 */</span></div>
<div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="a00196.html#a1789480a2f51e46911338c5837a6fc68"> 8239</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a1789480a2f51e46911338c5837a6fc68">CFIFO</a>;                              <span class="comment">/**&lt; UART FIFO Control Register, offset: 0x11 */</span></div>
<div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="a00196.html#a288d7a13955e4a2637a2021d9ba2e0a8"> 8240</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a288d7a13955e4a2637a2021d9ba2e0a8">SFIFO</a>;                              <span class="comment">/**&lt; UART FIFO Status Register, offset: 0x12 */</span></div>
<div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="a00196.html#a7ab7656c715ebc0ab2632f35903f2a42"> 8241</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a7ab7656c715ebc0ab2632f35903f2a42">TWFIFO</a>;                             <span class="comment">/**&lt; UART FIFO Transmit Watermark, offset: 0x13 */</span></div>
<div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="a00196.html#a84b8e4511219e743ccd3308ac0290572"> 8242</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00196.html#a84b8e4511219e743ccd3308ac0290572">TCFIFO</a>;                             <span class="comment">/**&lt; UART FIFO Transmit Count, offset: 0x14 */</span></div>
<div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="a00196.html#a2d214e3cdbe0ac2d09bcf20ab132439e"> 8243</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a2d214e3cdbe0ac2d09bcf20ab132439e">RWFIFO</a>;                             <span class="comment">/**&lt; UART FIFO Receive Watermark, offset: 0x15 */</span></div>
<div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="a00196.html#ac56a9dbfe3a97f625a4cb0a787303c2d"> 8244</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00196.html#ac56a9dbfe3a97f625a4cb0a787303c2d">RCFIFO</a>;                             <span class="comment">/**&lt; UART FIFO Receive Count, offset: 0x16 */</span></div>
<div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;       uint8_t RESERVED_1[1];</div>
<div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="a00196.html#a289733e31a513073ee9a94532afc2b72"> 8246</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a289733e31a513073ee9a94532afc2b72">C7816</a>;                              <span class="comment">/**&lt; UART 7816 Control Register, offset: 0x18 */</span></div>
<div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="a00196.html#a970303bbe82348655affe06e79e8f6e3"> 8247</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a970303bbe82348655affe06e79e8f6e3">IE7816</a>;                             <span class="comment">/**&lt; UART 7816 Interrupt Enable Register, offset: 0x19 */</span></div>
<div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="a00196.html#a3ad7c2421ffeffae79c6c92b40d4751c"> 8248</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a3ad7c2421ffeffae79c6c92b40d4751c">IS7816</a>;                             <span class="comment">/**&lt; UART 7816 Interrupt Status Register, offset: 0x1A */</span></div>
<div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1B */</span></div>
<div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="a00196.html#ac7ed31b06af2531bb8fb02bf6c052040"> 8250</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ac7ed31b06af2531bb8fb02bf6c052040">WP7816_T_TYPE0</a>;                     <span class="comment">/**&lt; UART 7816 Wait Parameter Register, offset: 0x1B */</span></div>
<div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="a00196.html#a20b8df969801131dfdaa8ca7d5049f44"> 8251</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a20b8df969801131dfdaa8ca7d5049f44">WP7816_T_TYPE1</a>;                     <span class="comment">/**&lt; UART 7816 Wait Parameter Register, offset: 0x1B */</span></div>
<div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;  };</div>
<div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="a00196.html#a3c5baa7756fc680009fd014c7ffb6a0f"> 8253</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a3c5baa7756fc680009fd014c7ffb6a0f">WN7816</a>;                             <span class="comment">/**&lt; UART 7816 Wait N Register, offset: 0x1C */</span></div>
<div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="a00196.html#a5fc0251bba4980051f8991db62e18c2a"> 8254</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a5fc0251bba4980051f8991db62e18c2a">WF7816</a>;                             <span class="comment">/**&lt; UART 7816 Wait FD Register, offset: 0x1D */</span></div>
<div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="a00196.html#adb5e3ab142d426d631595daaf8e5220e"> 8255</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#adb5e3ab142d426d631595daaf8e5220e">ET7816</a>;                             <span class="comment">/**&lt; UART 7816 Error Threshold Register, offset: 0x1E */</span></div>
<div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="a00196.html#ac13e6db552f61befb71ea95d93af7dee"> 8256</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ac13e6db552f61befb71ea95d93af7dee">TL7816</a>;                             <span class="comment">/**&lt; UART 7816 Transmit Length Register, offset: 0x1F */</span></div>
<div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;       uint8_t RESERVED_2[1];</div>
<div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="a00196.html#ac1c852c7a4dbf6e9dc9119170d86e9f9"> 8258</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ac1c852c7a4dbf6e9dc9119170d86e9f9">C6</a>;                                 <span class="comment">/**&lt; UART CEA709.1-B Control Register 6, offset: 0x21 */</span></div>
<div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="a00196.html#a33c6177207b70eda9d165a55f8568754"> 8259</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a33c6177207b70eda9d165a55f8568754">PCTH</a>;                               <span class="comment">/**&lt; UART CEA709.1-B Packet Cycle Time Counter High, offset: 0x22 */</span></div>
<div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="a00196.html#ae995e1ef41202ae3f185940e498b420c"> 8260</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ae995e1ef41202ae3f185940e498b420c">PCTL</a>;                               <span class="comment">/**&lt; UART CEA709.1-B Packet Cycle Time Counter Low, offset: 0x23 */</span></div>
<div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="a00196.html#aff1caea2d0b1cfe51a9b4589f7f3c195"> 8261</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#aff1caea2d0b1cfe51a9b4589f7f3c195">B1T</a>;                                <span class="comment">/**&lt; UART CEA709.1-B Beta1 Timer, offset: 0x24 */</span></div>
<div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="a00196.html#a41e1c383be81f8a09a819d15569af8a4"> 8262</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a41e1c383be81f8a09a819d15569af8a4">SDTH</a>;                               <span class="comment">/**&lt; UART CEA709.1-B Secondary Delay Timer High, offset: 0x25 */</span></div>
<div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="a00196.html#a4cbd87d56dd5533d028c163e59443405"> 8263</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a4cbd87d56dd5533d028c163e59443405">SDTL</a>;                               <span class="comment">/**&lt; UART CEA709.1-B Secondary Delay Timer Low, offset: 0x26 */</span></div>
<div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="a00196.html#ab4ff96042b0adc2d6eb6b079b970d0bd"> 8264</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ab4ff96042b0adc2d6eb6b079b970d0bd">PRE</a>;                                <span class="comment">/**&lt; UART CEA709.1-B Preamble, offset: 0x27 */</span></div>
<div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="a00196.html#a072c8c133dc8dd47905d44765c4f5d6a"> 8265</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a072c8c133dc8dd47905d44765c4f5d6a">TPL</a>;                                <span class="comment">/**&lt; UART CEA709.1-B Transmit Packet Length, offset: 0x28 */</span></div>
<div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="a00196.html#a597136262bab8c00cbdf6c5af238b760"> 8266</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a597136262bab8c00cbdf6c5af238b760">IE</a>;                                 <span class="comment">/**&lt; UART CEA709.1-B Interrupt Enable Register, offset: 0x29 */</span></div>
<div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="a00196.html#a1dea2d29f7d367f03e971a8cb9bf0059"> 8267</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a1dea2d29f7d367f03e971a8cb9bf0059">WB</a>;                                 <span class="comment">/**&lt; UART CEA709.1-B WBASE, offset: 0x2A */</span></div>
<div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="a00196.html#ae7135700b6f47429fa6dc9c3b978e001"> 8268</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ae7135700b6f47429fa6dc9c3b978e001">S3</a>;                                 <span class="comment">/**&lt; UART CEA709.1-B Status Register, offset: 0x2B */</span></div>
<div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="a00196.html#aad0631d2716dd7a406848a9a35e1f5ba"> 8269</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#aad0631d2716dd7a406848a9a35e1f5ba">S4</a>;                                 <span class="comment">/**&lt; UART CEA709.1-B Status Register, offset: 0x2C */</span></div>
<div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="a00196.html#a5b5286baba097679743af783ce17fa9f"> 8270</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00196.html#a5b5286baba097679743af783ce17fa9f">RPL</a>;                                <span class="comment">/**&lt; UART CEA709.1-B Received Packet Length, offset: 0x2D */</span></div>
<div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="a00196.html#a1c798ef6745eca4ba70d7a0dd5d89385"> 8271</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00196.html#a1c798ef6745eca4ba70d7a0dd5d89385">RPREL</a>;                              <span class="comment">/**&lt; UART CEA709.1-B Received Preamble Length, offset: 0x2E */</span></div>
<div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="a00196.html#ab948eb01441b1a68202fde0a89b5f850"> 8272</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#ab948eb01441b1a68202fde0a89b5f850">CPW</a>;                                <span class="comment">/**&lt; UART CEA709.1-B Collision Pulse Width, offset: 0x2F */</span></div>
<div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="a00196.html#a217f69aa2669dad8382719c72257113a"> 8273</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a217f69aa2669dad8382719c72257113a">RIDT</a>;                               <span class="comment">/**&lt; UART CEA709.1-B Receive Indeterminate Time, offset: 0x30 */</span></div>
<div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="a00196.html#a787e484817538016ce3579d6f9443ee2"> 8274</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00196.html#a787e484817538016ce3579d6f9443ee2">TIDT</a>;                               <span class="comment">/**&lt; UART CEA709.1-B Transmit Indeterminate Time, offset: 0x31 */</span></div>
<div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;} <a class="code" href="a00196.html">UART_Type</a>;</div>
<div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;</div>
<div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="comment">   -- UART Register Masks</span></div>
<div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="comment"> * @addtogroup UART_Register_Masks UART Register Masks</span></div>
<div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;</div>
<div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div>
<div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div>
<div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div>
<div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div>
<div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div>
<div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div>
<div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div>
<div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor"></span><span class="comment">/* BDL Bit Fields */</span></div>
<div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div>
<div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div>
<div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div>
<div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor"></span><span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div>
<div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div>
<div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div>
<div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div>
<div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div>
<div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div>
<div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div>
<div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div>
<div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div>
<div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div>
<div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div>
<div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div>
<div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div>
<div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div>
<div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div>
<div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div>
<div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="preprocessor"></span><span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div>
<div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div>
<div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div>
<div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div>
<div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div>
<div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div>
<div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div>
<div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div>
<div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div>
<div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div>
<div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div>
<div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div>
<div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div>
<div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div>
<div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div>
<div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div>
<div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor"></span><span class="comment">/* S1 Bit Fields */</span></div>
<div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div>
<div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div>
<div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div>
<div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div>
<div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div>
<div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div>
<div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div>
<div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div>
<div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div>
<div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div>
<div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div>
<div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div>
<div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div>
<div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div>
<div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div>
<div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div>
<div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor"></span><span class="comment">/* S2 Bit Fields */</span></div>
<div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div>
<div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div>
<div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div>
<div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div>
<div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div>
<div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div>
<div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div>
<div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div>
<div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div>
<div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div>
<div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_MSBF_MASK                        0x20u</span></div>
<div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_MSBF_SHIFT                       5</span></div>
<div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div>
<div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div>
<div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div>
<div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div>
<div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor"></span><span class="comment">/* C3 Bit Fields */</span></div>
<div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div>
<div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div>
<div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div>
<div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div>
<div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div>
<div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div>
<div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div>
<div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div>
<div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div>
<div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div>
<div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div>
<div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div>
<div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div>
<div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div>
<div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div>
<div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div>
<div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="preprocessor"></span><span class="comment">/* D Bit Fields */</span></div>
<div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="preprocessor">#define UART_D_RT_MASK                           0xFFu</span></div>
<div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_D_RT_SHIFT                          0</span></div>
<div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_RT_SHIFT))&amp;UART_D_RT_MASK)</span></div>
<div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor"></span><span class="comment">/* MA1 Bit Fields */</span></div>
<div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define UART_MA1_MA_MASK                         0xFFu</span></div>
<div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MA1_MA_SHIFT                        0</span></div>
<div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MA1_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA1_MA_SHIFT))&amp;UART_MA1_MA_MASK)</span></div>
<div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor"></span><span class="comment">/* MA2 Bit Fields */</span></div>
<div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">#define UART_MA2_MA_MASK                         0xFFu</span></div>
<div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MA2_MA_SHIFT                        0</span></div>
<div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MA2_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA2_MA_SHIFT))&amp;UART_MA2_MA_MASK)</span></div>
<div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor"></span><span class="comment">/* C4 Bit Fields */</span></div>
<div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor">#define UART_C4_BRFA_MASK                        0x1Fu</span></div>
<div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C4_BRFA_SHIFT                       0</span></div>
<div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_BRFA_SHIFT))&amp;UART_C4_BRFA_MASK)</span></div>
<div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C4_M10_MASK                         0x20u</span></div>
<div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C4_M10_SHIFT                        5</span></div>
<div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C4_MAEN2_MASK                       0x40u</span></div>
<div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      6</span></div>
<div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C4_MAEN1_MASK                       0x80u</span></div>
<div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      7</span></div>
<div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="preprocessor"></span><span class="comment">/* C5 Bit Fields */</span></div>
<div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_MASK                       0x20u</span></div>
<div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      5</span></div>
<div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C5_TDMAS_MASK                       0x80u</span></div>
<div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      7</span></div>
<div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor"></span><span class="comment">/* ED Bit Fields */</span></div>
<div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_MASK                     0x40u</span></div>
<div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_ED_PARITYE_SHIFT                    6</span></div>
<div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_ED_NOISY_MASK                       0x80u</span></div>
<div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_ED_NOISY_SHIFT                      7</span></div>
<div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor"></span><span class="comment">/* MODEM Bit Fields */</span></div>
<div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_MASK                   0x1u</span></div>
<div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MODEM_TXCTSE_SHIFT                  0</span></div>
<div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MODEM_TXRTSE_MASK                   0x2u</span></div>
<div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MODEM_TXRTSE_SHIFT                  1</span></div>
<div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MODEM_TXRTSPOL_MASK                 0x4u</span></div>
<div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MODEM_TXRTSPOL_SHIFT                2</span></div>
<div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MODEM_RXRTSE_MASK                   0x8u</span></div>
<div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_MODEM_RXRTSE_SHIFT                  3</span></div>
<div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor"></span><span class="comment">/* IR Bit Fields */</span></div>
<div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor">#define UART_IR_TNP_MASK                         0x3u</span></div>
<div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IR_TNP_SHIFT                        0</span></div>
<div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IR_TNP(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IR_TNP_SHIFT))&amp;UART_IR_TNP_MASK)</span></div>
<div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IR_IREN_MASK                        0x4u</span></div>
<div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IR_IREN_SHIFT                       2</span></div>
<div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor"></span><span class="comment">/* PFIFO Bit Fields */</span></div>
<div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_MASK               0x7u</span></div>
<div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_SHIFT              0</span></div>
<div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_RXFIFOSIZE_SHIFT))&amp;UART_PFIFO_RXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PFIFO_RXFE_MASK                     0x8u</span></div>
<div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PFIFO_RXFE_SHIFT                    3</span></div>
<div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_MASK               0x70u</span></div>
<div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_SHIFT              4</span></div>
<div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_TXFIFOSIZE_SHIFT))&amp;UART_PFIFO_TXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PFIFO_TXFE_MASK                     0x80u</span></div>
<div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PFIFO_TXFE_SHIFT                    7</span></div>
<div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor"></span><span class="comment">/* CFIFO Bit Fields */</span></div>
<div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_MASK                    0x1u</span></div>
<div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CFIFO_RXUFE_SHIFT                   0</span></div>
<div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CFIFO_TXOFE_MASK                    0x2u</span></div>
<div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CFIFO_TXOFE_SHIFT                   1</span></div>
<div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CFIFO_RXOFE_MASK                    0x4u</span></div>
<div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CFIFO_RXOFE_SHIFT                   2</span></div>
<div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CFIFO_RXFLUSH_MASK                  0x40u</span></div>
<div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CFIFO_RXFLUSH_SHIFT                 6</span></div>
<div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CFIFO_TXFLUSH_MASK                  0x80u</span></div>
<div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CFIFO_TXFLUSH_SHIFT                 7</span></div>
<div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="preprocessor"></span><span class="comment">/* SFIFO Bit Fields */</span></div>
<div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_MASK                     0x1u</span></div>
<div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SFIFO_RXUF_SHIFT                    0</span></div>
<div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SFIFO_TXOF_MASK                     0x2u</span></div>
<div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SFIFO_TXOF_SHIFT                    1</span></div>
<div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SFIFO_RXOF_MASK                     0x4u</span></div>
<div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SFIFO_RXOF_SHIFT                    2</span></div>
<div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SFIFO_RXEMPT_MASK                   0x40u</span></div>
<div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SFIFO_RXEMPT_SHIFT                  6</span></div>
<div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SFIFO_TXEMPT_MASK                   0x80u</span></div>
<div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SFIFO_TXEMPT_SHIFT                  7</span></div>
<div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor"></span><span class="comment">/* TWFIFO Bit Fields */</span></div>
<div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_MASK                 0xFFu</span></div>
<div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TWFIFO_TXWATER_SHIFT                0</span></div>
<div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TWFIFO_TXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TWFIFO_TXWATER_SHIFT))&amp;UART_TWFIFO_TXWATER_MASK)</span></div>
<div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="preprocessor"></span><span class="comment">/* TCFIFO Bit Fields */</span></div>
<div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_MASK                 0xFFu</span></div>
<div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TCFIFO_TXCOUNT_SHIFT                0</span></div>
<div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TCFIFO_TXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TCFIFO_TXCOUNT_SHIFT))&amp;UART_TCFIFO_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor"></span><span class="comment">/* RWFIFO Bit Fields */</span></div>
<div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_MASK                 0xFFu</span></div>
<div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RWFIFO_RXWATER_SHIFT                0</span></div>
<div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RWFIFO_RXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RWFIFO_RXWATER_SHIFT))&amp;UART_RWFIFO_RXWATER_MASK)</span></div>
<div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor"></span><span class="comment">/* RCFIFO Bit Fields */</span></div>
<div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_MASK                 0xFFu</span></div>
<div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RCFIFO_RXCOUNT_SHIFT                0</span></div>
<div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RCFIFO_RXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RCFIFO_RXCOUNT_SHIFT))&amp;UART_RCFIFO_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="preprocessor"></span><span class="comment">/* C7816 Bit Fields */</span></div>
<div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                0x1u</span></div>
<div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               0</span></div>
<div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C7816_TTYPE_MASK                    0x2u</span></div>
<div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   1</span></div>
<div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C7816_INIT_MASK                     0x4u</span></div>
<div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C7816_INIT_SHIFT                    2</span></div>
<div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C7816_ANACK_MASK                    0x8u</span></div>
<div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   3</span></div>
<div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C7816_ONACK_MASK                    0x10u</span></div>
<div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   4</span></div>
<div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="preprocessor"></span><span class="comment">/* IE7816 Bit Fields */</span></div>
<div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_MASK                    0x1u</span></div>
<div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   0</span></div>
<div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_TXTE_MASK                    0x2u</span></div>
<div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   1</span></div>
<div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_GTVE_MASK                    0x4u</span></div>
<div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   2</span></div>
<div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_INITDE_MASK                  0x10u</span></div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 4</span></div>
<div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_BWTE_MASK                    0x20u</span></div>
<div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   5</span></div>
<div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_CWTE_MASK                    0x40u</span></div>
<div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   6</span></div>
<div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_WTE_MASK                     0x80u</span></div>
<div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    7</span></div>
<div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="preprocessor"></span><span class="comment">/* IS7816 Bit Fields */</span></div>
<div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_MASK                     0x1u</span></div>
<div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    0</span></div>
<div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_TXT_MASK                     0x2u</span></div>
<div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    1</span></div>
<div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_GTV_MASK                     0x4u</span></div>
<div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    2</span></div>
<div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_INITD_MASK                   0x10u</span></div>
<div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  4</span></div>
<div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_BWT_MASK                     0x20u</span></div>
<div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    5</span></div>
<div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_CWT_MASK                     0x40u</span></div>
<div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    6</span></div>
<div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_WT_MASK                      0x80u</span></div>
<div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IS7816_WT_SHIFT                     7</span></div>
<div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="preprocessor"></span><span class="comment">/* WP7816_T_TYPE0 Bit Fields */</span></div>
<div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_MASK              0xFFu</span></div>
<div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_SHIFT             0</span></div>
<div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WP7816_T_TYPE0_WI(x)                (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816_T_TYPE0_WI_SHIFT))&amp;UART_WP7816_T_TYPE0_WI_MASK)</span></div>
<div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="preprocessor"></span><span class="comment">/* WP7816_T_TYPE1 Bit Fields */</span></div>
<div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_MASK             0xFu</span></div>
<div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_SHIFT            0</span></div>
<div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816_T_TYPE1_BWI_SHIFT))&amp;UART_WP7816_T_TYPE1_BWI_MASK)</span></div>
<div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_MASK             0xF0u</span></div>
<div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_SHIFT            4</span></div>
<div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816_T_TYPE1_CWI_SHIFT))&amp;UART_WP7816_T_TYPE1_CWI_MASK)</span></div>
<div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor"></span><span class="comment">/* WN7816 Bit Fields */</span></div>
<div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_MASK                     0xFFu</span></div>
<div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    0</span></div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WN7816_GTN_SHIFT))&amp;UART_WN7816_GTN_MASK)</span></div>
<div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="preprocessor"></span><span class="comment">/* WF7816 Bit Fields */</span></div>
<div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_MASK                    0xFFu</span></div>
<div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   0</span></div>
<div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WF7816_GTFD_SHIFT))&amp;UART_WF7816_GTFD_MASK)</span></div>
<div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="preprocessor"></span><span class="comment">/* ET7816 Bit Fields */</span></div>
<div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             0xFu</span></div>
<div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            0</span></div>
<div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_RXTHRESHOLD_SHIFT))&amp;UART_ET7816_RXTHRESHOLD_MASK)</span></div>
<div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             0xF0u</span></div>
<div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            4</span></div>
<div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_TXTHRESHOLD_SHIFT))&amp;UART_ET7816_TXTHRESHOLD_MASK)</span></div>
<div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="preprocessor"></span><span class="comment">/* TL7816 Bit Fields */</span></div>
<div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_MASK                    0xFFu</span></div>
<div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   0</span></div>
<div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TL7816_TLEN_SHIFT))&amp;UART_TL7816_TLEN_MASK)</span></div>
<div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="preprocessor"></span><span class="comment">/* C6 Bit Fields */</span></div>
<div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define UART_C6_CP_MASK                          0x10u</span></div>
<div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C6_CP_SHIFT                         4</span></div>
<div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C6_CE_MASK                          0x20u</span></div>
<div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C6_CE_SHIFT                         5</span></div>
<div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C6_TX709_MASK                       0x40u</span></div>
<div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C6_TX709_SHIFT                      6</span></div>
<div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C6_EN709_MASK                       0x80u</span></div>
<div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_C6_EN709_SHIFT                      7</span></div>
<div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="preprocessor"></span><span class="comment">/* PCTH Bit Fields */</span></div>
<div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="preprocessor">#define UART_PCTH_PCTH_MASK                      0xFFu</span></div>
<div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PCTH_PCTH_SHIFT                     0</span></div>
<div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PCTH_PCTH(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PCTH_PCTH_SHIFT))&amp;UART_PCTH_PCTH_MASK)</span></div>
<div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="preprocessor"></span><span class="comment">/* PCTL Bit Fields */</span></div>
<div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="preprocessor">#define UART_PCTL_PCTL_MASK                      0xFFu</span></div>
<div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PCTL_PCTL_SHIFT                     0</span></div>
<div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PCTL_PCTL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PCTL_PCTL_SHIFT))&amp;UART_PCTL_PCTL_MASK)</span></div>
<div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="preprocessor"></span><span class="comment">/* B1T Bit Fields */</span></div>
<div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor">#define UART_B1T_B1T_MASK                        0xFFu</span></div>
<div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_B1T_B1T_SHIFT                       0</span></div>
<div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_B1T_B1T(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_B1T_B1T_SHIFT))&amp;UART_B1T_B1T_MASK)</span></div>
<div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor"></span><span class="comment">/* SDTH Bit Fields */</span></div>
<div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="preprocessor">#define UART_SDTH_SDTH_MASK                      0xFFu</span></div>
<div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SDTH_SDTH_SHIFT                     0</span></div>
<div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SDTH_SDTH(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_SDTH_SDTH_SHIFT))&amp;UART_SDTH_SDTH_MASK)</span></div>
<div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="preprocessor"></span><span class="comment">/* SDTL Bit Fields */</span></div>
<div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="preprocessor">#define UART_SDTL_SDTL_MASK                      0xFFu</span></div>
<div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SDTL_SDTL_SHIFT                     0</span></div>
<div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_SDTL_SDTL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_SDTL_SDTL_SHIFT))&amp;UART_SDTL_SDTL_MASK)</span></div>
<div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="preprocessor"></span><span class="comment">/* PRE Bit Fields */</span></div>
<div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define UART_PRE_PREAMBLE_MASK                   0xFFu</span></div>
<div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PRE_PREAMBLE_SHIFT                  0</span></div>
<div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_PRE_PREAMBLE(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PRE_PREAMBLE_SHIFT))&amp;UART_PRE_PREAMBLE_MASK)</span></div>
<div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPL Bit Fields */</span></div>
<div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="preprocessor">#define UART_TPL_TPL_MASK                        0xFFu</span></div>
<div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TPL_TPL_SHIFT                       0</span></div>
<div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TPL_TPL(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TPL_TPL_SHIFT))&amp;UART_TPL_TPL_MASK)</span></div>
<div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="preprocessor"></span><span class="comment">/* IE Bit Fields */</span></div>
<div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="preprocessor">#define UART_IE_TXFIE_MASK                       0x1u</span></div>
<div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_TXFIE_SHIFT                      0</span></div>
<div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_PSIE_MASK                        0x2u</span></div>
<div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_PSIE_SHIFT                       1</span></div>
<div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_PCTEIE_MASK                      0x4u</span></div>
<div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_PCTEIE_SHIFT                     2</span></div>
<div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_PTXIE_MASK                       0x8u</span></div>
<div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_PTXIE_SHIFT                      3</span></div>
<div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_PRXIE_MASK                       0x10u</span></div>
<div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_PRXIE_SHIFT                      4</span></div>
<div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_ISDIE_MASK                       0x20u</span></div>
<div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_ISDIE_SHIFT                      5</span></div>
<div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_WBEIE_MASK                       0x40u</span></div>
<div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_IE_WBEIE_SHIFT                      6</span></div>
<div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor"></span><span class="comment">/* WB Bit Fields */</span></div>
<div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="preprocessor">#define UART_WB_WBASE_MASK                       0xFFu</span></div>
<div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WB_WBASE_SHIFT                      0</span></div>
<div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_WB_WBASE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WB_WBASE_SHIFT))&amp;UART_WB_WBASE_MASK)</span></div>
<div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor"></span><span class="comment">/* S3 Bit Fields */</span></div>
<div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;<span class="preprocessor">#define UART_S3_TXFF_MASK                        0x1u</span></div>
<div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_TXFF_SHIFT                       0</span></div>
<div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PSF_MASK                         0x2u</span></div>
<div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PSF_SHIFT                        1</span></div>
<div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PCTEF_MASK                       0x4u</span></div>
<div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PCTEF_SHIFT                      2</span></div>
<div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PTXF_MASK                        0x8u</span></div>
<div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PTXF_SHIFT                       3</span></div>
<div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PRXF_MASK                        0x10u</span></div>
<div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PRXF_SHIFT                       4</span></div>
<div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_ISD_MASK                         0x20u</span></div>
<div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_ISD_SHIFT                        5</span></div>
<div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_WBEF_MASK                        0x40u</span></div>
<div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_WBEF_SHIFT                       6</span></div>
<div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PEF_MASK                         0x80u</span></div>
<div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S3_PEF_SHIFT                        7</span></div>
<div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="preprocessor"></span><span class="comment">/* S4 Bit Fields */</span></div>
<div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="preprocessor">#define UART_S4_FE_MASK                          0x1u</span></div>
<div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S4_FE_SHIFT                         0</span></div>
<div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S4_ILCV_MASK                        0x2u</span></div>
<div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S4_ILCV_SHIFT                       1</span></div>
<div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S4_CDET_MASK                        0xCu</span></div>
<div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S4_CDET_SHIFT                       2</span></div>
<div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S4_CDET(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S4_CDET_SHIFT))&amp;UART_S4_CDET_MASK)</span></div>
<div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S4_INITF_MASK                       0x10u</span></div>
<div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_S4_INITF_SHIFT                      4</span></div>
<div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor"></span><span class="comment">/* RPL Bit Fields */</span></div>
<div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor">#define UART_RPL_RPL_MASK                        0xFFu</span></div>
<div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RPL_RPL_SHIFT                       0</span></div>
<div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RPL_RPL(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RPL_RPL_SHIFT))&amp;UART_RPL_RPL_MASK)</span></div>
<div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor"></span><span class="comment">/* RPREL Bit Fields */</span></div>
<div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#define UART_RPREL_RPREL_MASK                    0xFFu</span></div>
<div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RPREL_RPREL_SHIFT                   0</span></div>
<div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RPREL_RPREL(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RPREL_RPREL_SHIFT))&amp;UART_RPREL_RPREL_MASK)</span></div>
<div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="preprocessor"></span><span class="comment">/* CPW Bit Fields */</span></div>
<div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor">#define UART_CPW_CPW_MASK                        0xFFu</span></div>
<div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CPW_CPW_SHIFT                       0</span></div>
<div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_CPW_CPW(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_CPW_CPW_SHIFT))&amp;UART_CPW_CPW_MASK)</span></div>
<div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor"></span><span class="comment">/* RIDT Bit Fields */</span></div>
<div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define UART_RIDT_RIDT_MASK                      0xFFu</span></div>
<div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RIDT_RIDT_SHIFT                     0</span></div>
<div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_RIDT_RIDT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RIDT_RIDT_SHIFT))&amp;UART_RIDT_RIDT_MASK)</span></div>
<div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIDT Bit Fields */</span></div>
<div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="preprocessor">#define UART_TIDT_TIDT_MASK                      0xFFu</span></div>
<div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TIDT_TIDT_SHIFT                     0</span></div>
<div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART_TIDT_TIDT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TIDT_TIDT_SHIFT))&amp;UART_TIDT_TIDT_MASK)</span></div>
<div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group UART_Register_Masks */</span></div>
<div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;</div>
<div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;</div>
<div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="comment">/** Peripheral UART0 base address */</span></div>
<div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="a02415.html#ga7a07348b4332ff6b88abf6092347deba"> 8661</a></span>&#160;<span class="preprocessor">#define UART0_BASE                               (0x4006A000u)</span></div>
<div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART0 base pointer */</span></div>
<div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="a02415.html#ga0508661f121639ffdee7de2353a0def2"> 8663</a></span>&#160;<span class="preprocessor">#define UART0                                    ((UART_Type *)UART0_BASE)</span></div>
<div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART1 base address */</span></div>
<div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="a02415.html#ga383bf0c4670c3a7fa72df80f66331a46"> 8665</a></span>&#160;<span class="preprocessor">#define UART1_BASE                               (0x4006B000u)</span></div>
<div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART1 base pointer */</span></div>
<div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="a02415.html#ga8d69bf04d07af4fbbab5a8bd291f65ff"> 8667</a></span>&#160;<span class="preprocessor">#define UART1                                    ((UART_Type *)UART1_BASE)</span></div>
<div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART2 base address */</span></div>
<div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="a02415.html#gac9998d643534960b684d45a60b998421"> 8669</a></span>&#160;<span class="preprocessor">#define UART2_BASE                               (0x4006C000u)</span></div>
<div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART2 base pointer */</span></div>
<div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="a02415.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde"> 8671</a></span>&#160;<span class="preprocessor">#define UART2                                    ((UART_Type *)UART2_BASE)</span></div>
<div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART3 base address */</span></div>
<div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="a02415.html#ga2eff3896840fdf741bd67d2d7fe99a34"> 8673</a></span>&#160;<span class="preprocessor">#define UART3_BASE                               (0x4006D000u)</span></div>
<div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART3 base pointer */</span></div>
<div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="a02415.html#ga961726a611b38bcaf61f3d598b0a59ec"> 8675</a></span>&#160;<span class="preprocessor">#define UART3                                    ((UART_Type *)UART3_BASE)</span></div>
<div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART4 base address */</span></div>
<div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="a02415.html#ga94d92270bf587ccdc3a37a5bb5d20467"> 8677</a></span>&#160;<span class="preprocessor">#define UART4_BASE                               (0x400EA000u)</span></div>
<div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART4 base pointer */</span></div>
<div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="a02415.html#ga7c035f6f443c999fc043b2b7fb598800"> 8679</a></span>&#160;<span class="preprocessor">#define UART4                                    ((UART_Type *)UART4_BASE)</span></div>
<div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART5 base address */</span></div>
<div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="a02415.html#gaa155689c0e206e6994951dc3cf31052a"> 8681</a></span>&#160;<span class="preprocessor">#define UART5_BASE                               (0x400EB000u)</span></div>
<div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral UART5 base pointer */</span></div>
<div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="a02415.html#ga9274e37cf5e8a174fc5dd627b98ec0fe"> 8683</a></span>&#160;<span class="preprocessor">#define UART5                                    ((UART_Type *)UART5_BASE)</span></div>
<div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of UART peripheral base pointers */</span></div>
<div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="a02415.html#ga96431c7046bbe06c387d7c8452f7f86d"> 8685</a></span>&#160;<span class="preprocessor">#define UART_BASES                               { UART0, UART1, UART2, UART3, UART4, UART5 }</span></div>
<div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group UART_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;</div>
<div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;</div>
<div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="comment">   -- USB Peripheral Access Layer</span></div>
<div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="comment"> * @addtogroup USB_Peripheral_Access_Layer USB Peripheral Access Layer</span></div>
<div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="comment">/** USB - Register Layout Typedef */</span></div>
<div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="a00230.html"> 8702</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08703"></a><span class="lineno"><a class="line" href="a00230.html#a2e5e3896393e567c46fbcfe1ea92bade"> 8703</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00230.html#a2e5e3896393e567c46fbcfe1ea92bade">PERID</a>;                              <span class="comment">/**&lt; Peripheral ID register, offset: 0x0 */</span></div>
<div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;       uint8_t RESERVED_0[3];</div>
<div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="a00230.html#afff047b66a448cfa17baf6acf33fd58a"> 8705</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00230.html#afff047b66a448cfa17baf6acf33fd58a">IDCOMP</a>;                             <span class="comment">/**&lt; Peripheral ID Complement register, offset: 0x4 */</span></div>
<div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;       uint8_t RESERVED_1[3];</div>
<div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="a00230.html#aebfcc05a57aa51e7cdeb38d058ccd5f1"> 8707</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00230.html#aebfcc05a57aa51e7cdeb38d058ccd5f1">REV</a>;                                <span class="comment">/**&lt; Peripheral Revision register, offset: 0x8 */</span></div>
<div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;       uint8_t RESERVED_2[3];</div>
<div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="a00230.html#a7271c06f949d448fa10196e2bb10bd93"> 8709</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00230.html#a7271c06f949d448fa10196e2bb10bd93">ADDINFO</a>;                            <span class="comment">/**&lt; Peripheral Additional Info register, offset: 0xC */</span></div>
<div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;       uint8_t RESERVED_3[3];</div>
<div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="a00230.html#a33ddb4989093727ebbeaabdcbb30a9be"> 8711</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a33ddb4989093727ebbeaabdcbb30a9be">OTGISTAT</a>;                           <span class="comment">/**&lt; OTG Interrupt Status register, offset: 0x10 */</span></div>
<div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;       uint8_t RESERVED_4[3];</div>
<div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="a00230.html#ac63531ec3a52f634997a5f27a938232e"> 8713</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#ac63531ec3a52f634997a5f27a938232e">OTGICR</a>;                             <span class="comment">/**&lt; OTG Interrupt Control Register, offset: 0x14 */</span></div>
<div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;       uint8_t RESERVED_5[3];</div>
<div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="a00230.html#adb73c0ed8ec05b05499d164fee6a6d9c"> 8715</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#adb73c0ed8ec05b05499d164fee6a6d9c">OTGSTAT</a>;                            <span class="comment">/**&lt; OTG Status register, offset: 0x18 */</span></div>
<div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;       uint8_t RESERVED_6[3];</div>
<div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="a00230.html#a29fdcad4635573158769b379244874c6"> 8717</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a29fdcad4635573158769b379244874c6">OTGCTL</a>;                             <span class="comment">/**&lt; OTG Control register, offset: 0x1C */</span></div>
<div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;       uint8_t RESERVED_7[99];</div>
<div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="a00230.html#aaea8dad14f2d470b66a880384aef09d8"> 8719</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#aaea8dad14f2d470b66a880384aef09d8">ISTAT</a>;                              <span class="comment">/**&lt; Interrupt Status register, offset: 0x80 */</span></div>
<div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;       uint8_t RESERVED_8[3];</div>
<div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="a00230.html#afbe12dd614f13edb2741464672b0d411"> 8721</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#afbe12dd614f13edb2741464672b0d411">INTEN</a>;                              <span class="comment">/**&lt; Interrupt Enable register, offset: 0x84 */</span></div>
<div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;       uint8_t RESERVED_9[3];</div>
<div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="a00230.html#af3e1c49392d797dfdc81155e0b37a80b"> 8723</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#af3e1c49392d797dfdc81155e0b37a80b">ERRSTAT</a>;                            <span class="comment">/**&lt; Error Interrupt Status register, offset: 0x88 */</span></div>
<div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;       uint8_t RESERVED_10[3];</div>
<div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="a00230.html#a29f6538d60be550166683242c93649a7"> 8725</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a29f6538d60be550166683242c93649a7">ERREN</a>;                              <span class="comment">/**&lt; Error Interrupt Enable register, offset: 0x8C */</span></div>
<div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;       uint8_t RESERVED_11[3];</div>
<div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="a00230.html#a54025377f3daec606230cd235bd81916"> 8727</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00230.html#a54025377f3daec606230cd235bd81916">STAT</a>;                               <span class="comment">/**&lt; Status register, offset: 0x90 */</span></div>
<div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;       uint8_t RESERVED_12[3];</div>
<div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="a00230.html#ad66155614624c6dbd95f696e1a9f0f35"> 8729</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#ad66155614624c6dbd95f696e1a9f0f35">CTL</a>;                                <span class="comment">/**&lt; Control register, offset: 0x94 */</span></div>
<div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;       uint8_t RESERVED_13[3];</div>
<div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="a00230.html#a8705f1ca0cd919f17cdd610a401de206"> 8731</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a8705f1ca0cd919f17cdd610a401de206">ADDR</a>;                               <span class="comment">/**&lt; Address register, offset: 0x98 */</span></div>
<div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;       uint8_t RESERVED_14[3];</div>
<div class="line"><a name="l08733"></a><span class="lineno"><a class="line" href="a00230.html#ae38659ba2c226f6bbe8618f9a2437ba3"> 8733</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#ae38659ba2c226f6bbe8618f9a2437ba3">BDTPAGE1</a>;                           <span class="comment">/**&lt; BDT Page Register 1, offset: 0x9C */</span></div>
<div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;       uint8_t RESERVED_15[3];</div>
<div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="a00230.html#af0454bfe2e97064f2b6bd616350ec802"> 8735</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#af0454bfe2e97064f2b6bd616350ec802">FRMNUML</a>;                            <span class="comment">/**&lt; Frame Number Register Low, offset: 0xA0 */</span></div>
<div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;       uint8_t RESERVED_16[3];</div>
<div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="a00230.html#a5d81326ef75b015cfa68f73b9c8434bf"> 8737</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a5d81326ef75b015cfa68f73b9c8434bf">FRMNUMH</a>;                            <span class="comment">/**&lt; Frame Number Register High, offset: 0xA4 */</span></div>
<div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;       uint8_t RESERVED_17[3];</div>
<div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="a00230.html#a58b9187d7f4a00613210eae025612065"> 8739</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a58b9187d7f4a00613210eae025612065">TOKEN</a>;                              <span class="comment">/**&lt; Token register, offset: 0xA8 */</span></div>
<div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;       uint8_t RESERVED_18[3];</div>
<div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="a00230.html#a5567027779ec927376c0d8a60d53fb24"> 8741</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a5567027779ec927376c0d8a60d53fb24">SOFTHLD</a>;                            <span class="comment">/**&lt; SOF Threshold Register, offset: 0xAC */</span></div>
<div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;       uint8_t RESERVED_19[3];</div>
<div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="a00230.html#af2c91cae21a7dc71675b828c242ff14a"> 8743</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#af2c91cae21a7dc71675b828c242ff14a">BDTPAGE2</a>;                           <span class="comment">/**&lt; BDT Page Register 2, offset: 0xB0 */</span></div>
<div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;       uint8_t RESERVED_20[3];</div>
<div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="a00230.html#a37e2eedfdddb0094778c619167cac252"> 8745</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a37e2eedfdddb0094778c619167cac252">BDTPAGE3</a>;                           <span class="comment">/**&lt; BDT Page Register 3, offset: 0xB4 */</span></div>
<div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;       uint8_t RESERVED_21[11];</div>
<div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div>
<div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="a00230.html#ae31e5076afa4cee3a94c6b57b374426a"> 8748</a></span>&#160;    <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#ae31e5076afa4cee3a94c6b57b374426a">ENDPT</a>;                              <span class="comment">/**&lt; Endpoint Control register, array offset: 0xC0, array step: 0x4 */</span></div>
<div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;         uint8_t RESERVED_0[3];</div>
<div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;  } ENDPOINT[16];</div>
<div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="a00230.html#a7d0fdec2bab11d450d49677fc0bf729c"> 8751</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a7d0fdec2bab11d450d49677fc0bf729c">USBCTRL</a>;                            <span class="comment">/**&lt; USB Control register, offset: 0x100 */</span></div>
<div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;       uint8_t RESERVED_22[3];</div>
<div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="a00230.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1"> 8753</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="a00230.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1">OBSERVE</a>;                            <span class="comment">/**&lt; USB OTG Observe register, offset: 0x104 */</span></div>
<div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;       uint8_t RESERVED_23[3];</div>
<div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="a00230.html#a093d9b4052a399ff21b6694034333f08"> 8755</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a093d9b4052a399ff21b6694034333f08">CONTROL</a>;                            <span class="comment">/**&lt; USB OTG Control register, offset: 0x108 */</span></div>
<div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;       uint8_t RESERVED_24[3];</div>
<div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="a00230.html#a0381c5afae0f997f54326c00e494d71c"> 8757</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a0381c5afae0f997f54326c00e494d71c">USBTRC0</a>;                            <span class="comment">/**&lt; USB Transceiver Control Register 0, offset: 0x10C */</span></div>
<div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;       uint8_t RESERVED_25[7];</div>
<div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="a00230.html#a32e51e60eb32b6754162c3e4a9a054e1"> 8759</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00230.html#a32e51e60eb32b6754162c3e4a9a054e1">USBFRMADJUST</a>;                       <span class="comment">/**&lt; Frame Adjust Register, offset: 0x114 */</span></div>
<div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;} <a class="code" href="a00230.html">USB_Type</a>;</div>
<div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;</div>
<div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="comment">   -- USB Register Masks</span></div>
<div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="comment"> * @addtogroup USB_Register_Masks USB Register Masks</span></div>
<div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;</div>
<div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div>
<div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div>
<div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div>
<div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div>
<div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="preprocessor"></span><span class="comment">/* IDCOMP Bit Fields */</span></div>
<div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div>
<div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div>
<div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div>
<div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="preprocessor"></span><span class="comment">/* REV Bit Fields */</span></div>
<div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div>
<div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div>
<div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div>
<div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADDINFO Bit Fields */</span></div>
<div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div>
<div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div>
<div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div>
<div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div>
<div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div>
<div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor"></span><span class="comment">/* OTGISTAT Bit Fields */</span></div>
<div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div>
<div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div>
<div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div>
<div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div>
<div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div>
<div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div>
<div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div>
<div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div>
<div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div>
<div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div>
<div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div>
<div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div>
<div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor"></span><span class="comment">/* OTGICR Bit Fields */</span></div>
<div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div>
<div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div>
<div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div>
<div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div>
<div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div>
<div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div>
<div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div>
<div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div>
<div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div>
<div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div>
<div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div>
<div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div>
<div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor"></span><span class="comment">/* OTGSTAT Bit Fields */</span></div>
<div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div>
<div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div>
<div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div>
<div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div>
<div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div>
<div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div>
<div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div>
<div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div>
<div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div>
<div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div>
<div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div>
<div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div>
<div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor"></span><span class="comment">/* OTGCTL Bit Fields */</span></div>
<div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div>
<div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div>
<div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div>
<div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div>
<div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div>
<div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div>
<div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div>
<div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div>
<div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor"></span><span class="comment">/* ISTAT Bit Fields */</span></div>
<div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div>
<div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div>
<div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div>
<div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div>
<div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div>
<div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div>
<div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div>
<div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div>
<div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div>
<div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div>
<div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div>
<div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div>
<div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div>
<div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div>
<div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div>
<div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div>
<div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="preprocessor"></span><span class="comment">/* INTEN Bit Fields */</span></div>
<div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div>
<div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div>
<div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div>
<div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div>
<div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div>
<div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div>
<div class="line"><a name="l08861"></a><span class="lineno"> 8861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div>
<div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div>
<div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div>
<div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div>
<div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div>
<div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div>
<div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div>
<div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div>
<div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div>
<div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div>
<div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="preprocessor"></span><span class="comment">/* ERRSTAT Bit Fields */</span></div>
<div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div>
<div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div>
<div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div>
<div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div>
<div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div>
<div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div>
<div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div>
<div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div>
<div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div>
<div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div>
<div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div>
<div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div>
<div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div>
<div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div>
<div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="preprocessor"></span><span class="comment">/* ERREN Bit Fields */</span></div>
<div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div>
<div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div>
<div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div>
<div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div>
<div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div>
<div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div>
<div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div>
<div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div>
<div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div>
<div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div>
<div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div>
<div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div>
<div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div>
<div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div>
<div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="preprocessor"></span><span class="comment">/* STAT Bit Fields */</span></div>
<div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div>
<div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div>
<div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div>
<div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div>
<div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div>
<div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div>
<div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div>
<div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;<span class="preprocessor"></span><span class="comment">/* CTL Bit Fields */</span></div>
<div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div>
<div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div>
<div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div>
<div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div>
<div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div>
<div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div>
<div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div>
<div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div>
<div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div>
<div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div>
<div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div>
<div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div>
<div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div>
<div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div>
<div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div>
<div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div>
<div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADDR Bit Fields */</span></div>
<div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div>
<div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div>
<div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div>
<div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div>
<div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div>
<div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="preprocessor"></span><span class="comment">/* BDTPAGE1 Bit Fields */</span></div>
<div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div>
<div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div>
<div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div>
<div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;<span class="preprocessor"></span><span class="comment">/* FRMNUML Bit Fields */</span></div>
<div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div>
<div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div>
<div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div>
<div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor"></span><span class="comment">/* FRMNUMH Bit Fields */</span></div>
<div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div>
<div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div>
<div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div>
<div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;<span class="preprocessor"></span><span class="comment">/* TOKEN Bit Fields */</span></div>
<div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div>
<div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div>
<div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div>
<div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div>
<div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div>
<div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div>
<div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor"></span><span class="comment">/* SOFTHLD Bit Fields */</span></div>
<div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div>
<div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div>
<div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div>
<div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="preprocessor"></span><span class="comment">/* BDTPAGE2 Bit Fields */</span></div>
<div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div>
<div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div>
<div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div>
<div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="preprocessor"></span><span class="comment">/* BDTPAGE3 Bit Fields */</span></div>
<div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div>
<div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div>
<div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div>
<div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="preprocessor"></span><span class="comment">/* ENDPT Bit Fields */</span></div>
<div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div>
<div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div>
<div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div>
<div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div>
<div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div>
<div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div>
<div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div>
<div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div>
<div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div>
<div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div>
<div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div>
<div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div>
<div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div>
<div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div>
<div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="preprocessor"></span><span class="comment">/* USBCTRL Bit Fields */</span></div>
<div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div>
<div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div>
<div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div>
<div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div>
<div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="preprocessor"></span><span class="comment">/* OBSERVE Bit Fields */</span></div>
<div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div>
<div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div>
<div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div>
<div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div>
<div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div>
<div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div>
<div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="preprocessor"></span><span class="comment">/* CONTROL Bit Fields */</span></div>
<div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div>
<div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div>
<div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="preprocessor"></span><span class="comment">/* USBTRC0 Bit Fields */</span></div>
<div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div>
<div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div>
<div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div>
<div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div>
<div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div>
<div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div>
<div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div>
<div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div>
<div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;<span class="preprocessor"></span><span class="comment">/* USBFRMADJUST Bit Fields */</span></div>
<div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                0xFFu</span></div>
<div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0</span></div>
<div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)</span></div>
<div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group USB_Register_Masks */</span></div>
<div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;</div>
<div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;</div>
<div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="comment">/** Peripheral USB0 base address */</span></div>
<div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="a02417.html#gaa47acf4992407a85e79d911ca1055d17"> 9014</a></span>&#160;<span class="preprocessor">#define USB0_BASE                                (0x40072000u)</span></div>
<div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral USB0 base pointer */</span></div>
<div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="a02417.html#gaea56c015ce8ad0cc88464060fde6d87c"> 9016</a></span>&#160;<span class="preprocessor">#define USB0                                     ((USB_Type *)USB0_BASE)</span></div>
<div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of USB peripheral base pointers */</span></div>
<div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="a02417.html#ga6deffe292fb1e6e508badb0ab4cd4e5f"> 9018</a></span>&#160;<span class="preprocessor">#define USB_BASES                                { USB0 }</span></div>
<div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group USB_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;</div>
<div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;</div>
<div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="comment">   -- USBDCD Peripheral Access Layer</span></div>
<div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="comment"> * @addtogroup USBDCD_Peripheral_Access_Layer USBDCD Peripheral Access Layer</span></div>
<div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="comment">/** USBDCD - Register Layout Typedef */</span></div>
<div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="a00231.html"> 9035</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="a00231.html#a3a2cb0f60abc115c51cf3124ef86e5a0"> 9036</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00231.html#a3a2cb0f60abc115c51cf3124ef86e5a0">CONTROL</a>;                           <span class="comment">/**&lt; Control register, offset: 0x0 */</span></div>
<div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="a00231.html#a8b412fbc6cfe129f3b73aededa8c2619"> 9037</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00231.html#a8b412fbc6cfe129f3b73aededa8c2619">CLOCK</a>;                             <span class="comment">/**&lt; Clock register, offset: 0x4 */</span></div>
<div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="a00231.html#a47a8d16e5cafbe66cf4fc40e26f286f1"> 9038</a></span>&#160;  <a class="code" href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00231.html#a47a8d16e5cafbe66cf4fc40e26f286f1">STATUS</a>;                            <span class="comment">/**&lt; Status register, offset: 0x8 */</span></div>
<div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="a00231.html#a6e328c4cd993e55a0d0f2ed2c0405c72"> 9040</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00231.html#a6e328c4cd993e55a0d0f2ed2c0405c72">TIMER0</a>;                            <span class="comment">/**&lt; TIMER0 register, offset: 0x10 */</span></div>
<div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="a00231.html#a6e397d8b8cca49e7b0742538144e4d15"> 9041</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00231.html#a6e397d8b8cca49e7b0742538144e4d15">TIMER1</a>;                            <span class="comment">/**&lt; TIMER1 register, offset: 0x14 */</span></div>
<div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="a00231.html#a716832b9d132041614c768ee7a90fde7"> 9042</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00231.html#a716832b9d132041614c768ee7a90fde7">TIMER2</a>;                            <span class="comment">/**&lt; TIMER2 register, offset: 0x18 */</span></div>
<div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;} <a class="code" href="a00231.html">USBDCD_Type</a>;</div>
<div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;</div>
<div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="comment">   -- USBDCD Register Masks</span></div>
<div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="comment"> * @addtogroup USBDCD_Register_Masks USBDCD Register Masks</span></div>
<div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;</div>
<div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div>
<div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_MASK                 0x1u</span></div>
<div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CONTROL_IACK_SHIFT                0</span></div>
<div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CONTROL_IF_MASK                   0x100u</span></div>
<div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CONTROL_IF_SHIFT                  8</span></div>
<div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CONTROL_IE_MASK                   0x10000u</span></div>
<div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CONTROL_IE_SHIFT                  16</span></div>
<div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CONTROL_START_MASK                0x1000000u</span></div>
<div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CONTROL_START_SHIFT               24</span></div>
<div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CONTROL_SR_MASK                   0x2000000u</span></div>
<div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CONTROL_SR_SHIFT                  25</span></div>
<div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLOCK Bit Fields */</span></div>
<div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_MASK             0x1u</span></div>
<div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT            0</span></div>
<div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_MASK            0xFFCu</span></div>
<div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT           2</span></div>
<div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&amp;USBDCD_CLOCK_CLOCK_SPEED_MASK)</span></div>
<div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor"></span><span class="comment">/* STATUS Bit Fields */</span></div>
<div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_MASK               0x30000u</span></div>
<div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_SHIFT              16</span></div>
<div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_RES(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_RES_SHIFT))&amp;USBDCD_STATUS_SEQ_RES_MASK)</span></div>
<div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_MASK              0xC0000u</span></div>
<div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_SHIFT             18</span></div>
<div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_STAT_SHIFT))&amp;USBDCD_STATUS_SEQ_STAT_MASK)</span></div>
<div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_ERR_MASK                   0x100000u</span></div>
<div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_ERR_SHIFT                  20</span></div>
<div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_TO_MASK                    0x200000u</span></div>
<div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_TO_SHIFT                   21</span></div>
<div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_ACTIVE_MASK                0x400000u</span></div>
<div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_STATUS_ACTIVE_SHIFT               22</span></div>
<div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER0 Bit Fields */</span></div>
<div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_MASK              0xFFFu</span></div>
<div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_SHIFT             0</span></div>
<div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER0_TUNITCON(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TUNITCON_SHIFT))&amp;USBDCD_TIMER0_TUNITCON_MASK)</span></div>
<div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_MASK             0x3FF0000u</span></div>
<div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_SHIFT            16</span></div>
<div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TSEQ_INIT_SHIFT))&amp;USBDCD_TIMER0_TSEQ_INIT_MASK)</span></div>
<div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER1 Bit Fields */</span></div>
<div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_MASK            0x3FFu</span></div>
<div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT           0</span></div>
<div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&amp;USBDCD_TIMER1_TVDPSRC_ON_MASK)</span></div>
<div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_MASK             0x3FF0000u</span></div>
<div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_SHIFT            16</span></div>
<div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TDCD_DBNC_SHIFT))&amp;USBDCD_TIMER1_TDCD_DBNC_MASK)</span></div>
<div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER2 Bit Fields */</span></div>
<div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_MASK              0xFu</span></div>
<div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_SHIFT             0</span></div>
<div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_CHECK_DM_SHIFT))&amp;USBDCD_TIMER2_CHECK_DM_MASK)</span></div>
<div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_MASK           0x3FF0000u</span></div>
<div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_SHIFT          16</span></div>
<div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_TVDPSRC_CON_SHIFT))&amp;USBDCD_TIMER2_TVDPSRC_CON_MASK)</span></div>
<div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group USBDCD_Register_Masks */</span></div>
<div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;</div>
<div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;</div>
<div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;<span class="comment">/* USBDCD - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="comment">/** Peripheral USBDCD base address */</span></div>
<div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="a02419.html#ga56567d124166bfc332eefcbeb3c8bfb7"> 9113</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE                              (0x40035000u)</span></div>
<div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral USBDCD base pointer */</span></div>
<div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="a02419.html#gacd05c07582eca3f464f8c7436ed56ec1"> 9115</a></span>&#160;<span class="preprocessor">#define USBDCD                                   ((USBDCD_Type *)USBDCD_BASE)</span></div>
<div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of USBDCD peripheral base pointers */</span></div>
<div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="a02419.html#ga54f25649ff6c49bb9124f87600875e1b"> 9117</a></span>&#160;<span class="preprocessor">#define USBDCD_BASES                             { USBDCD }</span></div>
<div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group USBDCD_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;</div>
<div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;</div>
<div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="comment">   -- VREF Peripheral Access Layer</span></div>
<div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="comment"> * @addtogroup VREF_Peripheral_Access_Layer VREF Peripheral Access Layer</span></div>
<div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="comment">/** VREF - Register Layout Typedef */</span></div>
<div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="a00232.html"> 9134</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="a00232.html#a374f2e0a8c240329890c6847d8560737"> 9135</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00232.html#a374f2e0a8c240329890c6847d8560737">TRM</a>;                                <span class="comment">/**&lt; VREF Trim Register, offset: 0x0 */</span></div>
<div class="line"><a name="l09136"></a><span class="lineno"><a class="line" href="a00232.html#a93380066788c4a4c715990e2d34ec5b1"> 9136</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="a00232.html#a93380066788c4a4c715990e2d34ec5b1">SC</a>;                                 <span class="comment">/**&lt; VREF Status and Control Register, offset: 0x1 */</span></div>
<div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;} <a class="code" href="a00232.html">VREF_Type</a>;</div>
<div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;</div>
<div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;<span class="comment">   -- VREF Register Masks</span></div>
<div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="comment"> * @addtogroup VREF_Register_Masks VREF Register Masks</span></div>
<div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;</div>
<div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="comment">/* TRM Bit Fields */</span></div>
<div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_MASK                       0x3Fu</span></div>
<div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      0</span></div>
<div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_TRM_TRIM_SHIFT))&amp;VREF_TRM_TRIM_MASK)</span></div>
<div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_TRM_CHOPEN_MASK                     0x40u</span></div>
<div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_TRM_CHOPEN_SHIFT                    6</span></div>
<div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;<span class="preprocessor"></span><span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     0x3u</span></div>
<div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    0</span></div>
<div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_MODE_LV_SHIFT))&amp;VREF_SC_MODE_LV_MASK)</span></div>
<div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_VREFST_MASK                      0x4u</span></div>
<div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     2</span></div>
<div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_ICOMPEN_MASK                     0x20u</span></div>
<div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_ICOMPEN_SHIFT                    5</span></div>
<div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_REGEN_MASK                       0x40u</span></div>
<div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      6</span></div>
<div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_VREFEN_MASK                      0x80u</span></div>
<div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     7</span></div>
<div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group VREF_Register_Masks */</span></div>
<div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;</div>
<div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;</div>
<div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="comment">/* VREF - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="comment">/** Peripheral VREF base address */</span></div>
<div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="a02421.html#ga4a13ce72546505561e4a780677ec0375"> 9174</a></span>&#160;<span class="preprocessor">#define VREF_BASE                                (0x40074000u)</span></div>
<div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral VREF base pointer */</span></div>
<div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="a02421.html#ga2c9e85d22a9ba37ea589b1747af46307"> 9176</a></span>&#160;<span class="preprocessor">#define VREF                                     ((VREF_Type *)VREF_BASE)</span></div>
<div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of VREF peripheral base pointers */</span></div>
<div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="a02421.html#ga109feebdc93c0bc8fff4183fde420e72"> 9178</a></span>&#160;<span class="preprocessor">#define VREF_BASES                               { VREF }</span></div>
<div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group VREF_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;</div>
<div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;</div>
<div class="line"><a name="l09185"></a><span class="lineno"> 9185</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;<span class="comment">   -- WDOG Peripheral Access Layer</span></div>
<div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="comment"> * @addtogroup WDOG_Peripheral_Access_Layer WDOG Peripheral Access Layer</span></div>
<div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="comment">/** WDOG - Register Layout Typedef */</span></div>
<div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="a00233.html"> 9195</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="a00233.html#a11f8029e735f8e5a5747eae9c4ab666c"> 9196</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#a11f8029e735f8e5a5747eae9c4ab666c">STCTRLH</a>;                           <span class="comment">/**&lt; Watchdog Status and Control Register High, offset: 0x0 */</span></div>
<div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="a00233.html#a2c4f1d84d552c73603e6ecd7baae96c6"> 9197</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#a2c4f1d84d552c73603e6ecd7baae96c6">STCTRLL</a>;                           <span class="comment">/**&lt; Watchdog Status and Control Register Low, offset: 0x2 */</span></div>
<div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="a00233.html#ad21f1f265d08c252fb57e35399af5e4d"> 9198</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#ad21f1f265d08c252fb57e35399af5e4d">TOVALH</a>;                            <span class="comment">/**&lt; Watchdog Time-out Value Register High, offset: 0x4 */</span></div>
<div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="a00233.html#a3f94863d1793cd3c49bf604407d57a1f"> 9199</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#a3f94863d1793cd3c49bf604407d57a1f">TOVALL</a>;                            <span class="comment">/**&lt; Watchdog Time-out Value Register Low, offset: 0x6 */</span></div>
<div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="a00233.html#a4608cedb5b58dd05e3b21bca39c0bd21"> 9200</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#a4608cedb5b58dd05e3b21bca39c0bd21">WINH</a>;                              <span class="comment">/**&lt; Watchdog Window Register High, offset: 0x8 */</span></div>
<div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="a00233.html#a90d84b2d35ad1badbf17fbcb333583ad"> 9201</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#a90d84b2d35ad1badbf17fbcb333583ad">WINL</a>;                              <span class="comment">/**&lt; Watchdog Window Register Low, offset: 0xA */</span></div>
<div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="a00233.html#a9ddd941eefce6239d2e0341bc7fb7ca9"> 9202</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#a9ddd941eefce6239d2e0341bc7fb7ca9">REFRESH</a>;                           <span class="comment">/**&lt; Watchdog Refresh register, offset: 0xC */</span></div>
<div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="a00233.html#ac74551f3b44a50f8c6cd440d68a943f5"> 9203</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#ac74551f3b44a50f8c6cd440d68a943f5">UNLOCK</a>;                            <span class="comment">/**&lt; Watchdog Unlock register, offset: 0xE */</span></div>
<div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="a00233.html#aeccf8f74411e12e6f188789a39dee264"> 9204</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#aeccf8f74411e12e6f188789a39dee264">TMROUTH</a>;                           <span class="comment">/**&lt; Watchdog Timer Output Register High, offset: 0x10 */</span></div>
<div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="a00233.html#ad2297941f143a2e12377e57a3281e0f8"> 9205</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#ad2297941f143a2e12377e57a3281e0f8">TMROUTL</a>;                           <span class="comment">/**&lt; Watchdog Timer Output Register Low, offset: 0x12 */</span></div>
<div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="a00233.html#a93f2183d7dd58677141d9d93cd7d09c3"> 9206</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#a93f2183d7dd58677141d9d93cd7d09c3">RSTCNT</a>;                            <span class="comment">/**&lt; Watchdog Reset Count register, offset: 0x14 */</span></div>
<div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="a00233.html#ac89857a2cb18752c0ea2b7eeefb64c0c"> 9207</a></span>&#160;  <a class="code" href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="a00233.html#ac89857a2cb18752c0ea2b7eeefb64c0c">PRESC</a>;                             <span class="comment">/**&lt; Watchdog Prescaler register, offset: 0x16 */</span></div>
<div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;} <a class="code" href="a00233.html">WDOG_Type</a>;</div>
<div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;</div>
<div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div>
<div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="comment"> * @addtogroup WDOG_Register_Masks WDOG Register Masks</span></div>
<div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;</div>
<div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="comment">/* STCTRLH Bit Fields */</span></div>
<div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_MASK                 0x1u</span></div>
<div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_SHIFT                0</span></div>
<div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_MASK                 0x2u</span></div>
<div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_SHIFT                1</span></div>
<div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_MASK               0x4u</span></div>
<div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_SHIFT              2</span></div>
<div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_WINEN_MASK                  0x8u</span></div>
<div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_WINEN_SHIFT                 3</span></div>
<div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_MASK            0x10u</span></div>
<div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT           4</span></div>
<div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_DBGEN_MASK                  0x20u</span></div>
<div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_DBGEN_SHIFT                 5</span></div>
<div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_STOPEN_MASK                 0x40u</span></div>
<div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_STOPEN_SHIFT                6</span></div>
<div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_WAITEN_MASK                 0x80u</span></div>
<div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_WAITEN_SHIFT                7</span></div>
<div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_MASK               0x400u</span></div>
<div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_SHIFT              10</span></div>
<div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_MASK                0x800u</span></div>
<div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_SHIFT               11</span></div>
<div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_MASK                0x3000u</span></div>
<div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_SHIFT               12</span></div>
<div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_BYTESEL(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_BYTESEL_SHIFT))&amp;WDOG_STCTRLH_BYTESEL_MASK)</span></div>
<div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_MASK            0x4000u</span></div>
<div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_SHIFT           14</span></div>
<div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="preprocessor"></span><span class="comment">/* STCTRLL Bit Fields */</span></div>
<div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_MASK                 0x8000u</span></div>
<div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_STCTRLL_INTFLG_SHIFT                15</span></div>
<div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="preprocessor"></span><span class="comment">/* TOVALH Bit Fields */</span></div>
<div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_MASK               0xFFFFu</span></div>
<div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_SHIFT              0</span></div>
<div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALH_TOVALHIGH_SHIFT))&amp;WDOG_TOVALH_TOVALHIGH_MASK)</span></div>
<div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="preprocessor"></span><span class="comment">/* TOVALL Bit Fields */</span></div>
<div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_MASK                0xFFFFu</span></div>
<div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_SHIFT               0</span></div>
<div class="line"><a name="l09255"></a><span class="lineno"> 9255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_TOVALL_TOVALLOW(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALL_TOVALLOW_SHIFT))&amp;WDOG_TOVALL_TOVALLOW_MASK)</span></div>
<div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;<span class="preprocessor"></span><span class="comment">/* WINH Bit Fields */</span></div>
<div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_WINH_WINHIGH_SHIFT                  0</span></div>
<div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_WINH_WINHIGH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINH_WINHIGH_SHIFT))&amp;WDOG_WINH_WINHIGH_MASK)</span></div>
<div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="preprocessor"></span><span class="comment">/* WINL Bit Fields */</span></div>
<div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_WINL_WINLOW_SHIFT                   0</span></div>
<div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_WINL_WINLOW(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINL_WINLOW_SHIFT))&amp;WDOG_WINL_WINLOW_MASK)</span></div>
<div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;<span class="preprocessor"></span><span class="comment">/* REFRESH Bit Fields */</span></div>
<div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_MASK            0xFFFFu</span></div>
<div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_SHIFT           0</span></div>
<div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_REFRESH_WDOGREFRESH_SHIFT))&amp;WDOG_REFRESH_WDOGREFRESH_MASK)</span></div>
<div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;<span class="preprocessor"></span><span class="comment">/* UNLOCK Bit Fields */</span></div>
<div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_MASK              0xFFFFu</span></div>
<div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT             0</span></div>
<div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&amp;WDOG_UNLOCK_WDOGUNLOCK_MASK)</span></div>
<div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;<span class="preprocessor"></span><span class="comment">/* TMROUTH Bit Fields */</span></div>
<div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_MASK           0xFFFFu</span></div>
<div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT          0</span></div>
<div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&amp;WDOG_TMROUTH_TIMEROUTHIGH_MASK)</span></div>
<div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="preprocessor"></span><span class="comment">/* TMROUTL Bit Fields */</span></div>
<div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_MASK            0xFFFFu</span></div>
<div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT           0</span></div>
<div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&amp;WDOG_TMROUTL_TIMEROUTLOW_MASK)</span></div>
<div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;<span class="preprocessor"></span><span class="comment">/* RSTCNT Bit Fields */</span></div>
<div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_SHIFT                 0</span></div>
<div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_RSTCNT_RSTCNT(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_RSTCNT_RSTCNT_SHIFT))&amp;WDOG_RSTCNT_RSTCNT_MASK)</span></div>
<div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;<span class="preprocessor"></span><span class="comment">/* PRESC Bit Fields */</span></div>
<div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_MASK                 0x700u</span></div>
<div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_PRESC_PRESCVAL_SHIFT                8</span></div>
<div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDOG_PRESC_PRESCVAL(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_PRESC_PRESCVAL_SHIFT))&amp;WDOG_PRESC_PRESCVAL_MASK)</span></div>
<div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group WDOG_Register_Masks */</span></div>
<div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;</div>
<div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;</div>
<div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span><span class="comment"></span></div>
<div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;<span class="comment">/** Peripheral WDOG base address */</span></div>
<div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="a02423.html#ga0c092d77d4599871d1ebda1a3a28e887"> 9296</a></span>&#160;<span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div>
<div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;<span class="preprocessor"></span><span class="comment">/** Peripheral WDOG base pointer */</span></div>
<div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="a02423.html#gab938901a5fa5443253fc293ebd0399e3"> 9298</a></span>&#160;<span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div>
<div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="preprocessor"></span><span class="comment">/** Array initializer of WDOG peripheral base pointers */</span></div>
<div class="line"><a name="l09300"></a><span class="lineno"><a class="line" href="a02423.html#ga8f0c76cde99d45e92a42fad4398beda7"> 9300</a></span>&#160;<span class="preprocessor">#define WDOG_BASES                               { WDOG }</span></div>
<div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;</div>
<div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;</div>
<div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="comment">** End of section using anonymous unions</span></div>
<div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;</div>
<div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #pragma pop</span></div>
<div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(__CWCC__)</span></div>
<div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #pragma pop</span></div>
<div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* leave anonymous unions enabled */</span></div>
<div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div>
<div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #pragma language=default</span></div>
<div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #error Not supported compiler type</span></div>
<div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group Peripheral_access_layer */</span></div>
<div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;</div>
<div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;</div>
<div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;<span class="comment">   -- Backward Compatibility</span></div>
<div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;<span class="comment"> * @addtogroup Backward_Compatibility_Symbols Backward Compatibility</span></div>
<div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;</div>
<div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN_MASK                  This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_WML_WRBRSTLEN_SHIFT                 This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_WML_WRBRSTLEN(x)                    This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IMASK2_BUFHM_MASK                    This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IMASK2_BUFHM_SHIFT                   This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IMASK2_BUFHM(x)                      This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG2_BUFHI_MASK                    This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG2_BUFHI_SHIFT                   This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_IFLAG2_BUFHI(x)                      This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATL_DATA_MASK                       DAC_DATL_DATA0_MASK</span></div>
<div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATL_DATA_SHIFT                      DAC_DATL_DATA0_SHIFT</span></div>
<div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATL_DATA(x)                         DAC_DATL_DATA0(x)</span></div>
<div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATH_DATA_MASK                       DAC_DATH_DATA1_MASK</span></div>
<div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATH_DATA_SHIFT                      DAC_DATH_DATA1_SHIFT</span></div>
<div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_DATH_DATA(x)                         DAC_DATH_DATA1(x)</span></div>
<div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_LOLS0_MASK                         MCG_S_LOLS_MASK</span></div>
<div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCG_S_LOLS0_SHIFT                        MCG_S_LOLS_SHIFT</span></div>
<div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_RNGA_MASK                      This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIM_SCGC6_RNGA_SHIFT                     This_symbol_has_been_deprecated</span></div>
<div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="comment"> * @}</span></div>
<div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="comment"> */</span> <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div>
<div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;</div>
<div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;</div>
<div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MK60D10_H_) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="comment">/* MK60D10.h, eof. */</span></div>
<div class="ttc" id="a00156_html_a546abcdcfe7309b51a89ae73612a02a0"><div class="ttname"><a href="a00156.html#a546abcdcfe7309b51a89ae73612a02a0">RCM_Type::MR</a></div><div class="ttdeci">__I uint8_t MR</div><div class="ttdoc">Mode Register, offset: 0x7. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06457">MK60D10.h:6457</a></div></div>
<div class="ttc" id="a00120_html_a29f97512ded526be9f3672d7db6793ac"><div class="ttname"><a href="a00120.html#a29f97512ded526be9f3672d7db6793ac">I2S_Type::RCR4</a></div><div class="ttdeci">__IO uint32_t RCR4</div><div class="ttdoc">SAI Receive Configuration 4 Register, offset: 0x90. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04867">MK60D10.h:4867</a></div></div>
<div class="ttc" id="a00098_html_abaffcb82be7f60e866d66565340dc515"><div class="ttname"><a href="a00098.html#abaffcb82be7f60e866d66565340dc515">DMA_Type::ES</a></div><div class="ttdeci">__I uint32_t ES</div><div class="ttdoc">Error Status Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02449">MK60D10.h:2449</a></div></div>
<div class="ttc" id="a00148_html_a7243b34a966694845cbbd4f5c614e986"><div class="ttname"><a href="a00148.html#a7243b34a966694845cbbd4f5c614e986">PDB_Type::INTC</a></div><div class="ttdeci">__IO uint32_t INTC</div><div class="ttdoc">DAC Interval Trigger n Control Register, array offset: 0x150, array step: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06057">MK60D10.h:6057</a></div></div>
<div class="ttc" id="a00080_html_a7f5247786c36d727864defd36b8e1056"><div class="ttname"><a href="a00080.html#a7f5247786c36d727864defd36b8e1056">CAN_Type::CTRL2</a></div><div class="ttdeci">__IO uint32_t CTRL2</div><div class="ttdoc">Control 2 register, offset: 0x34. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01502">MK60D10.h:1502</a></div></div>
<div class="ttc" id="a00196_html_a7d4dbb62f5f502e4e6190f7574d6e372"><div class="ttname"><a href="a00196.html#a7d4dbb62f5f502e4e6190f7574d6e372">UART_Type::ED</a></div><div class="ttdeci">__I uint8_t ED</div><div class="ttdoc">UART Extended Data Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08234">MK60D10.h:8234</a></div></div>
<div class="ttc" id="a00103_html_a4bad09e53632a3802b8f81b0972fafdf"><div class="ttname"><a href="a00103.html#a4bad09e53632a3802b8f81b0972fafdf">ENET_Type::RMON_R_P65TO127</a></div><div class="ttdeci">__IO uint32_t RMON_R_P65TO127</div><div class="ttdoc">RMON Rx 65 to 127 byte packets (RMON_R_P65TO127), offset: 0x2AC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03200">MK60D10.h:3200</a></div></div>
<div class="ttc" id="a00081_html_afe2517a5ce47c934e22ff5f0e2fbf6a8"><div class="ttname"><a href="a00081.html#afe2517a5ce47c934e22ff5f0e2fbf6a8">CAU_Type::AESC_CAA</a></div><div class="ttdeci">__O uint32_t AESC_CAA</div><div class="ttdoc">Accumulator register - AES Column Operation command, offset: 0xB04. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01840">MK60D10.h:1840</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a></div><div class="ttdoc">CAN0 wake up interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00130">MK60D10.h:130</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdoc">DMA Channel 10 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00106">MK60D10.h:106</a></div></div>
<div class="ttc" id="a00230_html_a093d9b4052a399ff21b6694034333f08"><div class="ttname"><a href="a00230.html#a093d9b4052a399ff21b6694034333f08">USB_Type::CONTROL</a></div><div class="ttdeci">__IO uint8_t CONTROL</div><div class="ttdoc">USB OTG Control register, offset: 0x108. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08755">MK60D10.h:8755</a></div></div>
<div class="ttc" id="a00163_html_a40849dd4f2a671fe31d55046aff91cd6"><div class="ttname"><a href="a00163.html#a40849dd4f2a671fe31d55046aff91cd6">RNG_Type::ER</a></div><div class="ttdeci">__O uint32_t ER</div><div class="ttdoc">RNGA Entropy Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06652">MK60D10.h:6652</a></div></div>
<div class="ttc" id="a00115_html_aa03eba1524fbb63a8756918660b9a40c"><div class="ttname"><a href="a00115.html#aa03eba1524fbb63a8756918660b9a40c">FTFL_Type::FCCOB7</a></div><div class="ttdeci">__IO uint8_t FCCOB7</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03954">MK60D10.h:3954</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdoc">DMA Channel 8 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00104">MK60D10.h:104</a></div></div>
<div class="ttc" id="a00142_html_afb5e12b7f518197a87e81432749ba73d"><div class="ttname"><a href="a00142.html#afb5e12b7f518197a87e81432749ba73d">NV_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdoc">Non-volatile Flash Security Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05871">MK60D10.h:5871</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00072">ADuCRF101.h:72</a></div></div>
<div class="ttc" id="a00049_html_a440cce9a58e10f21220241a51442b71c"><div class="ttname"><a href="a00049.html#a440cce9a58e10f21220241a51442b71c">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdoc">ADC Configuration Register 1, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00268">MK60D10.h:268</a></div></div>
<div class="ttc" id="a00135_html_a2a7672cdea44c417e9eaddd438fb3609"><div class="ttname"><a href="a00135.html#a2a7672cdea44c417e9eaddd438fb3609">MCG_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdoc">MCG Control 2 Register, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05420">MK60D10.h:5420</a></div></div>
<div class="ttc" id="a00071_html_a09845073faa73e743dcb3a4f47a51b19"><div class="ttname"><a href="a00071.html#a09845073faa73e743dcb3a4f47a51b19">AIPS_Type::PACRB</a></div><div class="ttdeci">__IO uint32_t PACRB</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x24. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00491">MK60D10.h:491</a></div></div>
<div class="ttc" id="a00196_html_a82d811085ff9f014e2412f0306ca99cc"><div class="ttname"><a href="a00196.html#a82d811085ff9f014e2412f0306ca99cc">UART_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdoc">UART Baud Rate Registers: Low, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08223">MK60D10.h:8223</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdoc">CMP0 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00155">MK60D10.h:155</a></div></div>
<div class="ttc" id="a00103_html_ad2a1600d156232df571e5ae8654f71c4"><div class="ttname"><a href="a00103.html#ad2a1600d156232df571e5ae8654f71c4">ENET_Type::FTRL</a></div><div class="ttdeci">__IO uint32_t FTRL</div><div class="ttdoc">Frame Truncation Length, offset: 0x1B0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03154">MK60D10.h:3154</a></div></div>
<div class="ttc" id="a00196_html_ac7ed31b06af2531bb8fb02bf6c052040"><div class="ttname"><a href="a00196.html#ac7ed31b06af2531bb8fb02bf6c052040">UART_Type::WP7816_T_TYPE0</a></div><div class="ttdeci">__IO uint8_t WP7816_T_TYPE0</div><div class="ttdoc">UART 7816 Wait Parameter Register, offset: 0x1B. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08250">MK60D10.h:8250</a></div></div>
<div class="ttc" id="a00119_html_a162318256d0b1b10410f02ffee1faeb3"><div class="ttname"><a href="a00119.html#a162318256d0b1b10410f02ffee1faeb3">I2C_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdoc">I2C Status register, offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04696">MK60D10.h:4696</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083aca5acd5fae48bb1751cb6dfefa1a1fcc"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aca5acd5fae48bb1751cb6dfefa1a1fcc">Reserved108_IRQn</a></div><div class="ttdoc">Reserved interrupt 108. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00188">MK60D10.h:188</a></div></div>
<div class="ttc" id="a00116_html_ae705852108790f7c8c005b3b9d944b41"><div class="ttname"><a href="a00116.html#ae705852108790f7c8c005b3b9d944b41">FTM_Type::EXTTRIG</a></div><div class="ttdeci">__IO uint32_t EXTTRIG</div><div class="ttdoc">FTM External Trigger, offset: 0x6C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04142">MK60D10.h:4142</a></div></div>
<div class="ttc" id="a00049_html_a7bac5a0a1385b76292e97a48d04448bb"><div class="ttname"><a href="a00049.html#a7bac5a0a1385b76292e97a48d04448bb">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register, offset: 0x38. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00279">MK60D10.h:279</a></div></div>
<div class="ttc" id="a00080_html_aa06e167951ec4103096d275e242808a3"><div class="ttname"><a href="a00080.html#aa06e167951ec4103096d275e242808a3">CAN_Type::ID</a></div><div class="ttdeci">__IO uint32_t ID</div><div class="ttdoc">Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10...</div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01511">MK60D10.h:1511</a></div></div>
<div class="ttc" id="a00103_html_a994747afa709804f4b01e3726d8f77d1"><div class="ttname"><a href="a00103.html#a994747afa709804f4b01e3726d8f77d1">ENET_Type::RMON_R_FRAME_OK</a></div><div class="ttdeci">__IO uint32_t RMON_R_FRAME_OK</div><div class="ttdoc">Frames Received OK (IEEE_R_FRAME_OK), offset: 0x2CC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03208">MK60D10.h:3208</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></div><div class="ttdoc">UART0 Receive/Transmit interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00141">MK60D10.h:141</a></div></div>
<div class="ttc" id="a00116_html_a15a781ea3e00391d0723b3bf3d13444f"><div class="ttname"><a href="a00116.html#a15a781ea3e00391d0723b3bf3d13444f">FTM_Type::FILTER</a></div><div class="ttdeci">__IO uint32_t FILTER</div><div class="ttdoc">Input Capture Filter Control, offset: 0x78. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04145">MK60D10.h:4145</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdoc">RNGB Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00119">MK60D10.h:119</a></div></div>
<div class="ttc" id="a00084_html_a691ca71ac3ecfde5c5f2c9ed46f96338"><div class="ttname"><a href="a00084.html#a691ca71ac3ecfde5c5f2c9ed46f96338">CMT_Type::DMA</a></div><div class="ttdeci">__IO uint8_t DMA</div><div class="ttdoc">CMT Direct Memory Access Register, offset: 0xB. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02073">MK60D10.h:2073</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a></div><div class="ttdoc">PIT timer channel 1 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00165">MK60D10.h:165</a></div></div>
<div class="ttc" id="a00098_html_a3580edc8f45436923bf3c815fcb7d45b"><div class="ttname"><a href="a00098.html#a3580edc8f45436923bf3c815fcb7d45b">DMA_Type::ATTR</a></div><div class="ttdeci">__IO uint16_t ATTR</div><div class="ttdoc">TCD Transfer Attributes, array offset: 0x1006, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02489">MK60D10.h:2489</a></div></div>
<div class="ttc" id="a00148_html_ac0196244d0c47eaf8fb40c53a3babd8e"><div class="ttname"><a href="a00148.html#ac0196244d0c47eaf8fb40c53a3babd8e">PDB_Type::CNT</a></div><div class="ttdeci">__I uint32_t CNT</div><div class="ttdoc">Counter Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06047">MK60D10.h:6047</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdoc">DAC0 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00177">MK60D10.h:177</a></div></div>
<div class="ttc" id="a00181_html_a5dcd927f581c0770092bd59289fe7145"><div class="ttname"><a href="a00181.html#a5dcd927f581c0770092bd59289fe7145">SIM_Type::SOPT1CFG</a></div><div class="ttdeci">__IO uint32_t SOPT1CFG</div><div class="ttdoc">SOPT1 Configuration Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07330">MK60D10.h:7330</a></div></div>
<div class="ttc" id="a00098_html_ae9784fb6be739584197fa99d875dcfe8"><div class="ttname"><a href="a00098.html#ae9784fb6be739584197fa99d875dcfe8">DMA_Type::DADDR</a></div><div class="ttdeci">__IO uint32_t DADDR</div><div class="ttdoc">TCD Destination Address, array offset: 0x1010, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02496">MK60D10.h:2496</a></div></div>
<div class="ttc" id="a00098_html_ac63d4cefc0d8fbf64086796fd817ff55"><div class="ttname"><a href="a00098.html#ac63d4cefc0d8fbf64086796fd817ff55">DMA_Type::DCHPRI13</a></div><div class="ttdeci">__IO uint8_t DCHPRI13</div><div class="ttdoc">Channel n Priority Register, offset: 0x10E. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02483">MK60D10.h:2483</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a></div><div class="ttdoc">LPTimer interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00181">MK60D10.h:181</a></div></div>
<div class="ttc" id="a00098_html_ab7b2be4f889b706c67eec2aa19d296d0"><div class="ttname"><a href="a00098.html#ab7b2be4f889b706c67eec2aa19d296d0">DMA_Type::CEEI</a></div><div class="ttdeci">__O uint8_t CEEI</div><div class="ttdoc">Clear Enable Error Interrupt Register, offset: 0x18. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02454">MK60D10.h:2454</a></div></div>
<div class="ttc" id="a00150_html_a2aa5e7cebe52d9d7fbe071a4751b2a6c"><div class="ttname"><a href="a00150.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdoc">Low Voltage Detect Status And Control 1 register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06258">MK60D10.h:6258</a></div></div>
<div class="ttc" id="a00230_html_a54025377f3daec606230cd235bd81916"><div class="ttname"><a href="a00230.html#a54025377f3daec606230cd235bd81916">USB_Type::STAT</a></div><div class="ttdeci">__I uint8_t STAT</div><div class="ttdoc">Status register, offset: 0x90. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08727">MK60D10.h:8727</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdoc">PDB0 Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00168">MK60D10.h:168</a></div></div>
<div class="ttc" id="a00103_html_a481a8606d28f91888899edf2d452acf6"><div class="ttname"><a href="a00103.html#a481a8606d28f91888899edf2d452acf6">ENET_Type::MRBR</a></div><div class="ttdeci">__IO uint32_t MRBR</div><div class="ttdoc">Maximum Receive Buffer Size Register, offset: 0x188. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03144">MK60D10.h:3144</a></div></div>
<div class="ttc" id="a00075_html_afe183bfafdb2d0413e52e10d870f7024"><div class="ttname"><a href="a00075.html#afe183bfafdb2d0413e52e10d870f7024">AXBS_Type::MGPCR1</a></div><div class="ttdeci">__IO uint32_t MGPCR1</div><div class="ttdoc">Master General Purpose Control Register, offset: 0x900. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01382">MK60D10.h:1382</a></div></div>
<div class="ttc" id="a00139_html"><div class="ttname"><a href="a00139.html">MPU_Type</a></div><div class="ttdoc">MPU - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05686">MK60D10.h:5686</a></div></div>
<div class="ttc" id="a00184_html_a05364b40687e08bc41dac6e8c36c902e"><div class="ttname"><a href="a00184.html#a05364b40687e08bc41dac6e8c36c902e">SPI_Type::POPR</a></div><div class="ttdeci">__I uint32_t POPR</div><div class="ttdoc">POP RX FIFO Register, offset: 0x38. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07757">MK60D10.h:7757</a></div></div>
<div class="ttc" id="a00119_html_a6e1b24826eb462af336d49e3a1b9f8db"><div class="ttname"><a href="a00119.html#a6e1b24826eb462af336d49e3a1b9f8db">I2C_Type::RA</a></div><div class="ttdeci">__IO uint8_t RA</div><div class="ttdoc">I2C Range Address register, offset: 0x7. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04700">MK60D10.h:4700</a></div></div>
<div class="ttc" id="a00116_html_adba577540e3be5b0e96ba5bc7538eac2"><div class="ttname"><a href="a00116.html#adba577540e3be5b0e96ba5bc7538eac2">FTM_Type::FMS</a></div><div class="ttdeci">__IO uint32_t FMS</div><div class="ttdoc">Fault Mode Status, offset: 0x74. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04144">MK60D10.h:4144</a></div></div>
<div class="ttc" id="a00103_html_a83047c76f6dab2c6bdd3cb7f8621deac"><div class="ttname"><a href="a00103.html#a83047c76f6dab2c6bdd3cb7f8621deac">ENET_Type::PALR</a></div><div class="ttdeci">__IO uint32_t PALR</div><div class="ttdoc">Physical Address Lower Register, offset: 0xE4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03131">MK60D10.h:3131</a></div></div>
<div class="ttc" id="a00103_html_aad5d329ac44b5fc9a777d7e5c553d824"><div class="ttname"><a href="a00103.html#aad5d329ac44b5fc9a777d7e5c553d824">ENET_Type::IAUR</a></div><div class="ttdeci">__IO uint32_t IAUR</div><div class="ttdoc">Descriptor Individual Upper Address Register, offset: 0x118. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03135">MK60D10.h:3135</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00099">ADuCRF101.h:99</a></div></div>
<div class="ttc" id="a00232_html_a93380066788c4a4c715990e2d34ec5b1"><div class="ttname"><a href="a00232.html#a93380066788c4a4c715990e2d34ec5b1">VREF_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdoc">VREF Status and Control Register, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09136">MK60D10.h:9136</a></div></div>
<div class="ttc" id="a00103_html_aa6ea82b0f40c7fba7d27843b778baac8"><div class="ttname"><a href="a00103.html#aa6ea82b0f40c7fba7d27843b778baac8">ENET_Type::IEEE_T_OCTETS_OK</a></div><div class="ttdeci">__IO uint32_t IEEE_T_OCTETS_OK</div><div class="ttdoc">Octet count for Frames Transmitted w/o Error (IEEE_T_OCTETS_OK). </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03188">MK60D10.h:3188</a></div></div>
<div class="ttc" id="a00088_html_a562fe07580c6a518f75310b77a7a707a"><div class="ttname"><a href="a00088.html#a562fe07580c6a518f75310b77a7a707a">CRC_Type::GPOLYLL</a></div><div class="ttdeci">__IO uint8_t GPOLYLL</div><div class="ttdoc">CRC_GPOLYLL register., offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02197">MK60D10.h:2197</a></div></div>
<div class="ttc" id="a00181_html_acb256e25d3f9b2bf456031820febb4ad"><div class="ttname"><a href="a00181.html#acb256e25d3f9b2bf456031820febb4ad">SIM_Type::CLKDIV2</a></div><div class="ttdeci">__IO uint32_t CLKDIV2</div><div class="ttdoc">System Clock Divider Register 2, offset: 0x1048. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07348">MK60D10.h:7348</a></div></div>
<div class="ttc" id="a00156_html"><div class="ttname"><a href="a00156.html">RCM_Type</a></div><div class="ttdoc">RCM - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06450">MK60D10.h:6450</a></div></div>
<div class="ttc" id="a00181_html_a1909475cfbad89255bfce0b2b8f426c8"><div class="ttname"><a href="a00181.html#a1909475cfbad89255bfce0b2b8f426c8">SIM_Type::UIDH</a></div><div class="ttdeci">__I uint32_t UIDH</div><div class="ttdoc">Unique Identification Register High, offset: 0x1054. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07351">MK60D10.h:7351</a></div></div>
<div class="ttc" id="a00108_html_aa05a692d9c5a040a0883079941c8a341"><div class="ttname"><a href="a00108.html#aa05a692d9c5a040a0883079941c8a341">FMC_Type::DATA_L</a></div><div class="ttdeci">__IO uint32_t DATA_L</div><div class="ttdoc">Cache Data Storage (lower word), array offset: 0x204, array step: index*0x40, index2*0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03803">MK60D10.h:3803</a></div></div>
<div class="ttc" id="a00098_html_a3a4e489d108c859aaec96af80714654e"><div class="ttname"><a href="a00098.html#a3a4e489d108c859aaec96af80714654e">DMA_Type::SOFF</a></div><div class="ttdeci">__IO uint16_t SOFF</div><div class="ttdoc">TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02488">MK60D10.h:2488</a></div></div>
<div class="ttc" id="a00115_html_ad4ea1558e87a62850b6e2e830a00ca99"><div class="ttname"><a href="a00115.html#ad4ea1558e87a62850b6e2e830a00ca99">FTFL_Type::FCCOBB</a></div><div class="ttdeci">__IO uint8_t FCCOBB</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03958">MK60D10.h:3958</a></div></div>
<div class="ttc" id="a00098_html_a3058b19c540c537a5f8c45bc5da6a5de"><div class="ttname"><a href="a00098.html#a3058b19c540c537a5f8c45bc5da6a5de">DMA_Type::CERR</a></div><div class="ttdeci">__O uint8_t CERR</div><div class="ttdoc">Clear Error Register, offset: 0x1E. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02460">MK60D10.h:2460</a></div></div>
<div class="ttc" id="a00103_html_a49cfa21fc1837cfd58a8f8d159286e46"><div class="ttname"><a href="a00103.html#a49cfa21fc1837cfd58a8f8d159286e46">ENET_Type::RSEM</a></div><div class="ttdeci">__IO uint32_t RSEM</div><div class="ttdoc">Receive FIFO Section Empty Threshold, offset: 0x194. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03147">MK60D10.h:3147</a></div></div>
<div class="ttc" id="a00098_html_a13bef8e34ec3cc08fe52f0afd35fa9b1"><div class="ttname"><a href="a00098.html#a13bef8e34ec3cc08fe52f0afd35fa9b1">DMA_Type::CITER_ELINKYES</a></div><div class="ttdeci">__IO uint16_t CITER_ELINKYES</div><div class="ttdoc">TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016...</div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02500">MK60D10.h:2500</a></div></div>
<div class="ttc" id="a00176_html_ad259cb56a5f2395fb1c29bf23ad45586"><div class="ttname"><a href="a00176.html#ad259cb56a5f2395fb1c29bf23ad45586">SDHC_Type::PRSSTAT</a></div><div class="ttdeci">__I uint32_t PRSSTAT</div><div class="ttdoc">Present State register, offset: 0x24. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06898">MK60D10.h:6898</a></div></div>
<div class="ttc" id="a00142_html_a0a1513e86bf3647e0179fc0f547a9b1e"><div class="ttname"><a href="a00142.html#a0a1513e86bf3647e0179fc0f547a9b1e">NV_Type::FPROT0</a></div><div class="ttdeci">__I uint8_t FPROT0</div><div class="ttdoc">Non-volatile P-Flash Protection 0 - High Register, offset: 0xB. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05870">MK60D10.h:5870</a></div></div>
<div class="ttc" id="a00098_html_a851878c52a9039091ea516b47e2fe0f4"><div class="ttname"><a href="a00098.html#a851878c52a9039091ea516b47e2fe0f4">DMA_Type::DCHPRI0</a></div><div class="ttdeci">__IO uint8_t DCHPRI0</div><div class="ttdoc">Channel n Priority Register, offset: 0x103. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02472">MK60D10.h:2472</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a7d7b614fa9feccd74dcf80f812321c1a"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7d7b614fa9feccd74dcf80f812321c1a">Reserved95_IRQn</a></div><div class="ttdoc">Reserved interrupt 95. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00175">MK60D10.h:175</a></div></div>
<div class="ttc" id="a00088_html_ab2c447a8d062a0b25125ac7b5e5eaddf"><div class="ttname"><a href="a00088.html#ab2c447a8d062a0b25125ac7b5e5eaddf">CRC_Type::CRCH</a></div><div class="ttdeci">__IO uint16_t CRCH</div><div class="ttdoc">CRC_CRCH register., offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02180">MK60D10.h:2180</a></div></div>
<div class="ttc" id="a00081_html_ac3ab3c104b8e5125d1968d655f046dc6"><div class="ttname"><a href="a00081.html#ac3ab3c104b8e5125d1968d655f046dc6">CAU_Type::AESIC_CAA</a></div><div class="ttdeci">__O uint32_t AESIC_CAA</div><div class="ttdoc">Accumulator register - AES Inverse Column Operation command, offset: 0xB44. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01844">MK60D10.h:1844</a></div></div>
<div class="ttc" id="a00196_html_a289733e31a513073ee9a94532afc2b72"><div class="ttname"><a href="a00196.html#a289733e31a513073ee9a94532afc2b72">UART_Type::C7816</a></div><div class="ttdeci">__IO uint8_t C7816</div><div class="ttdoc">UART 7816 Control Register, offset: 0x18. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08246">MK60D10.h:8246</a></div></div>
<div class="ttc" id="a00095_html_ad8322a8c7a81901521c43219cb6fbca6"><div class="ttname"><a href="a00095.html#ad8322a8c7a81901521c43219cb6fbca6">DAC_Type::DATH</a></div><div class="ttdeci">__IO uint8_t DATH</div><div class="ttdoc">DAC Data High Register, array offset: 0x1, array step: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02347">MK60D10.h:2347</a></div></div>
<div class="ttc" id="a00144_html"><div class="ttname"><a href="a00144.html">OSC_Type</a></div><div class="ttdoc">OSC - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05989">MK60D10.h:5989</a></div></div>
<div class="ttc" id="a00115_html"><div class="ttname"><a href="a00115.html">FTFL_Type</a></div><div class="ttdoc">FTFL - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03945">MK60D10.h:3945</a></div></div>
<div class="ttc" id="a00233_html_a11f8029e735f8e5a5747eae9c4ab666c"><div class="ttname"><a href="a00233.html#a11f8029e735f8e5a5747eae9c4ab666c">WDOG_Type::STCTRLH</a></div><div class="ttdeci">__IO uint16_t STCTRLH</div><div class="ttdoc">Watchdog Status and Control Register High, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09196">MK60D10.h:9196</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a></div><div class="ttdoc">CMT interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00161">MK60D10.h:161</a></div></div>
<div class="ttc" id="a00081_html_a38c25ff544443843267d08dc292bb9a3"><div class="ttname"><a href="a00081.html#a38c25ff544443843267d08dc292bb9a3">CAU_Type::ROTL_CASR</a></div><div class="ttdeci">__O uint32_t ROTL_CASR</div><div class="ttdoc">Status register - Rotate Left command, offset: 0x9C0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01835">MK60D10.h:1835</a></div></div>
<div class="ttc" id="a00196_html_aad0631d2716dd7a406848a9a35e1f5ba"><div class="ttname"><a href="a00196.html#aad0631d2716dd7a406848a9a35e1f5ba">UART_Type::S4</a></div><div class="ttdeci">__IO uint8_t S4</div><div class="ttdoc">UART CEA709.1-B Status Register, offset: 0x2C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08269">MK60D10.h:8269</a></div></div>
<div class="ttc" id="a00156_html_a449e78f6ff13d0f186b722a140027d6b"><div class="ttname"><a href="a00156.html#a449e78f6ff13d0f186b722a140027d6b">RCM_Type::RPFW</a></div><div class="ttdeci">__IO uint8_t RPFW</div><div class="ttdoc">Reset Pin Filter Width register, offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06455">MK60D10.h:6455</a></div></div>
<div class="ttc" id="a00080_html_a3d48b30abe2b822887ce75dc3668ff6f"><div class="ttname"><a href="a00080.html#a3d48b30abe2b822887ce75dc3668ff6f">CAN_Type::RX14MASK</a></div><div class="ttdeci">__IO uint32_t RX14MASK</div><div class="ttdoc">Rx 14 Mask register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01494">MK60D10.h:1494</a></div></div>
<div class="ttc" id="a00230_html_a0381c5afae0f997f54326c00e494d71c"><div class="ttname"><a href="a00230.html#a0381c5afae0f997f54326c00e494d71c">USB_Type::USBTRC0</a></div><div class="ttdeci">__IO uint8_t USBTRC0</div><div class="ttdoc">USB Transceiver Control Register 0, offset: 0x10C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08757">MK60D10.h:8757</a></div></div>
<div class="ttc" id="a00116_html_a845f63d5c3bdf59235b7d629dc60207a"><div class="ttname"><a href="a00116.html#a845f63d5c3bdf59235b7d629dc60207a">FTM_Type::SYNCONF</a></div><div class="ttdeci">__IO uint32_t SYNCONF</div><div class="ttdoc">Synchronization Configuration, offset: 0x8C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04150">MK60D10.h:4150</a></div></div>
<div class="ttc" id="a00115_html_aeec890d71762ab0740e26d25011e2046"><div class="ttname"><a href="a00115.html#aeec890d71762ab0740e26d25011e2046">FTFL_Type::FCCOB4</a></div><div class="ttdeci">__IO uint8_t FCCOB4</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0xB. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03957">MK60D10.h:3957</a></div></div>
<div class="ttc" id="a00195_html_a704c26ac7baafa7f66f0b9f53f805a70"><div class="ttname"><a href="a00195.html#a704c26ac7baafa7f66f0b9f53f805a70">TSI_Type::CNTR9</a></div><div class="ttdeci">__I uint32_t CNTR9</div><div class="ttdoc">Counter Register, offset: 0x110. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08021">MK60D10.h:8021</a></div></div>
<div class="ttc" id="a00049_html_a1081f8facbb93133c09e83ef18b90b10"><div class="ttname"><a href="a00049.html#a1081f8facbb93133c09e83ef18b90b10">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdoc">ADC Offset Correction Register, offset: 0x28. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00275">MK60D10.h:275</a></div></div>
<div class="ttc" id="a00049_html_a3b8cdaa5f3bc728ac9ade1e50a536b18"><div class="ttname"><a href="a00049.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">ADC_Type::CLP4</a></div><div class="ttdeci">__IO uint32_t CLP4</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register, offset: 0x3C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00280">MK60D10.h:280</a></div></div>
<div class="ttc" id="a00071_html_a932a66c872893772bf884aece2867126"><div class="ttname"><a href="a00071.html#a932a66c872893772bf884aece2867126">AIPS_Type::PACRH</a></div><div class="ttdeci">__IO uint32_t PACRH</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x4C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00498">MK60D10.h:498</a></div></div>
<div class="ttc" id="a00135_html_a72de946c106d741e2e5f21c35988a7a1"><div class="ttname"><a href="a00135.html#a72de946c106d741e2e5f21c35988a7a1">MCG_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdoc">MCG Control 1 Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05419">MK60D10.h:5419</a></div></div>
<div class="ttc" id="a00142_html"><div class="ttname"><a href="a00142.html">NV_Type</a></div><div class="ttdoc">NV - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05858">MK60D10.h:5858</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a></div><div class="ttdoc">CMP1 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00156">MK60D10.h:156</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdoc">I2C0 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00120">MK60D10.h:120</a></div></div>
<div class="ttc" id="a00071_html_a9f991cdcc91884075eec4a214e4d3207"><div class="ttname"><a href="a00071.html#a9f991cdcc91884075eec4a214e4d3207">AIPS_Type::PACRO</a></div><div class="ttdeci">__IO uint32_t PACRO</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x68. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00505">MK60D10.h:505</a></div></div>
<div class="ttc" id="a00081_html_a540d27a6ffbecc85ba1c68dd023ce27f"><div class="ttname"><a href="a00081.html#a540d27a6ffbecc85ba1c68dd023ce27f">CAU_Type::RADR_CAA</a></div><div class="ttdeci">__O uint32_t RADR_CAA</div><div class="ttdoc">Accumulator register - Reverse and Add to Register command, offset: 0x904. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01828">MK60D10.h:1828</a></div></div>
<div class="ttc" id="a00103_html"><div class="ttname"><a href="a00103.html">ENET_Type</a></div><div class="ttdoc">ENET - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03112">MK60D10.h:3112</a></div></div>
<div class="ttc" id="a00080_html_a1c858e981e33bfb31319400705ac3f79"><div class="ttname"><a href="a00080.html#a1c858e981e33bfb31319400705ac3f79">CAN_Type::RXFIR</a></div><div class="ttdeci">__I uint32_t RXFIR</div><div class="ttdoc">Rx FIFO Information Register, offset: 0x4C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01507">MK60D10.h:1507</a></div></div>
<div class="ttc" id="a00176_html_ab90a257351d9e9d361f51bcbe48e84e4"><div class="ttname"><a href="a00176.html#ab90a257351d9e9d361f51bcbe48e84e4">SDHC_Type::SYSCTL</a></div><div class="ttdeci">__IO uint32_t SYSCTL</div><div class="ttdoc">System Control register, offset: 0x2C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06900">MK60D10.h:6900</a></div></div>
<div class="ttc" id="a00119_html_a4296f35ffa40f96e2695a8ab22177be6"><div class="ttname"><a href="a00119.html#a4296f35ffa40f96e2695a8ab22177be6">I2C_Type::SLTH</a></div><div class="ttdeci">__IO uint8_t SLTH</div><div class="ttdoc">I2C SCL Low Timeout Register High, offset: 0xA. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04703">MK60D10.h:4703</a></div></div>
<div class="ttc" id="a00098_html_ab22cb53ea11ed72fb7d13e6360ea7796"><div class="ttname"><a href="a00098.html#ab22cb53ea11ed72fb7d13e6360ea7796">DMA_Type::DCHPRI15</a></div><div class="ttdeci">__IO uint8_t DCHPRI15</div><div class="ttdoc">Channel n Priority Register, offset: 0x10C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02481">MK60D10.h:2481</a></div></div>
<div class="ttc" id="a00176_html_a8b5ad3feb78b656f69a11c2c4db1e935"><div class="ttname"><a href="a00176.html#a8b5ad3feb78b656f69a11c2c4db1e935">SDHC_Type::IRQSIGEN</a></div><div class="ttdeci">__IO uint32_t IRQSIGEN</div><div class="ttdoc">Interrupt Signal Enable register, offset: 0x38. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06903">MK60D10.h:6903</a></div></div>
<div class="ttc" id="a00116_html_aeb4a6a58257ebece333d61778bde756c"><div class="ttname"><a href="a00116.html#aeb4a6a58257ebece333d61778bde756c">FTM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdoc">Modulo, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04129">MK60D10.h:4129</a></div></div>
<div class="ttc" id="a00103_html_ae5dbb60fd5c2db0334350dd2850f2f33"><div class="ttname"><a href="a00103.html#ae5dbb60fd5c2db0334350dd2850f2f33">ENET_Type::RMON_R_CRC_ALIGN</a></div><div class="ttdeci">__IO uint32_t RMON_R_CRC_ALIGN</div><div class="ttdoc">RMON Rx Packets w CRC/Align error (RMON_R_CRC_ALIGN), offset: 0x290. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03193">MK60D10.h:3193</a></div></div>
<div class="ttc" id="a00116_html_ac4684173f8183e0cf75d1ae384a9de62"><div class="ttname"><a href="a00116.html#ac4684173f8183e0cf75d1ae384a9de62">FTM_Type::COMBINE</a></div><div class="ttdeci">__IO uint32_t COMBINE</div><div class="ttdoc">Function For Linked Channels, offset: 0x64. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04140">MK60D10.h:4140</a></div></div>
<div class="ttc" id="a00115_html_a4206d682df29b11dbf23f4b3940f4dff"><div class="ttname"><a href="a00115.html#a4206d682df29b11dbf23f4b3940f4dff">FTFL_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdoc">Flash Option Register, offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03949">MK60D10.h:3949</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a></div><div class="ttdoc">UART3 Receive/Transmit interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00147">MK60D10.h:147</a></div></div>
<div class="ttc" id="a00103_html_aca4cd89cda56d27b449736abfdd69ee6"><div class="ttname"><a href="a00103.html#aca4cd89cda56d27b449736abfdd69ee6">ENET_Type::TFWR</a></div><div class="ttdeci">__IO uint32_t TFWR</div><div class="ttdoc">Transmit FIFO Watermark Register, offset: 0x144. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03140">MK60D10.h:3140</a></div></div>
<div class="ttc" id="a00196_html_a23270f53f190afb3fe05203af6bc0059"><div class="ttname"><a href="a00196.html#a23270f53f190afb3fe05203af6bc0059">UART_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdoc">UART Control Register 3, offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08228">MK60D10.h:8228</a></div></div>
<div class="ttc" id="a00098_html_a9b7531a61f2523da000ffb17dd9c2739"><div class="ttname"><a href="a00098.html#a9b7531a61f2523da000ffb17dd9c2739">DMA_Type::SSRT</a></div><div class="ttdeci">__O uint8_t SSRT</div><div class="ttdoc">Set START Bit Register, offset: 0x1D. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02459">MK60D10.h:2459</a></div></div>
<div class="ttc" id="a00135_html_a3739313253d53250920a429e3d9f8c9b"><div class="ttname"><a href="a00135.html#a3739313253d53250920a429e3d9f8c9b">MCG_Type::C6</a></div><div class="ttdeci">__IO uint8_t C6</div><div class="ttdoc">MCG Control 6 Register, offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05424">MK60D10.h:5424</a></div></div>
<div class="ttc" id="a00230_html"><div class="ttname"><a href="a00230.html">USB_Type</a></div><div class="ttdoc">USB - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08702">MK60D10.h:8702</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdoc">DMA Channel 3 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00099">MK60D10.h:99</a></div></div>
<div class="ttc" id="a00130_html"><div class="ttname"><a href="a00130.html">LLWU_Type</a></div><div class="ttdoc">LLWU - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05145">MK60D10.h:5145</a></div></div>
<div class="ttc" id="a00184_html_a6c80b733dbeb338bd00a076a787d1586"><div class="ttname"><a href="a00184.html#a6c80b733dbeb338bd00a076a787d1586">SPI_Type::PUSHR</a></div><div class="ttdeci">__IO uint32_t PUSHR</div><div class="ttdoc">PUSH TX FIFO Register In Master Mode, offset: 0x34. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07754">MK60D10.h:7754</a></div></div>
<div class="ttc" id="a00088_html"><div class="ttname"><a href="a00088.html">CRC_Type</a></div><div class="ttdoc">CRC - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02176">MK60D10.h:2176</a></div></div>
<div class="ttc" id="a00196_html_ae995e1ef41202ae3f185940e498b420c"><div class="ttname"><a href="a00196.html#ae995e1ef41202ae3f185940e498b420c">UART_Type::PCTL</a></div><div class="ttdeci">__IO uint8_t PCTL</div><div class="ttdoc">UART CEA709.1-B Packet Cycle Time Counter Low, offset: 0x23. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08260">MK60D10.h:8260</a></div></div>
<div class="ttc" id="a00196_html_a41e1c383be81f8a09a819d15569af8a4"><div class="ttname"><a href="a00196.html#a41e1c383be81f8a09a819d15569af8a4">UART_Type::SDTH</a></div><div class="ttdeci">__IO uint8_t SDTH</div><div class="ttdoc">UART CEA709.1-B Secondary Delay Timer High, offset: 0x25. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08262">MK60D10.h:8262</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083afa558c930431d2644b0ccd467f9d65d6"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afa558c930431d2644b0ccd467f9d65d6">Reserved118_IRQn</a></div><div class="ttdoc">Reserved interrupt 118. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00198">MK60D10.h:198</a></div></div>
<div class="ttc" id="a00196_html_aaefdf66d5b1fa972353e74c01dbbfa95"><div class="ttname"><a href="a00196.html#aaefdf66d5b1fa972353e74c01dbbfa95">UART_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdoc">UART Control Register 4, offset: 0xA. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08232">MK60D10.h:8232</a></div></div>
<div class="ttc" id="a00115_html_a279a8046f2080b0e52742997f48d6dc9"><div class="ttname"><a href="a00115.html#a279a8046f2080b0e52742997f48d6dc9">FTFL_Type::FPROT2</a></div><div class="ttdeci">__IO uint8_t FPROT2</div><div class="ttdoc">Program Flash Protection Registers, offset: 0x11. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03963">MK60D10.h:3963</a></div></div>
<div class="ttc" id="a00103_html_a4008aa2e50b3cf079b32546db1054478"><div class="ttname"><a href="a00103.html#a4008aa2e50b3cf079b32546db1054478">ENET_Type::PAUR</a></div><div class="ttdeci">__IO uint32_t PAUR</div><div class="ttdoc">Physical Address Upper Register, offset: 0xE8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03132">MK60D10.h:3132</a></div></div>
<div class="ttc" id="a00120_html_a1120f8317764b1cd8d7b624175c13a15"><div class="ttname"><a href="a00120.html#a1120f8317764b1cd8d7b624175c13a15">I2S_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">SAI MCLK Control Register, offset: 0x100. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04876">MK60D10.h:4876</a></div></div>
<div class="ttc" id="a00136_html_a7e154bfc3abe2d0aec69dab0730a7d43"><div class="ttname"><a href="a00136.html#a7e154bfc3abe2d0aec69dab0730a7d43">MCM_Type::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdoc">Interrupt Status Register, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05590">MK60D10.h:5590</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdoc">MCG Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00180">MK60D10.h:180</a></div></div>
<div class="ttc" id="a00098_html_a238b1b4eca36a89065db2194e939b150"><div class="ttname"><a href="a00098.html#a238b1b4eca36a89065db2194e939b150">DMA_Type::ERQ</a></div><div class="ttdeci">__IO uint32_t ERQ</div><div class="ttdoc">Enable Request Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02451">MK60D10.h:2451</a></div></div>
<div class="ttc" id="a00196_html_a3ad7c2421ffeffae79c6c92b40d4751c"><div class="ttname"><a href="a00196.html#a3ad7c2421ffeffae79c6c92b40d4751c">UART_Type::IS7816</a></div><div class="ttdeci">__IO uint8_t IS7816</div><div class="ttdoc">UART 7816 Interrupt Status Register, offset: 0x1A. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08248">MK60D10.h:8248</a></div></div>
<div class="ttc" id="a00176_html_a65b39164de39bf3ff0f617dcfa17e346"><div class="ttname"><a href="a00176.html#a65b39164de39bf3ff0f617dcfa17e346">SDHC_Type::ADMAES</a></div><div class="ttdeci">__I uint32_t ADMAES</div><div class="ttdoc">ADMA Error Status register, offset: 0x54. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06909">MK60D10.h:6909</a></div></div>
<div class="ttc" id="a00103_html_a3b405b74d63c05ee1d49038985f486cd"><div class="ttname"><a href="a00103.html#a3b405b74d63c05ee1d49038985f486cd">ENET_Type::GAUR</a></div><div class="ttdeci">__IO uint32_t GAUR</div><div class="ttdoc">Descriptor Group Upper Address Register, offset: 0x120. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03137">MK60D10.h:3137</a></div></div>
<div class="ttc" id="a00049_html_a8700ba0357efc8ee2066ff4906a196b2"><div class="ttname"><a href="a00049.html#a8700ba0357efc8ee2066ff4906a196b2">ADC_Type::CLM0</a></div><div class="ttdeci">__IO uint32_t CLM0</div><div class="ttdoc">ADC Minus-Side General Calibration Value Register, offset: 0x6C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00292">MK60D10.h:292</a></div></div>
<div class="ttc" id="a00105_html_a34e0683325e0f6e1eff6c5429087c5b3"><div class="ttname"><a href="a00105.html#a34e0683325e0f6e1eff6c5429087c5b3">EWM_Type::CTRL</a></div><div class="ttdeci">__IO uint8_t CTRL</div><div class="ttdoc">Control Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03614">MK60D10.h:3614</a></div></div>
<div class="ttc" id="a00103_html_ac673b821561ab611b0b1ba10ca44d885"><div class="ttname"><a href="a00103.html#ac673b821561ab611b0b1ba10ca44d885">ENET_Type::TAFL</a></div><div class="ttdeci">__IO uint32_t TAFL</div><div class="ttdoc">Transmit FIFO Almost Full Threshold, offset: 0x1A8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03152">MK60D10.h:3152</a></div></div>
<div class="ttc" id="a00103_html_a1b8d6aa1dcebd79096489a42ad00d514"><div class="ttname"><a href="a00103.html#a1b8d6aa1dcebd79096489a42ad00d514">ENET_Type::RMON_R_P64</a></div><div class="ttdeci">__IO uint32_t RMON_R_P64</div><div class="ttdoc">RMON Rx 64 byte packets (RMON_R_P64), offset: 0x2A8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03199">MK60D10.h:3199</a></div></div>
<div class="ttc" id="a00119_html_a148222c48ca2815cfe85c68a6cff61a7"><div class="ttname"><a href="a00119.html#a148222c48ca2815cfe85c68a6cff61a7">I2C_Type::SMB</a></div><div class="ttdeci">__IO uint8_t SMB</div><div class="ttdoc">I2C SMBus Control and Status register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04701">MK60D10.h:4701</a></div></div>
<div class="ttc" id="a00083_html_a13eed556a0b4ba771dbe4cf5ff71d156"><div class="ttname"><a href="a00083.html#a13eed556a0b4ba771dbe4cf5ff71d156">CMP_Type::DACCR</a></div><div class="ttdeci">__IO uint8_t DACCR</div><div class="ttdoc">DAC Control Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01955">MK60D10.h:1955</a></div></div>
<div class="ttc" id="a00233_html_ad21f1f265d08c252fb57e35399af5e4d"><div class="ttname"><a href="a00233.html#ad21f1f265d08c252fb57e35399af5e4d">WDOG_Type::TOVALH</a></div><div class="ttdeci">__IO uint16_t TOVALH</div><div class="ttdoc">Watchdog Time-out Value Register High, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09198">MK60D10.h:9198</a></div></div>
<div class="ttc" id="a00075_html_a2b43d3f715876c1d8a5297f9f401df13"><div class="ttname"><a href="a00075.html#a2b43d3f715876c1d8a5297f9f401df13">AXBS_Type::MGPCR5</a></div><div class="ttdeci">__IO uint32_t MGPCR5</div><div class="ttdoc">Master General Purpose Control Register, offset: 0xD00. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01390">MK60D10.h:1390</a></div></div>
<div class="ttc" id="a00176_html_a45a54237012b5f5aab3e48c11a527a0b"><div class="ttname"><a href="a00176.html#a45a54237012b5f5aab3e48c11a527a0b">SDHC_Type::HOSTVER</a></div><div class="ttdeci">__I uint32_t HOSTVER</div><div class="ttdoc">Host Controller Version, offset: 0xFC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06915">MK60D10.h:6915</a></div></div>
<div class="ttc" id="a00176_html"><div class="ttname"><a href="a00176.html">SDHC_Type</a></div><div class="ttdoc">SDHC - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06891">MK60D10.h:6891</a></div></div>
<div class="ttc" id="a00149_html_ac2befe5f01ae11bccda33a84cff453b0"><div class="ttname"><a href="a00149.html#ac2befe5f01ae11bccda33a84cff453b0">PIT_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">PIT Module Control Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06186">MK60D10.h:6186</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00076">ADuCRF101.h:76</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdoc">Low Voltage Detect, Low Voltage Warning. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00116">MK60D10.h:116</a></div></div>
<div class="ttc" id="a00196_html_a5fc0251bba4980051f8991db62e18c2a"><div class="ttname"><a href="a00196.html#a5fc0251bba4980051f8991db62e18c2a">UART_Type::WF7816</a></div><div class="ttdeci">__IO uint8_t WF7816</div><div class="ttdoc">UART 7816 Wait FD Register, offset: 0x1D. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08254">MK60D10.h:8254</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a></div><div class="ttdoc">I2S0 receive interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00132">MK60D10.h:132</a></div></div>
<div class="ttc" id="a00115_html_a4c6789725037e453d892ad87989c6091"><div class="ttname"><a href="a00115.html#a4c6789725037e453d892ad87989c6091">FTFL_Type::FPROT1</a></div><div class="ttdeci">__IO uint8_t FPROT1</div><div class="ttdoc">Program Flash Protection Registers, offset: 0x12. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03964">MK60D10.h:3964</a></div></div>
<div class="ttc" id="a00135_html_ab94b0f073b5f69bc2cdfa61f7fd0a992"><div class="ttname"><a href="a00135.html#ab94b0f073b5f69bc2cdfa61f7fd0a992">MCG_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdoc">MCG Control 5 Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05423">MK60D10.h:5423</a></div></div>
<div class="ttc" id="a00135_html_ae8fea9d52f23143b72c9916e66b252d3"><div class="ttname"><a href="a00135.html#ae8fea9d52f23143b72c9916e66b252d3">MCG_Type::ATCVL</a></div><div class="ttdeci">__IO uint8_t ATCVL</div><div class="ttdoc">MCG Auto Trim Compare Value Low Register, offset: 0xB. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05430">MK60D10.h:5430</a></div></div>
<div class="ttc" id="a00103_html_a259e68ab03aedacecf22f30c207184e3"><div class="ttname"><a href="a00103.html#a259e68ab03aedacecf22f30c207184e3">ENET_Type::RMON_T_P128TO255</a></div><div class="ttdeci">__IO uint32_t RMON_T_P128TO255</div><div class="ttdoc">RMON Tx 128 to 255 byte packets (RMON_T_P128TO255), offset: 0x230. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03171">MK60D10.h:3171</a></div></div>
<div class="ttc" id="a00083_html_ad84d485b61d0a301e766a2b58e0c2b39"><div class="ttname"><a href="a00083.html#ad84d485b61d0a301e766a2b58e0c2b39">CMP_Type::CR0</a></div><div class="ttdeci">__IO uint8_t CR0</div><div class="ttdoc">CMP Control Register 0, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01951">MK60D10.h:1951</a></div></div>
<div class="ttc" id="a00184_html_abb8a5ba4a6ec647e27fa59f3d9657dc6"><div class="ttname"><a href="a00184.html#abb8a5ba4a6ec647e27fa59f3d9657dc6">SPI_Type::TXFR1</a></div><div class="ttdeci">__I uint32_t TXFR1</div><div class="ttdoc">DSPI Transmit FIFO Registers, offset: 0x40. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07759">MK60D10.h:7759</a></div></div>
<div class="ttc" id="a00095_html_a0f61f3cd5d904066d9050e97aab24734"><div class="ttname"><a href="a00095.html#a0f61f3cd5d904066d9050e97aab24734">DAC_Type::DATL</a></div><div class="ttdeci">__IO uint8_t DATL</div><div class="ttdoc">DAC Data Low Register, array offset: 0x0, array step: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02346">MK60D10.h:2346</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a></div><div class="ttdoc">CAN0 error interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00127">MK60D10.h:127</a></div></div>
<div class="ttc" id="a00184_html_a0f0d6e3942d20c38cdf19ef8c48116d2"><div class="ttname"><a href="a00184.html#a0f0d6e3942d20c38cdf19ef8c48116d2">SPI_Type::TXFR2</a></div><div class="ttdeci">__I uint32_t TXFR2</div><div class="ttdoc">DSPI Transmit FIFO Registers, offset: 0x44. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07760">MK60D10.h:7760</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdoc">SPI2 Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00124">MK60D10.h:124</a></div></div>
<div class="ttc" id="a00164_html"><div class="ttname"><a href="a00164.html">RTC_Type</a></div><div class="ttdoc">RTC - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06730">MK60D10.h:6730</a></div></div>
<div class="ttc" id="a00195_html_aa395c4a4a36ddcb7d74da56258216019"><div class="ttname"><a href="a00195.html#aa395c4a4a36ddcb7d74da56258216019">TSI_Type::WUCNTR</a></div><div class="ttdeci">__I uint32_t WUCNTR</div><div class="ttdoc">Wake-Up Channel Counter Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08015">MK60D10.h:8015</a></div></div>
<div class="ttc" id="a00119_html_a5f4adcc09ad475b811d37f1462e82c74"><div class="ttname"><a href="a00119.html#a5f4adcc09ad475b811d37f1462e82c74">I2C_Type::A1</a></div><div class="ttdeci">__IO uint8_t A1</div><div class="ttdoc">I2C Address Register 1, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04693">MK60D10.h:4693</a></div></div>
<div class="ttc" id="a00135_html"><div class="ttname"><a href="a00135.html">MCG_Type</a></div><div class="ttdoc">MCG - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05418">MK60D10.h:5418</a></div></div>
<div class="ttc" id="a00088_html_ae310669221588412c4b772c53b99f1c3"><div class="ttname"><a href="a00088.html#ae310669221588412c4b772c53b99f1c3">CRC_Type::CRCLL</a></div><div class="ttdeci">__IO uint8_t CRCLL</div><div class="ttdoc">CRC_CRCLL register., offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02184">MK60D10.h:2184</a></div></div>
<div class="ttc" id="a00230_html_a8705f1ca0cd919f17cdd610a401de206"><div class="ttname"><a href="a00230.html#a8705f1ca0cd919f17cdd610a401de206">USB_Type::ADDR</a></div><div class="ttdeci">__IO uint8_t ADDR</div><div class="ttdoc">Address register, offset: 0x98. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08731">MK60D10.h:8731</a></div></div>
<div class="ttc" id="a00196_html_ac56a9dbfe3a97f625a4cb0a787303c2d"><div class="ttname"><a href="a00196.html#ac56a9dbfe3a97f625a4cb0a787303c2d">UART_Type::RCFIFO</a></div><div class="ttdeci">__I uint8_t RCFIFO</div><div class="ttdoc">UART FIFO Receive Count, offset: 0x16. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08244">MK60D10.h:8244</a></div></div>
<div class="ttc" id="a00164_html_ab35b8ebf2d7d05ced0f5d5cc61ac71af"><div class="ttname"><a href="a00164.html#ab35b8ebf2d7d05ced0f5d5cc61ac71af">RTC_Type::RAR</a></div><div class="ttdeci">__IO uint32_t RAR</div><div class="ttdoc">RTC Read Access Register, offset: 0x804. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06741">MK60D10.h:6741</a></div></div>
<div class="ttc" id="a00148_html_a08fc04ae996dc8dcbb0d61921b486a68"><div class="ttname"><a href="a00148.html#a08fc04ae996dc8dcbb0d61921b486a68">PDB_Type::C1</a></div><div class="ttdeci">__IO uint32_t C1</div><div class="ttdoc">Channel n Control Register 1, array offset: 0x10, array step: 0x28. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06050">MK60D10.h:6050</a></div></div>
<div class="ttc" id="a00117_html_a669ea2d1371abbcd552de208ea9230bc"><div class="ttname"><a href="a00117.html#a669ea2d1371abbcd552de208ea9230bc">GPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdoc">Port Set Output Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04607">MK60D10.h:4607</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a></div><div class="ttdoc">CAN0 Rx warning interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00129">MK60D10.h:129</a></div></div>
<div class="ttc" id="a00108_html_ab9738b2970c2c6c4a0c5948b181154f8"><div class="ttname"><a href="a00108.html#ab9738b2970c2c6c4a0c5948b181154f8">FMC_Type::PFAPR</a></div><div class="ttdeci">__IO uint32_t PFAPR</div><div class="ttdoc">Flash Access Protection Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03795">MK60D10.h:3795</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a06ff001f3e4dd04ffadd900c2a692b3e"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a06ff001f3e4dd04ffadd900c2a692b3e">CAN1_ORed_Message_buffer_IRQn</a></div><div class="ttdoc">CAN1 OR&amp;#39;d message buffers interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00133">MK60D10.h:133</a></div></div>
<div class="ttc" id="a00196_html_a787e484817538016ce3579d6f9443ee2"><div class="ttname"><a href="a00196.html#a787e484817538016ce3579d6f9443ee2">UART_Type::TIDT</a></div><div class="ttdeci">__IO uint8_t TIDT</div><div class="ttdoc">UART CEA709.1-B Transmit Indeterminate Time, offset: 0x31. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08274">MK60D10.h:8274</a></div></div>
<div class="ttc" id="a00075_html_aade04fd9f32d87eceee3597d50420f04"><div class="ttname"><a href="a00075.html#aade04fd9f32d87eceee3597d50420f04">AXBS_Type::MGPCR2</a></div><div class="ttdeci">__IO uint32_t MGPCR2</div><div class="ttdoc">Master General Purpose Control Register, offset: 0xA00. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01384">MK60D10.h:1384</a></div></div>
<div class="ttc" id="a00115_html_ac1b1892634811f3572bfee2f26bf3a63"><div class="ttname"><a href="a00115.html#ac1b1892634811f3572bfee2f26bf3a63">FTFL_Type::FDPROT</a></div><div class="ttdeci">__IO uint8_t FDPROT</div><div class="ttdoc">Data Flash Protection Register, offset: 0x17. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03968">MK60D10.h:3968</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083adc0460504e0350019800eb2c12e501e7"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083adc0460504e0350019800eb2c12e501e7">CAN1_Tx_Warning_IRQn</a></div><div class="ttdoc">CAN1 Tx warning interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00136">MK60D10.h:136</a></div></div>
<div class="ttc" id="a00071_html_a6203ae75850730edcf4ce96ba5d97672"><div class="ttname"><a href="a00071.html#a6203ae75850730edcf4ce96ba5d97672">AIPS_Type::PACRE</a></div><div class="ttdeci">__IO uint32_t PACRE</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x40. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00495">MK60D10.h:495</a></div></div>
<div class="ttc" id="a00139_html_a3adbf6d9dac1f29825896fa67d40a4ef"><div class="ttname"><a href="a00139.html#a3adbf6d9dac1f29825896fa67d40a4ef">MPU_Type::EDR</a></div><div class="ttdeci">__I uint32_t EDR</div><div class="ttdoc">Error Detail Register, slave port n, array offset: 0x14, array step: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05691">MK60D10.h:5691</a></div></div>
<div class="ttc" id="a00088_html_aae78053e4972b46bf73418b5ddf528c6"><div class="ttname"><a href="a00088.html#aae78053e4972b46bf73418b5ddf528c6">CRC_Type::GPOLYL</a></div><div class="ttdeci">__IO uint16_t GPOLYL</div><div class="ttdoc">CRC_GPOLYL register., offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02192">MK60D10.h:2192</a></div></div>
<div class="ttc" id="a00120_html_a4134a86cc4b66d8d7e59fed43bf833ca"><div class="ttname"><a href="a00120.html#a4134a86cc4b66d8d7e59fed43bf833ca">I2S_Type::TCR2</a></div><div class="ttdeci">__IO uint32_t TCR2</div><div class="ttdoc">SAI Transmit Configuration 2 Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04852">MK60D10.h:4852</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a3713e4254e062f1d79ecbbaf55f52b48"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3713e4254e062f1d79ecbbaf55f52b48">Reserved102_IRQn</a></div><div class="ttdoc">Reserved interrupt 102. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00182">MK60D10.h:182</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a></div><div class="ttdoc">CAN0 Tx warning interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00128">MK60D10.h:128</a></div></div>
<div class="ttc" id="a00196_html_acd53b65af524f9b87c0dc07ccfb922cc"><div class="ttname"><a href="a00196.html#acd53b65af524f9b87c0dc07ccfb922cc">UART_Type::PFIFO</a></div><div class="ttdeci">__IO uint8_t PFIFO</div><div class="ttdoc">UART FIFO Parameters, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08238">MK60D10.h:8238</a></div></div>
<div class="ttc" id="a00103_html_a1c29d45fee192f84a40178027c582d90"><div class="ttname"><a href="a00103.html#a1c29d45fee192f84a40178027c582d90">ENET_Type::RMON_T_FRAG</a></div><div class="ttdeci">__IO uint32_t RMON_T_FRAG</div><div class="ttdoc">RMON Tx Packets &amp;lt; 64 bytes, bad CRC (RMON_T_FRAG), offset: 0x21C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03166">MK60D10.h:3166</a></div></div>
<div class="ttc" id="a00176_html_ac1199644a3e0befa110f6f40108cd873"><div class="ttname"><a href="a00176.html#ac1199644a3e0befa110f6f40108cd873">SDHC_Type::DSADDR</a></div><div class="ttdeci">__IO uint32_t DSADDR</div><div class="ttdoc">DMA System Address register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06892">MK60D10.h:6892</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a></div><div class="ttdoc">I2S0 transmit interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00131">MK60D10.h:131</a></div></div>
<div class="ttc" id="a00103_html_a9620a4a827db2cfd586c226a7174fabe"><div class="ttname"><a href="a00103.html#a9620a4a827db2cfd586c226a7174fabe">ENET_Type::ATPER</a></div><div class="ttdeci">__IO uint32_t ATPER</div><div class="ttdoc">Timer Period Register, offset: 0x40C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03218">MK60D10.h:3218</a></div></div>
<div class="ttc" id="a00196_html_ad836545a70769f43817e1cc2b4e1af00"><div class="ttname"><a href="a00196.html#ad836545a70769f43817e1cc2b4e1af00">UART_Type::IR</a></div><div class="ttdeci">__IO uint8_t IR</div><div class="ttdoc">UART Infrared Register, offset: 0xE. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08236">MK60D10.h:8236</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdoc">Port C interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00185">MK60D10.h:185</a></div></div>
<div class="ttc" id="a00080_html_afa5910590a69d21acc036991b3339982"><div class="ttname"><a href="a00080.html#afa5910590a69d21acc036991b3339982">CAN_Type::TIMER</a></div><div class="ttdeci">__IO uint32_t TIMER</div><div class="ttdoc">Free Running Timer, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01491">MK60D10.h:1491</a></div></div>
<div class="ttc" id="a00049_html_a1452eb8d202a03a390a021a8ed791698"><div class="ttname"><a href="a00049.html#a1452eb8d202a03a390a021a8ed791698">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register, offset: 0x40. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00281">MK60D10.h:281</a></div></div>
<div class="ttc" id="a00181_html_a71da199104a0c6df7a9b6ef58c5e4edb"><div class="ttname"><a href="a00181.html#a71da199104a0c6df7a9b6ef58c5e4edb">SIM_Type::SOPT1</a></div><div class="ttdeci">__IO uint32_t SOPT1</div><div class="ttdoc">System Options Register 1, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07329">MK60D10.h:7329</a></div></div>
<div class="ttc" id="a00120_html_a4d721096f492566c33c2354f7630624f"><div class="ttname"><a href="a00120.html#a4d721096f492566c33c2354f7630624f">I2S_Type::RCR3</a></div><div class="ttdeci">__IO uint32_t RCR3</div><div class="ttdoc">SAI Receive Configuration 3 Register, offset: 0x8C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04866">MK60D10.h:4866</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a7c8353b9cee9351903e69db521a1b42c"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7c8353b9cee9351903e69db521a1b42c">Reserved117_IRQn</a></div><div class="ttdoc">Reserved interrupt 117. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00197">MK60D10.h:197</a></div></div>
<div class="ttc" id="a00181_html_a53e80dc738a9dceaaa230afd667e3fd2"><div class="ttname"><a href="a00181.html#a53e80dc738a9dceaaa230afd667e3fd2">SIM_Type::SCGC7</a></div><div class="ttdeci">__IO uint32_t SCGC7</div><div class="ttdoc">System Clock Gating Control Register 7, offset: 0x1040. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07346">MK60D10.h:7346</a></div></div>
<div class="ttc" id="a00181_html_ad08521bc1b834684ec167d3df1ca795d"><div class="ttname"><a href="a00181.html#ad08521bc1b834684ec167d3df1ca795d">SIM_Type::FCFG1</a></div><div class="ttdeci">__IO uint32_t FCFG1</div><div class="ttdoc">Flash Configuration Register 1, offset: 0x104C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07349">MK60D10.h:7349</a></div></div>
<div class="ttc" id="a00084_html_aba5e9b2b5339e8d9a41aaedd54fbd21b"><div class="ttname"><a href="a00084.html#aba5e9b2b5339e8d9a41aaedd54fbd21b">CMT_Type::CMD1</a></div><div class="ttdeci">__IO uint8_t CMD1</div><div class="ttdoc">CMT Modulator Data Register Mark High, offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02068">MK60D10.h:2068</a></div></div>
<div class="ttc" id="a00150_html"><div class="ttname"><a href="a00150.html">PMC_Type</a></div><div class="ttdoc">PMC - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06257">MK60D10.h:6257</a></div></div>
<div class="ttc" id="a00142_html_aaabff2875971400e0975d365fd8bdd30"><div class="ttname"><a href="a00142.html#aaabff2875971400e0975d365fd8bdd30">NV_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdoc">Non-volatile Flash Option Register, offset: 0xD. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05872">MK60D10.h:5872</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdoc">DMA Channel 12 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00108">MK60D10.h:108</a></div></div>
<div class="ttc" id="a00163_html_a4d72ce4858cff5da811b489b0f3d41a8"><div class="ttname"><a href="a00163.html#a4d72ce4858cff5da811b489b0f3d41a8">RNG_Type::SR</a></div><div class="ttdeci">__I uint32_t SR</div><div class="ttdoc">RNGA Status Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06651">MK60D10.h:6651</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ac3d994ec9327977d23c0c05be9f42893"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac3d994ec9327977d23c0c05be9f42893">Reserved113_IRQn</a></div><div class="ttdoc">Reserved interrupt 113. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00193">MK60D10.h:193</a></div></div>
<div class="ttc" id="a00103_html_ac8ca6627a6219451b62a04a55177367b"><div class="ttname"><a href="a00103.html#ac8ca6627a6219451b62a04a55177367b">ENET_Type::EIMR</a></div><div class="ttdeci">__IO uint32_t EIMR</div><div class="ttdoc">Interrupt Mask Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03115">MK60D10.h:3115</a></div></div>
<div class="ttc" id="a00103_html_ad3557328d78c4e6558c6264f1da58779"><div class="ttname"><a href="a00103.html#ad3557328d78c4e6558c6264f1da58779">ENET_Type::RMON_R_P1024TO2047</a></div><div class="ttdeci">__IO uint32_t RMON_R_P1024TO2047</div><div class="ttdoc">RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047), offset: 0x2BC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03204">MK60D10.h:3204</a></div></div>
<div class="ttc" id="a00098_html_a96e8d9beb1b516edaf4b2ad84d2bce53"><div class="ttname"><a href="a00098.html#a96e8d9beb1b516edaf4b2ad84d2bce53">DMA_Type::CITER_ELINKNO</a></div><div class="ttdeci">__IO uint16_t CITER_ELINKNO</div><div class="ttdoc">TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016...</div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02499">MK60D10.h:2499</a></div></div>
<div class="ttc" id="a00149_html_a1efb9476e302dfe00faf684173c5b6ea"><div class="ttname"><a href="a00149.html#a1efb9476e302dfe00faf684173c5b6ea">PIT_Type::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdoc">Timer Control Register, array offset: 0x108, array step: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06191">MK60D10.h:6191</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a></div><div class="ttdoc">Ethernet MAC Receive Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00173">MK60D10.h:173</a></div></div>
<div class="ttc" id="a00103_html_a78e0c9198f7b28a5183ad00dc01d6dec"><div class="ttname"><a href="a00103.html#a78e0c9198f7b28a5183ad00dc01d6dec">ENET_Type::RSFL</a></div><div class="ttdeci">__IO uint32_t RSFL</div><div class="ttdoc">Receive FIFO Section Full Threshold, offset: 0x190. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03146">MK60D10.h:3146</a></div></div>
<div class="ttc" id="a00230_html_ad66155614624c6dbd95f696e1a9f0f35"><div class="ttname"><a href="a00230.html#ad66155614624c6dbd95f696e1a9f0f35">USB_Type::CTL</a></div><div class="ttdeci">__IO uint8_t CTL</div><div class="ttdoc">Control register, offset: 0x94. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08729">MK60D10.h:8729</a></div></div>
<div class="ttc" id="a00139_html_a42d8704b2a791eba1d1bc2166e755a77"><div class="ttname"><a href="a00139.html#a42d8704b2a791eba1d1bc2166e755a77">MPU_Type::EAR</a></div><div class="ttdeci">__I uint32_t EAR</div><div class="ttdoc">Error Address Register, slave port n, array offset: 0x10, array step: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05690">MK60D10.h:5690</a></div></div>
<div class="ttc" id="a00135_html_a741d9e828690788987ec4ea87e5d77a6"><div class="ttname"><a href="a00135.html#a741d9e828690788987ec4ea87e5d77a6">MCG_Type::C9</a></div><div class="ttdeci">__I uint8_t C9</div><div class="ttdoc">MCG Control 9 Register, offset: 0xE. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05433">MK60D10.h:5433</a></div></div>
<div class="ttc" id="a00116_html_a0a07f1a16c3d7714947e8ad3fb070592"><div class="ttname"><a href="a00116.html#a0a07f1a16c3d7714947e8ad3fb070592">FTM_Type::QDCTRL</a></div><div class="ttdeci">__IO uint32_t QDCTRL</div><div class="ttdoc">Quadrature Decoder Control And Status, offset: 0x80. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04147">MK60D10.h:4147</a></div></div>
<div class="ttc" id="a00098_html_a6aa09d24a95848d451a7a8415bbede9e"><div class="ttname"><a href="a00098.html#a6aa09d24a95848d451a7a8415bbede9e">DMA_Type::DCHPRI7</a></div><div class="ttdeci">__IO uint8_t DCHPRI7</div><div class="ttdoc">Channel n Priority Register, offset: 0x104. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02473">MK60D10.h:2473</a></div></div>
<div class="ttc" id="a00098_html_a9eacb0f911507328f4cca80c472a6d19"><div class="ttname"><a href="a00098.html#a9eacb0f911507328f4cca80c472a6d19">DMA_Type::HRS</a></div><div class="ttdeci">__IO uint32_t HRS</div><div class="ttdoc">Hardware Request Status Register, offset: 0x34. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02467">MK60D10.h:2467</a></div></div>
<div class="ttc" id="a00103_html_aaf0b0900889681545417520faf5775d3"><div class="ttname"><a href="a00103.html#aaf0b0900889681545417520faf5775d3">ENET_Type::IEEE_T_DEF</a></div><div class="ttdeci">__IO uint32_t IEEE_T_DEF</div><div class="ttdoc">Frames Transmitted after Deferral Delay (IEEE_T_DEF), offset: 0x258. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03181">MK60D10.h:3181</a></div></div>
<div class="ttc" id="a00164_html_a5c8182569d4fb9aa8403e3f5933058a6"><div class="ttname"><a href="a00164.html#a5c8182569d4fb9aa8403e3f5933058a6">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdoc">RTC Time Seconds Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06731">MK60D10.h:6731</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a></div><div class="ttdoc">DAC1 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00178">MK60D10.h:178</a></div></div>
<div class="ttc" id="a00103_html_a4ff1d9e93a255f28f9bdc61feba88b36"><div class="ttname"><a href="a00103.html#a4ff1d9e93a255f28f9bdc61feba88b36">ENET_Type::IEEE_R_MACERR</a></div><div class="ttdeci">__IO uint32_t IEEE_R_MACERR</div><div class="ttdoc">Receive Fifo Overflow count (IEEE_R_MACERR), offset: 0x2D8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03211">MK60D10.h:3211</a></div></div>
<div class="ttc" id="a00184_html_a651ac70598a7c82ab57fc9eb672f3d70"><div class="ttname"><a href="a00184.html#a651ac70598a7c82ab57fc9eb672f3d70">SPI_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">Module Configuration Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07743">MK60D10.h:7743</a></div></div>
<div class="ttc" id="a00184_html_a67d77705e336870c3747e28d1f549b1d"><div class="ttname"><a href="a00184.html#a67d77705e336870c3747e28d1f549b1d">SPI_Type::TXFR3</a></div><div class="ttdeci">__I uint32_t TXFR3</div><div class="ttdoc">DSPI Transmit FIFO Registers, offset: 0x48. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07761">MK60D10.h:7761</a></div></div>
<div class="ttc" id="a00083_html_a5ba1232e4d84912b6f6110d2b3194cb8"><div class="ttname"><a href="a00083.html#a5ba1232e4d84912b6f6110d2b3194cb8">CMP_Type::SCR</a></div><div class="ttdeci">__IO uint8_t SCR</div><div class="ttdoc">CMP Status and Control Register, offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01954">MK60D10.h:1954</a></div></div>
<div class="ttc" id="a00142_html_aa28a9317d3ffe8a1501ad7c0b5a938bd"><div class="ttname"><a href="a00142.html#aa28a9317d3ffe8a1501ad7c0b5a938bd">NV_Type::FEPROT</a></div><div class="ttdeci">__I uint8_t FEPROT</div><div class="ttdoc">Non-volatile EERAM Protection Register, offset: 0xE. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05873">MK60D10.h:5873</a></div></div>
<div class="ttc" id="a00105_html_a64bcfdb3c28f4a6c019b8206611cc381"><div class="ttname"><a href="a00105.html#a64bcfdb3c28f4a6c019b8206611cc381">EWM_Type::CLKPRESCALER</a></div><div class="ttdeci">__IO uint8_t CLKPRESCALER</div><div class="ttdoc">Clock Prescaler Register, offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03619">MK60D10.h:3619</a></div></div>
<div class="ttc" id="a00098_html_afad526bde6762b30554725cead19dec2"><div class="ttname"><a href="a00098.html#afad526bde6762b30554725cead19dec2">DMA_Type::INT</a></div><div class="ttdeci">__IO uint32_t INT</div><div class="ttdoc">Interrupt Request Register, offset: 0x24. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02463">MK60D10.h:2463</a></div></div>
<div class="ttc" id="a00196_html"><div class="ttname"><a href="a00196.html">UART_Type</a></div><div class="ttdoc">UART - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08221">MK60D10.h:8221</a></div></div>
<div class="ttc" id="a00164_html_a80ed5731d6b625b56c6bbeedd8f9bcb8"><div class="ttname"><a href="a00164.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdoc">RTC Interrupt Enable Register, offset: 0x1C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06738">MK60D10.h:6738</a></div></div>
<div class="ttc" id="a00136_html_a7e83a4220c2fc40542aa700b6a98df41"><div class="ttname"><a href="a00136.html#a7e83a4220c2fc40542aa700b6a98df41">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdoc">Crossbar Switch (AXBS) Slave Configuration, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05587">MK60D10.h:5587</a></div></div>
<div class="ttc" id="a00136_html_a67931589db87c44b6387d38d78a7268e"><div class="ttname"><a href="a00136.html#a67931589db87c44b6387d38d78a7268e">MCM_Type::ETBRL</a></div><div class="ttdeci">__IO uint32_t ETBRL</div><div class="ttdoc">ETB Reload register, offset: 0x18. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05592">MK60D10.h:5592</a></div></div>
<div class="ttc" id="a00084_html_abeb8346ceedb3fb02c02cb4c43a0c31d"><div class="ttname"><a href="a00084.html#abeb8346ceedb3fb02c02cb4c43a0c31d">CMT_Type::CGL1</a></div><div class="ttdeci">__IO uint8_t CGL1</div><div class="ttdoc">CMT Carrier Generator Low Data Register 1, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02063">MK60D10.h:2063</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a></div><div class="ttdoc">PIT timer channel 2 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00166">MK60D10.h:166</a></div></div>
<div class="ttc" id="a00196_html_a20b8df969801131dfdaa8ca7d5049f44"><div class="ttname"><a href="a00196.html#a20b8df969801131dfdaa8ca7d5049f44">UART_Type::WP7816_T_TYPE1</a></div><div class="ttdeci">__IO uint8_t WP7816_T_TYPE1</div><div class="ttdoc">UART 7816 Wait Parameter Register, offset: 0x1B. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08251">MK60D10.h:8251</a></div></div>
<div class="ttc" id="a00130_html_a5736205996ff7fc8e4eba49f8f0e44ea"><div class="ttname"><a href="a00130.html#a5736205996ff7fc8e4eba49f8f0e44ea">LLWU_Type::FILT2</a></div><div class="ttdeci">__IO uint8_t FILT2</div><div class="ttdoc">LLWU Pin Filter 2 register, offset: 0x9. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05155">MK60D10.h:5155</a></div></div>
<div class="ttc" id="a00084_html"><div class="ttname"><a href="a00084.html">CMT_Type</a></div><div class="ttdoc">CMT - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02061">MK60D10.h:2061</a></div></div>
<div class="ttc" id="a00196_html_a73acabe00975b26ce347736f07c80925"><div class="ttname"><a href="a00196.html#a73acabe00975b26ce347736f07c80925">UART_Type::MA1</a></div><div class="ttdeci">__IO uint8_t MA1</div><div class="ttdoc">UART Match Address Registers 1, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08230">MK60D10.h:8230</a></div></div>
<div class="ttc" id="a00176_html_a817fe46317500419bff67ebd2ec8f10d"><div class="ttname"><a href="a00176.html#a817fe46317500419bff67ebd2ec8f10d">SDHC_Type::CMDARG</a></div><div class="ttdeci">__IO uint32_t CMDARG</div><div class="ttdoc">Command Argument register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06894">MK60D10.h:6894</a></div></div>
<div class="ttc" id="a00176_html_aaf15f447a947396dffb6b71383e99170"><div class="ttname"><a href="a00176.html#aaf15f447a947396dffb6b71383e99170">SDHC_Type::XFERTYP</a></div><div class="ttdeci">__IO uint32_t XFERTYP</div><div class="ttdoc">Transfer Type register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06895">MK60D10.h:6895</a></div></div>
<div class="ttc" id="a01259_html"><div class="ttname"><a href="a01259.html">system_MK60D10.h</a></div><div class="ttdoc">Device specific configuration file for MK60D10 (header file) </div></div>
<div class="ttc" id="a00148_html_ac3e33b249de9772accd3ea93c70ea9a3"><div class="ttname"><a href="a00148.html#ac3e33b249de9772accd3ea93c70ea9a3">PDB_Type::S</a></div><div class="ttdeci">__IO uint32_t S</div><div class="ttdoc">Channel n Status Register, array offset: 0x14, array step: 0x28. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06051">MK60D10.h:6051</a></div></div>
<div class="ttc" id="a00081_html_a4ed721a08f4487b46525e8014880e48a"><div class="ttname"><a href="a00081.html#a4ed721a08f4487b46525e8014880e48a">CAU_Type::LDR_CAA</a></div><div class="ttdeci">__O uint32_t LDR_CAA</div><div class="ttdoc">Accumulator register - Load Register command, offset: 0x844. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01816">MK60D10.h:1816</a></div></div>
<div class="ttc" id="a00098_html_a660bf74d1bc09d545df004079454f8d3"><div class="ttname"><a href="a00098.html#a660bf74d1bc09d545df004079454f8d3">DMA_Type::DCHPRI14</a></div><div class="ttdeci">__IO uint8_t DCHPRI14</div><div class="ttdoc">Channel n Priority Register, offset: 0x10D. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02482">MK60D10.h:2482</a></div></div>
<div class="ttc" id="a00184_html"><div class="ttname"><a href="a00184.html">SPI_Type</a></div><div class="ttdoc">SPI - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07742">MK60D10.h:7742</a></div></div>
<div class="ttc" id="a00071_html_ae9d17ee3a5debdbbdd6f8e6f90eb6466"><div class="ttname"><a href="a00071.html#ae9d17ee3a5debdbbdd6f8e6f90eb6466">AIPS_Type::MPRA</a></div><div class="ttdeci">__IO uint32_t MPRA</div><div class="ttdoc">Master Privilege Register A, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00488">MK60D10.h:488</a></div></div>
<div class="ttc" id="a00084_html_a6cde86fd27edc5afb37125c287441749"><div class="ttname"><a href="a00084.html#a6cde86fd27edc5afb37125c287441749">CMT_Type::OC</a></div><div class="ttdeci">__IO uint8_t OC</div><div class="ttdoc">CMT Output Control Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02066">MK60D10.h:2066</a></div></div>
<div class="ttc" id="a00196_html_a32e576e5777a71fe5d082448e7a452ed"><div class="ttname"><a href="a00196.html#a32e576e5777a71fe5d082448e7a452ed">UART_Type::MA2</a></div><div class="ttdeci">__IO uint8_t MA2</div><div class="ttdoc">UART Match Address Registers 2, offset: 0x9. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08231">MK60D10.h:8231</a></div></div>
<div class="ttc" id="a00181_html_a3673a8cdd4cf80d15491e56214ee3124"><div class="ttname"><a href="a00181.html#a3673a8cdd4cf80d15491e56214ee3124">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdoc">Unique Identification Register Mid-High, offset: 0x1058. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07352">MK60D10.h:7352</a></div></div>
<div class="ttc" id="a00049_html_ac8a4d66d82362aab14f46b3a2947a7b7"><div class="ttname"><a href="a00049.html#ac8a4d66d82362aab14f46b3a2947a7b7">ADC_Type::CV1</a></div><div class="ttdeci">__IO uint32_t CV1</div><div class="ttdoc">Compare Value Registers, offset: 0x18. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00271">MK60D10.h:271</a></div></div>
<div class="ttc" id="a00195_html_ac6d03feb22e851a6b1b3d4b781ea0c2c"><div class="ttname"><a href="a00195.html#ac6d03feb22e851a6b1b3d4b781ea0c2c">TSI_Type::CNTR3</a></div><div class="ttdeci">__I uint32_t CNTR3</div><div class="ttdoc">Counter Register, offset: 0x104. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08018">MK60D10.h:8018</a></div></div>
<div class="ttc" id="a00103_html_a3d7389c7d6bb0792949ccb7b30170965"><div class="ttname"><a href="a00103.html#a3d7389c7d6bb0792949ccb7b30170965">ENET_Type::RMON_R_JAB</a></div><div class="ttdeci">__IO uint32_t RMON_R_JAB</div><div class="ttdoc">RMON Rx Packets &amp;gt; MAX_FL bytes, bad CRC (RMON_R_JAB), offset: 0x2A0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03197">MK60D10.h:3197</a></div></div>
<div class="ttc" id="a00071_html_ab37888e4e8a9b76c34a8e6dbfef2d89f"><div class="ttname"><a href="a00071.html#ab37888e4e8a9b76c34a8e6dbfef2d89f">AIPS_Type::PACRL</a></div><div class="ttdeci">__IO uint32_t PACRL</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x5C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00502">MK60D10.h:502</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdoc">DMA Channel 13 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00109">MK60D10.h:109</a></div></div>
<div class="ttc" id="a00071_html_a0df98dbca629285b81f2665f24de313c"><div class="ttname"><a href="a00071.html#a0df98dbca629285b81f2665f24de313c">AIPS_Type::PACRC</a></div><div class="ttdeci">__IO uint32_t PACRC</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x28. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00492">MK60D10.h:492</a></div></div>
<div class="ttc" id="a00196_html_a597136262bab8c00cbdf6c5af238b760"><div class="ttname"><a href="a00196.html#a597136262bab8c00cbdf6c5af238b760">UART_Type::IE</a></div><div class="ttdeci">__IO uint8_t IE</div><div class="ttdoc">UART CEA709.1-B Interrupt Enable Register, offset: 0x29. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08266">MK60D10.h:8266</a></div></div>
<div class="ttc" id="a00049_html_af713fff7638ff0895a2f3096c292380b"><div class="ttname"><a href="a00049.html#af713fff7638ff0895a2f3096c292380b">ADC_Type::CLPD</a></div><div class="ttdeci">__IO uint32_t CLPD</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register, offset: 0x34. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00278">MK60D10.h:278</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdoc">Normal Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00113">MK60D10.h:113</a></div></div>
<div class="ttc" id="a00230_html_a58b9187d7f4a00613210eae025612065"><div class="ttname"><a href="a00230.html#a58b9187d7f4a00613210eae025612065">USB_Type::TOKEN</a></div><div class="ttdeci">__IO uint8_t TOKEN</div><div class="ttdoc">Token register, offset: 0xA8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08739">MK60D10.h:8739</a></div></div>
<div class="ttc" id="a00183_html_ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a"><div class="ttname"><a href="a00183.html#ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a">SMC_Type::VLLSCTRL</a></div><div class="ttdeci">__IO uint8_t VLLSCTRL</div><div class="ttdoc">VLLS Control register, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07672">MK60D10.h:7672</a></div></div>
<div class="ttc" id="a00088_html_ab020842ee7d3106b47d3d9ca434ea824"><div class="ttname"><a href="a00088.html#ab020842ee7d3106b47d3d9ca434ea824">CRC_Type::GPOLY</a></div><div class="ttdeci">__IO uint32_t GPOLY</div><div class="ttdoc">CRC Polynomial register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02195">MK60D10.h:2195</a></div></div>
<div class="ttc" id="a00103_html_abf8a22a4275fb4615b0b24dac999fe70"><div class="ttname"><a href="a00103.html#abf8a22a4275fb4615b0b24dac999fe70">ENET_Type::RMON_T_UNDERSIZE</a></div><div class="ttdeci">__IO uint32_t RMON_T_UNDERSIZE</div><div class="ttdoc">RMON Tx Packets &amp;lt; 64 bytes, good CRC (RMON_T_UNDERSIZE), offset: 0x214. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03164">MK60D10.h:3164</a></div></div>
<div class="ttc" id="a00196_html_af9d2946e7652e7f1a1bf56fa019ffaf0"><div class="ttname"><a href="a00196.html#af9d2946e7652e7f1a1bf56fa019ffaf0">UART_Type::MODEM</a></div><div class="ttdeci">__IO uint8_t MODEM</div><div class="ttdoc">UART Modem Register, offset: 0xD. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08235">MK60D10.h:8235</a></div></div>
<div class="ttc" id="a00117_html_aec9404442ba35916e2a747d2d0bf73de"><div class="ttname"><a href="a00117.html#aec9404442ba35916e2a747d2d0bf73de">GPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdoc">Port Toggle Output Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04609">MK60D10.h:4609</a></div></div>
<div class="ttc" id="a00103_html_ab84eeffd56da6b3e88467b83e883715f"><div class="ttname"><a href="a00103.html#ab84eeffd56da6b3e88467b83e883715f">ENET_Type::RDSR</a></div><div class="ttdeci">__IO uint32_t RDSR</div><div class="ttdoc">Receive Descriptor Ring Start Register, offset: 0x180. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03142">MK60D10.h:3142</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a730a33faa372e1c43be1cd1285ed2243"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a730a33faa372e1c43be1cd1285ed2243">CAN1_Rx_Warning_IRQn</a></div><div class="ttdoc">CAN1 Rx warning interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00137">MK60D10.h:137</a></div></div>
<div class="ttc" id="a00103_html_a7a0c5e2db3edb40ea305377189ad2bc5"><div class="ttname"><a href="a00103.html#a7a0c5e2db3edb40ea305377189ad2bc5">ENET_Type::RMON_T_JAB</a></div><div class="ttdeci">__IO uint32_t RMON_T_JAB</div><div class="ttdoc">RMON Tx Packets &amp;gt; MAX_FL bytes, bad CRC (RMON_T_JAB), offset: 0x220. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03167">MK60D10.h:3167</a></div></div>
<div class="ttc" id="a00075_html_ae9e660e16d928563b9b2e58f46983504"><div class="ttname"><a href="a00075.html#ae9e660e16d928563b9b2e58f46983504">AXBS_Type::MGPCR3</a></div><div class="ttdeci">__IO uint32_t MGPCR3</div><div class="ttdoc">Master General Purpose Control Register, offset: 0xB00. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01386">MK60D10.h:1386</a></div></div>
<div class="ttc" id="a00148_html_a27b752c3fb14fa47cda9b911dda18eb5"><div class="ttname"><a href="a00148.html#a27b752c3fb14fa47cda9b911dda18eb5">PDB_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdoc">Status and Control Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06045">MK60D10.h:6045</a></div></div>
<div class="ttc" id="a00163_html_ad59205cea4b6417e6cae229001ab24d4"><div class="ttname"><a href="a00163.html#ad59205cea4b6417e6cae229001ab24d4">RNG_Type::OR</a></div><div class="ttdeci">__I uint32_t OR</div><div class="ttdoc">RNGA Output Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06653">MK60D10.h:6653</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a></div><div class="ttdoc">PIT timer channel 3 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00167">MK60D10.h:167</a></div></div>
<div class="ttc" id="a00136_html_ac703b93883db7ce06bb9a6b6222a7e6f"><div class="ttname"><a href="a00136.html#ac703b93883db7ce06bb9a6b6222a7e6f">MCM_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">Control Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05589">MK60D10.h:5589</a></div></div>
<div class="ttc" id="a00176_html_a61dd6c881db2eb748aaed392578869c7"><div class="ttname"><a href="a00176.html#a61dd6c881db2eb748aaed392578869c7">SDHC_Type::WML</a></div><div class="ttdeci">__IO uint32_t WML</div><div class="ttdoc">Watermark Level Register, offset: 0x44. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06906">MK60D10.h:6906</a></div></div>
<div class="ttc" id="a00098_html_a60b7ef52775eb2e3a56852fdeacc0975"><div class="ttname"><a href="a00098.html#a60b7ef52775eb2e3a56852fdeacc0975">DMA_Type::CSR</a></div><div class="ttdeci">__IO uint16_t CSR</div><div class="ttdoc">TCD Control and Status, array offset: 0x101C, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02503">MK60D10.h:2503</a></div></div>
<div class="ttc" id="a00116_html_af3bab26c41de8b03fd2d925abdc3eaea"><div class="ttname"><a href="a00116.html#af3bab26c41de8b03fd2d925abdc3eaea">FTM_Type::FLTPOL</a></div><div class="ttdeci">__IO uint32_t FLTPOL</div><div class="ttdoc">FTM Fault Input Polarity, offset: 0x88. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04149">MK60D10.h:4149</a></div></div>
<div class="ttc" id="a00196_html_a1dea2d29f7d367f03e971a8cb9bf0059"><div class="ttname"><a href="a00196.html#a1dea2d29f7d367f03e971a8cb9bf0059">UART_Type::WB</a></div><div class="ttdeci">__IO uint8_t WB</div><div class="ttdoc">UART CEA709.1-B WBASE, offset: 0x2A. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08267">MK60D10.h:8267</a></div></div>
<div class="ttc" id="a00099_html"><div class="ttname"><a href="a00099.html">DMAMUX_Type</a></div><div class="ttdoc">DMAMUX - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03062">MK60D10.h:3062</a></div></div>
<div class="ttc" id="a00080_html_a7ae40587a0ab05c822ca101757875904"><div class="ttname"><a href="a00080.html#a7ae40587a0ab05c822ca101757875904">CAN_Type::CTRL1</a></div><div class="ttdeci">__IO uint32_t CTRL1</div><div class="ttdoc">Control 1 register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01490">MK60D10.h:1490</a></div></div>
<div class="ttc" id="a00106_html"><div class="ttname"><a href="a00106.html">FB_Type</a></div><div class="ttdoc">FB - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03685">MK60D10.h:3685</a></div></div>
<div class="ttc" id="a00115_html_aa4b75cd929281e4b38c12c9a76a9b78f"><div class="ttname"><a href="a00115.html#aa4b75cd929281e4b38c12c9a76a9b78f">FTFL_Type::FCCOB1</a></div><div class="ttdeci">__IO uint8_t FCCOB1</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03952">MK60D10.h:3952</a></div></div>
<div class="ttc" id="a00184_html_a249653bf4e8d64e2c4c5936421ea9927"><div class="ttname"><a href="a00184.html#a249653bf4e8d64e2c4c5936421ea9927">SPI_Type::TXFR0</a></div><div class="ttdeci">__I uint32_t TXFR0</div><div class="ttdoc">DSPI Transmit FIFO Registers, offset: 0x3C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07758">MK60D10.h:7758</a></div></div>
<div class="ttc" id="a00103_html_a1e6a24a342870195d9f9efd0ed7a43bc"><div class="ttname"><a href="a00103.html#a1e6a24a342870195d9f9efd0ed7a43bc">ENET_Type::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdoc">Receive Control Register, offset: 0x84. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03127">MK60D10.h:3127</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdoc">Port A interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00183">MK60D10.h:183</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdoc">DMA Channel 11 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00107">MK60D10.h:107</a></div></div>
<div class="ttc" id="a00230_html_a7271c06f949d448fa10196e2bb10bd93"><div class="ttname"><a href="a00230.html#a7271c06f949d448fa10196e2bb10bd93">USB_Type::ADDINFO</a></div><div class="ttdeci">__I uint8_t ADDINFO</div><div class="ttdoc">Peripheral Additional Info register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08709">MK60D10.h:8709</a></div></div>
<div class="ttc" id="a00116_html_a28478e01da54c088007371f44451b2d7"><div class="ttname"><a href="a00116.html#a28478e01da54c088007371f44451b2d7">FTM_Type::PWMLOAD</a></div><div class="ttdeci">__IO uint32_t PWMLOAD</div><div class="ttdoc">FTM PWM Load, offset: 0x98. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04153">MK60D10.h:4153</a></div></div>
<div class="ttc" id="a00130_html_a3c0a1985283644dfd4d68600e899b55f"><div class="ttname"><a href="a00130.html#a3c0a1985283644dfd4d68600e899b55f">LLWU_Type::F3</a></div><div class="ttdeci">__I uint8_t F3</div><div class="ttdoc">LLWU Flag 3 register, offset: 0x7. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05153">MK60D10.h:5153</a></div></div>
<div class="ttc" id="a00103_html_a44766d369a9340a077907deed6107f78"><div class="ttname"><a href="a00103.html#a44766d369a9340a077907deed6107f78">ENET_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdoc">Transmit Control Register, offset: 0xC4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03129">MK60D10.h:3129</a></div></div>
<div class="ttc" id="a00075_html_a5fcaf70cb286f5b3bb78e2ba616586c1"><div class="ttname"><a href="a00075.html#a5fcaf70cb286f5b3bb78e2ba616586c1">AXBS_Type::PRS</a></div><div class="ttdeci">__IO uint32_t PRS</div><div class="ttdoc">Priority Registers Slave, array offset: 0x0, array step: 0x100. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01374">MK60D10.h:1374</a></div></div>
<div class="ttc" id="a00233_html_ac89857a2cb18752c0ea2b7eeefb64c0c"><div class="ttname"><a href="a00233.html#ac89857a2cb18752c0ea2b7eeefb64c0c">WDOG_Type::PRESC</a></div><div class="ttdeci">__IO uint16_t PRESC</div><div class="ttdoc">Watchdog Prescaler register, offset: 0x16. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09207">MK60D10.h:9207</a></div></div>
<div class="ttc" id="a00103_html_a0280ca4dba07c6a76901229ce4c885da"><div class="ttname"><a href="a00103.html#a0280ca4dba07c6a76901229ce4c885da">ENET_Type::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdoc">Ethernet Control Register, offset: 0x24. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03120">MK60D10.h:3120</a></div></div>
<div class="ttc" id="a00084_html_ad5ddf20a0c59f22da1def98165827ae6"><div class="ttname"><a href="a00084.html#ad5ddf20a0c59f22da1def98165827ae6">CMT_Type::CGL2</a></div><div class="ttdeci">__IO uint8_t CGL2</div><div class="ttdoc">CMT Carrier Generator Low Data Register 2, offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02065">MK60D10.h:2065</a></div></div>
<div class="ttc" id="a00103_html_a7a0c4ff40dfd2da3f20f28f3f50b991f"><div class="ttname"><a href="a00103.html#a7a0c4ff40dfd2da3f20f28f3f50b991f">ENET_Type::OPD</a></div><div class="ttdeci">__IO uint32_t OPD</div><div class="ttdoc">Opcode/Pause Duration Register, offset: 0xEC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03133">MK60D10.h:3133</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00075">ADuCRF101.h:75</a></div></div>
<div class="ttc" id="a00080_html_a561aab7ad4e38ae9ba75477bfbd74c63"><div class="ttname"><a href="a00080.html#a561aab7ad4e38ae9ba75477bfbd74c63">CAN_Type::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdoc">Error Counter, offset: 0x1C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01496">MK60D10.h:1496</a></div></div>
<div class="ttc" id="a00115_html_af38d2317584c77c0b55dbcd5af6ead65"><div class="ttname"><a href="a00115.html#af38d2317584c77c0b55dbcd5af6ead65">FTFL_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdoc">Flash Configuration Register, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03947">MK60D10.h:3947</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083acdd560a510a484c6e75cd00c90953f12"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083acdd560a510a484c6e75cd00c90953f12">Reserved111_IRQn</a></div><div class="ttdoc">Reserved interrupt 111. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00191">MK60D10.h:191</a></div></div>
<div class="ttc" id="a00081_html_ac5a11025c0def52c0d510c9c13cc7949"><div class="ttname"><a href="a00081.html#ac5a11025c0def52c0d510c9c13cc7949">CAU_Type::ADR_CAA</a></div><div class="ttdeci">__O uint32_t ADR_CAA</div><div class="ttdoc">Accumulator register - Add to register command, offset: 0x8C4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01824">MK60D10.h:1824</a></div></div>
<div class="ttc" id="a00120_html_a91337041fca47b36ff4f31f29cb273bf"><div class="ttname"><a href="a00120.html#a91337041fca47b36ff4f31f29cb273bf">I2S_Type::TCR5</a></div><div class="ttdeci">__IO uint32_t TCR5</div><div class="ttdoc">SAI Transmit Configuration 5 Register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04855">MK60D10.h:4855</a></div></div>
<div class="ttc" id="a00116_html_a7ef7e543dc67cfc33c569f78b2aa2e4b"><div class="ttname"><a href="a00116.html#a7ef7e543dc67cfc33c569f78b2aa2e4b">FTM_Type::DEADTIME</a></div><div class="ttdeci">__IO uint32_t DEADTIME</div><div class="ttdoc">Deadtime Insertion Control, offset: 0x68. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04141">MK60D10.h:4141</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdoc">DMA Channel 0 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00096">MK60D10.h:96</a></div></div>
<div class="ttc" id="a00195_html_a8dd8b593d0b7e3889fad09bf68b5e882"><div class="ttname"><a href="a00195.html#a8dd8b593d0b7e3889fad09bf68b5e882">TSI_Type::CNTR15</a></div><div class="ttdeci">__I uint32_t CNTR15</div><div class="ttdoc">Counter Register, offset: 0x11C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08024">MK60D10.h:8024</a></div></div>
<div class="ttc" id="a00231_html_a47a8d16e5cafbe66cf4fc40e26f286f1"><div class="ttname"><a href="a00231.html#a47a8d16e5cafbe66cf4fc40e26f286f1">USBDCD_Type::STATUS</a></div><div class="ttdeci">__I uint32_t STATUS</div><div class="ttdoc">Status register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09038">MK60D10.h:9038</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a></div><div class="ttdoc">Ethernet MAC IEEE 1588 Timer Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00171">MK60D10.h:171</a></div></div>
<div class="ttc" id="a00049_html_af69704301d23c620abacbbdfa7caa05e"><div class="ttname"><a href="a00049.html#af69704301d23c620abacbbdfa7caa05e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdoc">Status and Control Register 3, offset: 0x24. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00274">MK60D10.h:274</a></div></div>
<div class="ttc" id="a00103_html_af5dd4680a4d27dbdba99eacc0b7c5033"><div class="ttname"><a href="a00103.html#af5dd4680a4d27dbdba99eacc0b7c5033">ENET_Type::RMON_R_DROP</a></div><div class="ttdeci">__IO uint32_t RMON_R_DROP</div><div class="ttdoc">Count of frames not counted correctly (IEEE_R_DROP). </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03207">MK60D10.h:3207</a></div></div>
<div class="ttc" id="a00184_html_a333d186477ff4f51d447d342354aaead"><div class="ttname"><a href="a00184.html#a333d186477ff4f51d447d342354aaead">SPI_Type::PUSHR_SLAVE</a></div><div class="ttdeci">__IO uint32_t PUSHR_SLAVE</div><div class="ttdoc">PUSH TX FIFO Register In Slave Mode, offset: 0x34. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07755">MK60D10.h:7755</a></div></div>
<div class="ttc" id="a00105_html_a8b8265f982b05d0280305caedc159e37"><div class="ttname"><a href="a00105.html#a8b8265f982b05d0280305caedc159e37">EWM_Type::SERV</a></div><div class="ttdeci">__O uint8_t SERV</div><div class="ttdoc">Service Register, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03615">MK60D10.h:3615</a></div></div>
<div class="ttc" id="a00120_html_a402dc49c093c976d36ae655ab62d0df5"><div class="ttname"><a href="a00120.html#a402dc49c093c976d36ae655ab62d0df5">I2S_Type::TCR1</a></div><div class="ttdeci">__IO uint32_t TCR1</div><div class="ttdoc">SAI Transmit Configuration 1 Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04851">MK60D10.h:4851</a></div></div>
<div class="ttc" id="a00103_html_af7505d13d5ccb9a08a651b450be19a0a"><div class="ttname"><a href="a00103.html#af7505d13d5ccb9a08a651b450be19a0a">ENET_Type::RMON_T_DROP</a></div><div class="ttdeci">__IO uint32_t RMON_T_DROP</div><div class="ttdoc">Count of frames not counted correctly (RMON_T_DROP). </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03159">MK60D10.h:3159</a></div></div>
<div class="ttc" id="a00075_html"><div class="ttname"><a href="a00075.html">AXBS_Type</a></div><div class="ttdoc">AXBS - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01372">MK60D10.h:1372</a></div></div>
<div class="ttc" id="a00103_html_ac7321a60f5ceb7e658a0ef2b2edc2a1e"><div class="ttname"><a href="a00103.html#ac7321a60f5ceb7e658a0ef2b2edc2a1e">ENET_Type::RMON_T_P_GTE2048</a></div><div class="ttdeci">__IO uint32_t RMON_T_P_GTE2048</div><div class="ttdoc">RMON Tx packets w &amp;gt; 2048 bytes (RMON_T_P_GTE2048), offset: 0x240. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03175">MK60D10.h:3175</a></div></div>
<div class="ttc" id="a00130_html_a3e7dd04bfade7dc646336a69827f8d8f"><div class="ttname"><a href="a00130.html#a3e7dd04bfade7dc646336a69827f8d8f">LLWU_Type::PE4</a></div><div class="ttdeci">__IO uint8_t PE4</div><div class="ttdoc">LLWU Pin Enable 4 register, offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05149">MK60D10.h:5149</a></div></div>
<div class="ttc" id="a00120_html_ae01402cc631b47ce8128465aa287e6df"><div class="ttname"><a href="a00120.html#ae01402cc631b47ce8128465aa287e6df">I2S_Type::TCR4</a></div><div class="ttdeci">__IO uint32_t TCR4</div><div class="ttdoc">SAI Transmit Configuration 4 Register, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04854">MK60D10.h:4854</a></div></div>
<div class="ttc" id="a00176_html_abf0771f8bc90488939e8feccbcd04a17"><div class="ttname"><a href="a00176.html#abf0771f8bc90488939e8feccbcd04a17">SDHC_Type::BLKATTR</a></div><div class="ttdeci">__IO uint32_t BLKATTR</div><div class="ttdoc">Block Attributes register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06893">MK60D10.h:6893</a></div></div>
<div class="ttc" id="a00181_html_a737f06d2d95f8b7528fd37114603da00"><div class="ttname"><a href="a00181.html#a737f06d2d95f8b7528fd37114603da00">SIM_Type::SCGC1</a></div><div class="ttdeci">__IO uint32_t SCGC1</div><div class="ttdoc">System Clock Gating Control Register 1, offset: 0x1028. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07340">MK60D10.h:7340</a></div></div>
<div class="ttc" id="a00084_html_ad5c3e74ab287959da1599060c679921d"><div class="ttname"><a href="a00084.html#ad5c3e74ab287959da1599060c679921d">CMT_Type::MSC</a></div><div class="ttdeci">__IO uint8_t MSC</div><div class="ttdoc">CMT Modulator Status and Control Register, offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02067">MK60D10.h:2067</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17">FTFL_IRQn</a></div><div class="ttdoc">FTFL Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00114">MK60D10.h:114</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdoc">RTC interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00162">MK60D10.h:162</a></div></div>
<div class="ttc" id="a00196_html_a072c8c133dc8dd47905d44765c4f5d6a"><div class="ttname"><a href="a00196.html#a072c8c133dc8dd47905d44765c4f5d6a">UART_Type::TPL</a></div><div class="ttdeci">__IO uint8_t TPL</div><div class="ttdoc">UART CEA709.1-B Transmit Packet Length, offset: 0x28. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08265">MK60D10.h:8265</a></div></div>
<div class="ttc" id="a00196_html_a84b8e4511219e743ccd3308ac0290572"><div class="ttname"><a href="a00196.html#a84b8e4511219e743ccd3308ac0290572">UART_Type::TCFIFO</a></div><div class="ttdeci">__I uint8_t TCFIFO</div><div class="ttdoc">UART FIFO Transmit Count, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08242">MK60D10.h:8242</a></div></div>
<div class="ttc" id="a00098_html_a5e0642c17b40d3ff9a5be9d5ba36ed22"><div class="ttname"><a href="a00098.html#a5e0642c17b40d3ff9a5be9d5ba36ed22">DMA_Type::NBYTES_MLOFFYES</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLOFFYES</div><div class="ttdoc">TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02493">MK60D10.h:2493</a></div></div>
<div class="ttc" id="a00103_html_a272b70e137ff861d88e01ede575cbd82"><div class="ttname"><a href="a00103.html#a272b70e137ff861d88e01ede575cbd82">ENET_Type::TGSR</a></div><div class="ttdeci">__IO uint32_t TGSR</div><div class="ttdoc">Timer Global Status Register, offset: 0x604. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03223">MK60D10.h:3223</a></div></div>
<div class="ttc" id="a00098_html_a50f4f0c1434366f9378ab00ce2b4259f"><div class="ttname"><a href="a00098.html#a50f4f0c1434366f9378ab00ce2b4259f">DMA_Type::DCHPRI5</a></div><div class="ttdeci">__IO uint8_t DCHPRI5</div><div class="ttdoc">Channel n Priority Register, offset: 0x106. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02475">MK60D10.h:2475</a></div></div>
<div class="ttc" id="a00049_html_ae5a5b0377261f6593f1ad3f51a4681ad"><div class="ttname"><a href="a00049.html#ae5a5b0377261f6593f1ad3f51a4681ad">ADC_Type::CLM4</a></div><div class="ttdeci">__IO uint32_t CLM4</div><div class="ttdoc">ADC Minus-Side General Calibration Value Register, offset: 0x5C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00288">MK60D10.h:288</a></div></div>
<div class="ttc" id="a00081_html_a72320359f6a82e0083f25af7bdb09659"><div class="ttname"><a href="a00081.html#a72320359f6a82e0083f25af7bdb09659">CAU_Type::STR_CAA</a></div><div class="ttdeci">__I uint32_t STR_CAA</div><div class="ttdoc">Accumulator register - Store Register command, offset: 0x884. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01820">MK60D10.h:1820</a></div></div>
<div class="ttc" id="a00230_html_a37e2eedfdddb0094778c619167cac252"><div class="ttname"><a href="a00230.html#a37e2eedfdddb0094778c619167cac252">USB_Type::BDTPAGE3</a></div><div class="ttdeci">__IO uint8_t BDTPAGE3</div><div class="ttdoc">BDT Page Register 3, offset: 0xB4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08745">MK60D10.h:8745</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a></div><div class="ttdoc">UART3 Error interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00148">MK60D10.h:148</a></div></div>
<div class="ttc" id="a00142_html_a3d5374b1acb568cfe13bd843cf5272d8"><div class="ttname"><a href="a00142.html#a3d5374b1acb568cfe13bd843cf5272d8">NV_Type::FDPROT</a></div><div class="ttdeci">__I uint8_t FDPROT</div><div class="ttdoc">Non-volatile D-Flash Protection Register, offset: 0xF. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05874">MK60D10.h:5874</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdoc">I2C1 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00121">MK60D10.h:121</a></div></div>
<div class="ttc" id="a00148_html_a0cc0a5fd26a50498ff744ccfc90425a9"><div class="ttname"><a href="a00148.html#a0cc0a5fd26a50498ff744ccfc90425a9">PDB_Type::IDLY</a></div><div class="ttdeci">__IO uint32_t IDLY</div><div class="ttdoc">Interrupt Delay Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06048">MK60D10.h:6048</a></div></div>
<div class="ttc" id="a00103_html_a97806e168a463880e91ae4c7072bfba2"><div class="ttname"><a href="a00103.html#a97806e168a463880e91ae4c7072bfba2">ENET_Type::RMON_T_P65TO127</a></div><div class="ttdeci">__IO uint32_t RMON_T_P65TO127</div><div class="ttdoc">RMON Tx 65 to 127 byte packets (RMON_T_P65TO127), offset: 0x22C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03170">MK60D10.h:3170</a></div></div>
<div class="ttc" id="a00049_html_a3c2b3bd7317c8347410247700bff991f"><div class="ttname"><a href="a00049.html#a3c2b3bd7317c8347410247700bff991f">ADC_Type::PG</a></div><div class="ttdeci">__IO uint32_t PG</div><div class="ttdoc">ADC Plus-Side Gain Register, offset: 0x2C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00276">MK60D10.h:276</a></div></div>
<div class="ttc" id="a00103_html_a832581c4ee3735edefec723badc44137"><div class="ttname"><a href="a00103.html#a832581c4ee3735edefec723badc44137">ENET_Type::TSEM</a></div><div class="ttdeci">__IO uint32_t TSEM</div><div class="ttdoc">Transmit FIFO Section Empty Threshold, offset: 0x1A0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03150">MK60D10.h:3150</a></div></div>
<div class="ttc" id="a00115_html_aab0f659ba4ee8d05730e11ffc12a9fcf"><div class="ttname"><a href="a00115.html#aab0f659ba4ee8d05730e11ffc12a9fcf">FTFL_Type::FPROT0</a></div><div class="ttdeci">__IO uint8_t FPROT0</div><div class="ttdoc">Program Flash Protection Registers, offset: 0x13. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03965">MK60D10.h:3965</a></div></div>
<div class="ttc" id="a00084_html_a1be46f15eb27794c060113a409fce3ac"><div class="ttname"><a href="a00084.html#a1be46f15eb27794c060113a409fce3ac">CMT_Type::PPS</a></div><div class="ttdeci">__IO uint8_t PPS</div><div class="ttdoc">CMT Primary Prescaler Register, offset: 0xA. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02072">MK60D10.h:2072</a></div></div>
<div class="ttc" id="a00080_html_a9b8a9034dd90403ec14fc57e5b9cb2df"><div class="ttname"><a href="a00080.html#a9b8a9034dd90403ec14fc57e5b9cb2df">CAN_Type::WORD0</a></div><div class="ttdeci">__IO uint32_t WORD0</div><div class="ttdoc">Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01512">MK60D10.h:1512</a></div></div>
<div class="ttc" id="a00163_html"><div class="ttname"><a href="a00163.html">RNG_Type</a></div><div class="ttdoc">RNG - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06649">MK60D10.h:6649</a></div></div>
<div class="ttc" id="a00071_html_a09b41fa8373356bab7e32e66d9772e3d"><div class="ttname"><a href="a00071.html#a09b41fa8373356bab7e32e66d9772e3d">AIPS_Type::PACRI</a></div><div class="ttdeci">__IO uint32_t PACRI</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x50. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00499">MK60D10.h:499</a></div></div>
<div class="ttc" id="a00148_html_ae769221841ab03c4c16643108c5f5a0c"><div class="ttname"><a href="a00148.html#ae769221841ab03c4c16643108c5f5a0c">PDB_Type::INT</a></div><div class="ttdeci">__IO uint32_t INT</div><div class="ttdoc">DAC Interval n Register, array offset: 0x154, array step: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06058">MK60D10.h:6058</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdoc">DMA Channel 1 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00097">MK60D10.h:97</a></div></div>
<div class="ttc" id="a00103_html_a6427b5a40336b2c48b3796d33c7e8472"><div class="ttname"><a href="a00103.html#a6427b5a40336b2c48b3796d33c7e8472">ENET_Type::RMON_T_P512TO1023</a></div><div class="ttdeci">__IO uint32_t RMON_T_P512TO1023</div><div class="ttdoc">RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023), offset: 0x238. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03173">MK60D10.h:3173</a></div></div>
<div class="ttc" id="a00098_html_aee2d5fcff4ca988778b0ee149090d722"><div class="ttname"><a href="a00098.html#aee2d5fcff4ca988778b0ee149090d722">DMA_Type::BITER_ELINKNO</a></div><div class="ttdeci">__IO uint16_t BITER_ELINKNO</div><div class="ttdoc">TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E...</div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02505">MK60D10.h:2505</a></div></div>
<div class="ttc" id="a00084_html_aa231bd31f31832203a910c65148d6939"><div class="ttname"><a href="a00084.html#aa231bd31f31832203a910c65148d6939">CMT_Type::CGH2</a></div><div class="ttdeci">__IO uint8_t CGH2</div><div class="ttdoc">CMT Carrier Generator High Data Register 2, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02064">MK60D10.h:2064</a></div></div>
<div class="ttc" id="a00103_html_a0f774d8ca4919460b91e4fb11568a888"><div class="ttname"><a href="a00103.html#a0f774d8ca4919460b91e4fb11568a888">ENET_Type::TAEM</a></div><div class="ttdeci">__IO uint32_t TAEM</div><div class="ttdoc">Transmit FIFO Almost Empty Threshold, offset: 0x1A4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03151">MK60D10.h:3151</a></div></div>
<div class="ttc" id="a00049_html_a7354e8844f8eabbe072fd015e5f321a6"><div class="ttname"><a href="a00049.html#a7354e8844f8eabbe072fd015e5f321a6">ADC_Type::CLMD</a></div><div class="ttdeci">__IO uint32_t CLMD</div><div class="ttdoc">ADC Minus-Side General Calibration Value Register, offset: 0x54. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00286">MK60D10.h:286</a></div></div>
<div class="ttc" id="a00181_html_a3427fbd07b693e2c8d95a79d481b694d"><div class="ttname"><a href="a00181.html#a3427fbd07b693e2c8d95a79d481b694d">SIM_Type::CLKDIV1</a></div><div class="ttdeci">__IO uint32_t CLKDIV1</div><div class="ttdoc">System Clock Divider Register 1, offset: 0x1044. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07347">MK60D10.h:7347</a></div></div>
<div class="ttc" id="a00103_html_a260d6e50dd3dbd9e0478bf21f8af8791"><div class="ttname"><a href="a00103.html#a260d6e50dd3dbd9e0478bf21f8af8791">ENET_Type::IEEE_T_1COL</a></div><div class="ttdeci">__IO uint32_t IEEE_T_1COL</div><div class="ttdoc">Frames Transmitted with Single Collision (IEEE_T_1COL), offset: 0x250. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03179">MK60D10.h:3179</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a></div><div class="ttdoc">CMP2 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00157">MK60D10.h:157</a></div></div>
<div class="ttc" id="a00049_html_a18689175e64a715367784c7c84c0200d"><div class="ttname"><a href="a00049.html#a18689175e64a715367784c7c84c0200d">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register, offset: 0x4C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00284">MK60D10.h:284</a></div></div>
<div class="ttc" id="a00117_html_a45c27e8ed0373953904b073c03bd1de5"><div class="ttname"><a href="a00117.html#a45c27e8ed0373953904b073c03bd1de5">GPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdoc">Port Data Direction Register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04611">MK60D10.h:4611</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00078">ADuCRF101.h:78</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a></div><div class="ttdoc">Software interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00190">MK60D10.h:190</a></div></div>
<div class="ttc" id="a00233_html_a9ddd941eefce6239d2e0341bc7fb7ca9"><div class="ttname"><a href="a00233.html#a9ddd941eefce6239d2e0341bc7fb7ca9">WDOG_Type::REFRESH</a></div><div class="ttdeci">__IO uint16_t REFRESH</div><div class="ttdoc">Watchdog Refresh register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09202">MK60D10.h:9202</a></div></div>
<div class="ttc" id="a00196_html_a7ab7656c715ebc0ab2632f35903f2a42"><div class="ttname"><a href="a00196.html#a7ab7656c715ebc0ab2632f35903f2a42">UART_Type::TWFIFO</a></div><div class="ttdeci">__IO uint8_t TWFIFO</div><div class="ttdoc">UART FIFO Transmit Watermark, offset: 0x13. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08241">MK60D10.h:8241</a></div></div>
<div class="ttc" id="a00088_html_ae74aeba94a23ca958cb17eadf485849a"><div class="ttname"><a href="a00088.html#ae74aeba94a23ca958cb17eadf485849a">CRC_Type::CRC</a></div><div class="ttdeci">__IO uint32_t CRC</div><div class="ttdoc">CRC Data register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02182">MK60D10.h:2182</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00080">ADuCRF101.h:80</a></div></div>
<div class="ttc" id="a00135_html_a663dcf8aee5c9dbe5ae363de6fc8d768"><div class="ttname"><a href="a00135.html#a663dcf8aee5c9dbe5ae363de6fc8d768">MCG_Type::S</a></div><div class="ttdeci">__I uint8_t S</div><div class="ttdoc">MCG Status Register, offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05425">MK60D10.h:5425</a></div></div>
<div class="ttc" id="a00196_html_ab4ff96042b0adc2d6eb6b079b970d0bd"><div class="ttname"><a href="a00196.html#ab4ff96042b0adc2d6eb6b079b970d0bd">UART_Type::PRE</a></div><div class="ttdeci">__IO uint8_t PRE</div><div class="ttdoc">UART CEA709.1-B Preamble, offset: 0x27. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08264">MK60D10.h:8264</a></div></div>
<div class="ttc" id="a00142_html_a0bc51ff64f2fe752028b0cf769f95f66"><div class="ttname"><a href="a00142.html#a0bc51ff64f2fe752028b0cf769f95f66">NV_Type::BACKKEY4</a></div><div class="ttdeci">__I uint8_t BACKKEY4</div><div class="ttdoc">Backdoor Comparison Key 4., offset: 0x7. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05866">MK60D10.h:5866</a></div></div>
<div class="ttc" id="a00156_html_a9e4e331c458808ec57a393932bf91e65"><div class="ttname"><a href="a00156.html#a9e4e331c458808ec57a393932bf91e65">RCM_Type::SRS0</a></div><div class="ttdeci">__I uint8_t SRS0</div><div class="ttdoc">System Reset Status Register 0, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06451">MK60D10.h:6451</a></div></div>
<div class="ttc" id="a00161_html"><div class="ttname"><a href="a00161.html">RFVBAT_Type</a></div><div class="ttdoc">RFVBAT - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06594">MK60D10.h:6594</a></div></div>
<div class="ttc" id="a00116_html_aeed5243aad98ae4a5f0f4eb769ee5da9"><div class="ttname"><a href="a00116.html#aeed5243aad98ae4a5f0f4eb769ee5da9">FTM_Type::OUTINIT</a></div><div class="ttdeci">__IO uint32_t OUTINIT</div><div class="ttdoc">Initial State For Channels Output, offset: 0x5C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04138">MK60D10.h:4138</a></div></div>
<div class="ttc" id="a00181_html_ae14fa2f76246338c738acd9a19e5e2f0"><div class="ttname"><a href="a00181.html#ae14fa2f76246338c738acd9a19e5e2f0">SIM_Type::SCGC6</a></div><div class="ttdeci">__IO uint32_t SCGC6</div><div class="ttdoc">System Clock Gating Control Register 6, offset: 0x103C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07345">MK60D10.h:7345</a></div></div>
<div class="ttc" id="a00103_html_a4fdefbaf0262f6a60967febae1242aac"><div class="ttname"><a href="a00103.html#a4fdefbaf0262f6a60967febae1242aac">ENET_Type::RMON_T_OVERSIZE</a></div><div class="ttdeci">__IO uint32_t RMON_T_OVERSIZE</div><div class="ttdoc">RMON Tx Packets &amp;gt; MAX_FL bytes, good CRC (RMON_T_OVERSIZE), offset: 0x218. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03165">MK60D10.h:3165</a></div></div>
<div class="ttc" id="a00098_html_ae58a58530d1661b300d5f238ca0a108c"><div class="ttname"><a href="a00098.html#ae58a58530d1661b300d5f238ca0a108c">DMA_Type::DCHPRI3</a></div><div class="ttdeci">__IO uint8_t DCHPRI3</div><div class="ttdoc">Channel n Priority Register, offset: 0x100. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02469">MK60D10.h:2469</a></div></div>
<div class="ttc" id="a00071_html_ae4e1fbc91c664da96edc30629678e262"><div class="ttname"><a href="a00071.html#ae4e1fbc91c664da96edc30629678e262">AIPS_Type::PACRM</a></div><div class="ttdeci">__IO uint32_t PACRM</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x60. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00503">MK60D10.h:503</a></div></div>
<div class="ttc" id="a00195_html_a86324651f8495866d8603ddc9af5dede"><div class="ttname"><a href="a00195.html#a86324651f8495866d8603ddc9af5dede">TSI_Type::CNTR7</a></div><div class="ttdeci">__I uint32_t CNTR7</div><div class="ttdoc">Counter Register, offset: 0x10C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08020">MK60D10.h:8020</a></div></div>
<div class="ttc" id="a00103_html_a78e9161d922623a708995cda7f50d32c"><div class="ttname"><a href="a00103.html#a78e9161d922623a708995cda7f50d32c">ENET_Type::TACC</a></div><div class="ttdeci">__IO uint32_t TACC</div><div class="ttdoc">Transmit Accelerator Function Configuration, offset: 0x1C0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03156">MK60D10.h:3156</a></div></div>
<div class="ttc" id="a00196_html_a1789480a2f51e46911338c5837a6fc68"><div class="ttname"><a href="a00196.html#a1789480a2f51e46911338c5837a6fc68">UART_Type::CFIFO</a></div><div class="ttdeci">__IO uint8_t CFIFO</div><div class="ttdoc">UART FIFO Control Register, offset: 0x11. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08239">MK60D10.h:8239</a></div></div>
<div class="ttc" id="a00103_html_ae02f31bee5be10296855da2af139e72d"><div class="ttname"><a href="a00103.html#ae02f31bee5be10296855da2af139e72d">ENET_Type::IEEE_T_MACERR</a></div><div class="ttdeci">__IO uint32_t IEEE_T_MACERR</div><div class="ttdoc">Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR), offset: 0x264. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03184">MK60D10.h:3184</a></div></div>
<div class="ttc" id="a00142_html_a99c28a1d24b507ca392b62abd7326c22"><div class="ttname"><a href="a00142.html#a99c28a1d24b507ca392b62abd7326c22">NV_Type::BACKKEY3</a></div><div class="ttdeci">__I uint8_t BACKKEY3</div><div class="ttdoc">Backdoor Comparison Key 3., offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05859">MK60D10.h:5859</a></div></div>
<div class="ttc" id="a00176_html_a4bf2d837c70979425d638e1b23b383b5"><div class="ttname"><a href="a00176.html#a4bf2d837c70979425d638e1b23b383b5">SDHC_Type::ADSADDR</a></div><div class="ttdeci">__IO uint32_t ADSADDR</div><div class="ttdoc">ADMA System Addressregister, offset: 0x58. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06910">MK60D10.h:6910</a></div></div>
<div class="ttc" id="a00196_html_a7d2060193a370f0e9a31ccbcc18324af"><div class="ttname"><a href="a00196.html#a7d2060193a370f0e9a31ccbcc18324af">UART_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdoc">UART Control Register 1, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08224">MK60D10.h:8224</a></div></div>
<div class="ttc" id="a00081_html_ad80730fc61ca2c55b4f30b0b96f8f497"><div class="ttname"><a href="a00081.html#ad80730fc61ca2c55b4f30b0b96f8f497">CAU_Type::LDR_CASR</a></div><div class="ttdeci">__O uint32_t LDR_CASR</div><div class="ttdoc">Status register - Load Register command, offset: 0x840. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01815">MK60D10.h:1815</a></div></div>
<div class="ttc" id="a00049_html_a089c1cc67b67d8cc7ac213a28d317bf8"><div class="ttname"><a href="a00049.html#a089c1cc67b67d8cc7ac213a28d317bf8">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdoc">ADC Configuration Register 2, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00269">MK60D10.h:269</a></div></div>
<div class="ttc" id="a00153_html_ab4eae4ee06e554db6797dbbcf67f9655"><div class="ttname"><a href="a00153.html#ab4eae4ee06e554db6797dbbcf67f9655">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdoc">Global Pin Control Low Register, offset: 0x80. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06334">MK60D10.h:6334</a></div></div>
<div class="ttc" id="a00049_html_aca49bcd5d7bc64184e106decf4e7f750"><div class="ttname"><a href="a00049.html#aca49bcd5d7bc64184e106decf4e7f750">ADC_Type::CV2</a></div><div class="ttdeci">__IO uint32_t CV2</div><div class="ttdoc">Compare Value Registers, offset: 0x1C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00272">MK60D10.h:272</a></div></div>
<div class="ttc" id="a00196_html_a64b68e0c2e2c00962c1f6ff05768a247"><div class="ttname"><a href="a00196.html#a64b68e0c2e2c00962c1f6ff05768a247">UART_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdoc">UART Baud Rate Registers: High, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08222">MK60D10.h:8222</a></div></div>
<div class="ttc" id="a00083_html_a47763017202bec732ed0b9fe089f0820"><div class="ttname"><a href="a00083.html#a47763017202bec732ed0b9fe089f0820">CMP_Type::CR1</a></div><div class="ttdeci">__IO uint8_t CR1</div><div class="ttdoc">CMP Control Register 1, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01952">MK60D10.h:1952</a></div></div>
<div class="ttc" id="a00095_html_a49f8406d0fa0efc705eb2c0c43ecf30c"><div class="ttname"><a href="a00095.html#a49f8406d0fa0efc705eb2c0c43ecf30c">DAC_Type::C0</a></div><div class="ttdeci">__IO uint8_t C0</div><div class="ttdoc">DAC Control Register, offset: 0x21. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02350">MK60D10.h:2350</a></div></div>
<div class="ttc" id="a00106_html_a8af43e05c8447e8a22812399362ec578"><div class="ttname"><a href="a00106.html#a8af43e05c8447e8a22812399362ec578">FB_Type::CSMR</a></div><div class="ttdeci">__IO uint32_t CSMR</div><div class="ttdoc">Chip Select Mask Register, array offset: 0x4, array step: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03688">MK60D10.h:3688</a></div></div>
<div class="ttc" id="a00103_html_a344e4cceb1173e0a567e912c33b50b23"><div class="ttname"><a href="a00103.html#a344e4cceb1173e0a567e912c33b50b23">ENET_Type::TCSR</a></div><div class="ttdeci">__IO uint32_t TCSR</div><div class="ttdoc">Timer Control Status Register, array offset: 0x608, array step: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03225">MK60D10.h:3225</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a></div><div class="ttdoc">Read Collision Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00115">MK60D10.h:115</a></div></div>
<div class="ttc" id="a00196_html_a288d7a13955e4a2637a2021d9ba2e0a8"><div class="ttname"><a href="a00196.html#a288d7a13955e4a2637a2021d9ba2e0a8">UART_Type::SFIFO</a></div><div class="ttdeci">__IO uint8_t SFIFO</div><div class="ttdoc">UART FIFO Status Register, offset: 0x12. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08240">MK60D10.h:8240</a></div></div>
<div class="ttc" id="a00088_html_a0b4f30dfd045fc5dbd02ad05b07abc6d"><div class="ttname"><a href="a00088.html#a0b4f30dfd045fc5dbd02ad05b07abc6d">CRC_Type::CRCLU</a></div><div class="ttdeci">__IO uint8_t CRCLU</div><div class="ttdoc">CRC_CRCLU register., offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02185">MK60D10.h:2185</a></div></div>
<div class="ttc" id="a00098_html_aa3c87cb018aa5aa7f1cd627b3ffad941"><div class="ttname"><a href="a00098.html#aa3c87cb018aa5aa7f1cd627b3ffad941">DMA_Type::SEEI</a></div><div class="ttdeci">__O uint8_t SEEI</div><div class="ttdoc">Set Enable Error Interrupt Register, offset: 0x19. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02455">MK60D10.h:2455</a></div></div>
<div class="ttc" id="a00233_html_ac74551f3b44a50f8c6cd440d68a943f5"><div class="ttname"><a href="a00233.html#ac74551f3b44a50f8c6cd440d68a943f5">WDOG_Type::UNLOCK</a></div><div class="ttdeci">__IO uint16_t UNLOCK</div><div class="ttdoc">Watchdog Unlock register, offset: 0xE. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09203">MK60D10.h:9203</a></div></div>
<div class="ttc" id="a00098_html_a664cf4b368fc388926bd0e6d6822248f"><div class="ttname"><a href="a00098.html#a664cf4b368fc388926bd0e6d6822248f">DMA_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">Control Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02448">MK60D10.h:2448</a></div></div>
<div class="ttc" id="a00075_html_a903f1ae9006bf6e28d76a210abcb5453"><div class="ttname"><a href="a00075.html#a903f1ae9006bf6e28d76a210abcb5453">AXBS_Type::CRS</a></div><div class="ttdeci">__IO uint32_t CRS</div><div class="ttdoc">Control Register, array offset: 0x10, array step: 0x100. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01376">MK60D10.h:1376</a></div></div>
<div class="ttc" id="a00196_html_a3c5baa7756fc680009fd014c7ffb6a0f"><div class="ttname"><a href="a00196.html#a3c5baa7756fc680009fd014c7ffb6a0f">UART_Type::WN7816</a></div><div class="ttdeci">__IO uint8_t WN7816</div><div class="ttdoc">UART 7816 Wait N Register, offset: 0x1C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08253">MK60D10.h:8253</a></div></div>
<div class="ttc" id="a00049_html_a7397e1ccace879809b64c8b689a13418"><div class="ttname"><a href="a00049.html#a7397e1ccace879809b64c8b689a13418">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdoc">Status and Control Register 2, offset: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00273">MK60D10.h:273</a></div></div>
<div class="ttc" id="a00098_html_a96b2cab7238911194871a50890b46262"><div class="ttname"><a href="a00098.html#a96b2cab7238911194871a50890b46262">DMA_Type::CDNE</a></div><div class="ttdeci">__O uint8_t CDNE</div><div class="ttdoc">Clear DONE Status Bit Register, offset: 0x1C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02458">MK60D10.h:2458</a></div></div>
<div class="ttc" id="a00103_html_aa787d48cd2acbb4faaee69b53ff68b42"><div class="ttname"><a href="a00103.html#aa787d48cd2acbb4faaee69b53ff68b42">ENET_Type::IEEE_R_FDXFC</a></div><div class="ttdeci">__IO uint32_t IEEE_R_FDXFC</div><div class="ttdoc">Flow Control Pause frames received (IEEE_R_FDXFC), offset: 0x2DC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03212">MK60D10.h:3212</a></div></div>
<div class="ttc" id="a00115_html_af0abb27e1d6d1ca50f4ab54b0f79aee2"><div class="ttname"><a href="a00115.html#af0abb27e1d6d1ca50f4ab54b0f79aee2">FTFL_Type::FCCOB8</a></div><div class="ttdeci">__IO uint8_t FCCOB8</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0xF. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03961">MK60D10.h:3961</a></div></div>
<div class="ttc" id="a00116_html_ad7f41548c14fec6c57dc5490b01c1b58"><div class="ttname"><a href="a00116.html#ad7f41548c14fec6c57dc5490b01c1b58">FTM_Type::SYNC</a></div><div class="ttdeci">__IO uint32_t SYNC</div><div class="ttdoc">Synchronization, offset: 0x58. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04137">MK60D10.h:4137</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083aeda913fb2fd0252e83c8e52aaff14bc7"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aeda913fb2fd0252e83c8e52aaff14bc7">Reserved114_IRQn</a></div><div class="ttdoc">Reserved interrupt 114. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00194">MK60D10.h:194</a></div></div>
<div class="ttc" id="a00184_html_af53d225f3bd16875b4fcf2f9e6e0cfdc"><div class="ttname"><a href="a00184.html#af53d225f3bd16875b4fcf2f9e6e0cfdc">SPI_Type::RXFR0</a></div><div class="ttdeci">__I uint32_t RXFR0</div><div class="ttdoc">DSPI Receive FIFO Registers, offset: 0x7C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07763">MK60D10.h:7763</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a></div><div class="ttdoc">PIT timer channel 0 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00164">MK60D10.h:164</a></div></div>
<div class="ttc" id="a00084_html_aabbd5d0c8076482098448e7edbde4cf3"><div class="ttname"><a href="a00084.html#aabbd5d0c8076482098448e7edbde4cf3">CMT_Type::CMD2</a></div><div class="ttdeci">__IO uint8_t CMD2</div><div class="ttdoc">CMT Modulator Data Register Mark Low, offset: 0x7. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02069">MK60D10.h:2069</a></div></div>
<div class="ttc" id="a00103_html_af24cf79b4afa9a81c3725fab2d9283e7"><div class="ttname"><a href="a00103.html#af24cf79b4afa9a81c3725fab2d9283e7">ENET_Type::IEEE_T_MCOL</a></div><div class="ttdeci">__IO uint32_t IEEE_T_MCOL</div><div class="ttdoc">Frames Transmitted with Multiple Collisions (IEEE_T_MCOL), offset: 0x254. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03180">MK60D10.h:3180</a></div></div>
<div class="ttc" id="a00106_html_a61b62c31da70f4173f0b4ef38aae0489"><div class="ttname"><a href="a00106.html#a61b62c31da70f4173f0b4ef38aae0489">FB_Type::CSCR</a></div><div class="ttdeci">__IO uint32_t CSCR</div><div class="ttdoc">Chip Select Control Register, array offset: 0x8, array step: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03689">MK60D10.h:3689</a></div></div>
<div class="ttc" id="a00142_html_a39aa00a01f54dd8348854da97790e930"><div class="ttname"><a href="a00142.html#a39aa00a01f54dd8348854da97790e930">NV_Type::BACKKEY6</a></div><div class="ttdeci">__I uint8_t BACKKEY6</div><div class="ttdoc">Backdoor Comparison Key 6., offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05864">MK60D10.h:5864</a></div></div>
<div class="ttc" id="a00181_html_a6a16a2d49b11f46bd5874de212f1899e"><div class="ttname"><a href="a00181.html#a6a16a2d49b11f46bd5874de212f1899e">SIM_Type::FCFG2</a></div><div class="ttdeci">__I uint32_t FCFG2</div><div class="ttdoc">Flash Configuration Register 2, offset: 0x1050. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07350">MK60D10.h:7350</a></div></div>
<div class="ttc" id="a00233_html_ad2297941f143a2e12377e57a3281e0f8"><div class="ttname"><a href="a00233.html#ad2297941f143a2e12377e57a3281e0f8">WDOG_Type::TMROUTL</a></div><div class="ttdeci">__IO uint16_t TMROUTL</div><div class="ttdoc">Watchdog Timer Output Register Low, offset: 0x12. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09205">MK60D10.h:9205</a></div></div>
<div class="ttc" id="a00095_html"><div class="ttname"><a href="a00095.html">DAC_Type</a></div><div class="ttdoc">DAC - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02344">MK60D10.h:2344</a></div></div>
<div class="ttc" id="a00084_html_ad524e322f0e41a4ffa7c5fb78f097599"><div class="ttname"><a href="a00084.html#ad524e322f0e41a4ffa7c5fb78f097599">CMT_Type::CGH1</a></div><div class="ttdeci">__IO uint8_t CGH1</div><div class="ttdoc">CMT Carrier Generator High Data Register 1, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02062">MK60D10.h:2062</a></div></div>
<div class="ttc" id="a00195_html_a80787b87ff094252f51f10fb1bba3ee5"><div class="ttname"><a href="a00195.html#a80787b87ff094252f51f10fb1bba3ee5">TSI_Type::GENCS</a></div><div class="ttdeci">__IO uint32_t GENCS</div><div class="ttdoc">General Control and Status register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08012">MK60D10.h:8012</a></div></div>
<div class="ttc" id="a00136_html_a130dd2c21ea8fd8a4e3e3acc41629ff4"><div class="ttname"><a href="a00136.html#a130dd2c21ea8fd8a4e3e3acc41629ff4">MCM_Type::ETBCNT</a></div><div class="ttdeci">__I uint32_t ETBCNT</div><div class="ttdoc">ETB Counter Value register, offset: 0x1C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05593">MK60D10.h:5593</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00079">ADuCRF101.h:79</a></div></div>
<div class="ttc" id="a00156_html_a44780e402b18ebbbaec13d5a3694e523"><div class="ttname"><a href="a00156.html#a44780e402b18ebbbaec13d5a3694e523">RCM_Type::SRS1</a></div><div class="ttdeci">__I uint8_t SRS1</div><div class="ttdoc">System Reset Status Register 1, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06452">MK60D10.h:6452</a></div></div>
<div class="ttc" id="a00120_html_a3e9f96292f8fdc9b1b74b67e4f9f2b96"><div class="ttname"><a href="a00120.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96">I2S_Type::RCSR</a></div><div class="ttdeci">__IO uint32_t RCSR</div><div class="ttdoc">SAI Receive Control Register, offset: 0x80. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04863">MK60D10.h:4863</a></div></div>
<div class="ttc" id="a00181_html_a42567e1697afc977709f14fe6d9f96a8"><div class="ttname"><a href="a00181.html#a42567e1697afc977709f14fe6d9f96a8">SIM_Type::SOPT2</a></div><div class="ttdeci">__IO uint32_t SOPT2</div><div class="ttdoc">System Options Register 2, offset: 0x1004. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07332">MK60D10.h:7332</a></div></div>
<div class="ttc" id="a00103_html_adc42b04dc76d2ff1cd7782e0c86d8d32"><div class="ttname"><a href="a00103.html#adc42b04dc76d2ff1cd7782e0c86d8d32">ENET_Type::RMON_R_RESVD_0</a></div><div class="ttdeci">__IO uint32_t RMON_R_RESVD_0</div><div class="ttdoc">Reserved (RMON_R_RESVD_0), offset: 0x2A4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03198">MK60D10.h:3198</a></div></div>
<div class="ttc" id="a00230_html_a5d81326ef75b015cfa68f73b9c8434bf"><div class="ttname"><a href="a00230.html#a5d81326ef75b015cfa68f73b9c8434bf">USB_Type::FRMNUMH</a></div><div class="ttdeci">__IO uint8_t FRMNUMH</div><div class="ttdoc">Frame Number Register High, offset: 0xA4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08737">MK60D10.h:8737</a></div></div>
<div class="ttc" id="a00233_html_a90d84b2d35ad1badbf17fbcb333583ad"><div class="ttname"><a href="a00233.html#a90d84b2d35ad1badbf17fbcb333583ad">WDOG_Type::WINL</a></div><div class="ttdeci">__IO uint16_t WINL</div><div class="ttdoc">Watchdog Window Register Low, offset: 0xA. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09201">MK60D10.h:9201</a></div></div>
<div class="ttc" id="a00135_html_ae8c2ac6766d7888e745befae1e0b39db"><div class="ttname"><a href="a00135.html#ae8c2ac6766d7888e745befae1e0b39db">MCG_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdoc">MCG Control 4 Register, offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05422">MK60D10.h:5422</a></div></div>
<div class="ttc" id="a00144_html_afb099b77ea7a74fe342d9bf1335b86a6"><div class="ttname"><a href="a00144.html#afb099b77ea7a74fe342d9bf1335b86a6">OSC_Type::CR</a></div><div class="ttdeci">__IO uint8_t CR</div><div class="ttdoc">OSC Control Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05990">MK60D10.h:5990</a></div></div>
<div class="ttc" id="a00117_html_a6c70e08238cd1fda316a11095b493719"><div class="ttname"><a href="a00117.html#a6c70e08238cd1fda316a11095b493719">GPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdoc">Port Clear Output Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04608">MK60D10.h:4608</a></div></div>
<div class="ttc" id="a00119_html_ad1329971804f2071ee4684b0513b7cfc"><div class="ttname"><a href="a00119.html#ad1329971804f2071ee4684b0513b7cfc">I2C_Type::FLT</a></div><div class="ttdeci">__IO uint8_t FLT</div><div class="ttdoc">I2C Programmable Input Glitch Filter register, offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04699">MK60D10.h:4699</a></div></div>
<div class="ttc" id="a00195_html"><div class="ttname"><a href="a00195.html">TSI_Type</a></div><div class="ttdoc">TSI - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08011">MK60D10.h:8011</a></div></div>
<div class="ttc" id="a00233_html_aeccf8f74411e12e6f188789a39dee264"><div class="ttname"><a href="a00233.html#aeccf8f74411e12e6f188789a39dee264">WDOG_Type::TMROUTH</a></div><div class="ttdeci">__IO uint16_t TMROUTH</div><div class="ttdoc">Watchdog Timer Output Register High, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09204">MK60D10.h:9204</a></div></div>
<div class="ttc" id="a00103_html_a3f07488b3256cac88082110ff2a86d81"><div class="ttname"><a href="a00103.html#a3f07488b3256cac88082110ff2a86d81">ENET_Type::RMON_R_FRAG</a></div><div class="ttdeci">__IO uint32_t RMON_R_FRAG</div><div class="ttdoc">RMON Rx Packets &amp;lt; 64 bytes, bad CRC (RMON_R_FRAG), offset: 0x29C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03196">MK60D10.h:3196</a></div></div>
<div class="ttc" id="a00183_html_af4f12c170087f5adb138c07010fc7027"><div class="ttname"><a href="a00183.html#af4f12c170087f5adb138c07010fc7027">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint8_t PMSTAT</div><div class="ttdoc">Power Mode Status register, offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07673">MK60D10.h:7673</a></div></div>
<div class="ttc" id="a00083_html"><div class="ttname"><a href="a00083.html">CMP_Type</a></div><div class="ttdoc">CMP - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01950">MK60D10.h:1950</a></div></div>
<div class="ttc" id="a00103_html_ad629af48f076f29bc56143ed13362153"><div class="ttname"><a href="a00103.html#ad629af48f076f29bc56143ed13362153">ENET_Type::IEEE_R_ALIGN</a></div><div class="ttdeci">__IO uint32_t IEEE_R_ALIGN</div><div class="ttdoc">Frames Received with Alignment Error (IEEE_R_ALIGN), offset: 0x2D4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03210">MK60D10.h:3210</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a></div><div class="ttdoc">FTM2 fault, overflow and channels interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00160">MK60D10.h:160</a></div></div>
<div class="ttc" id="a00108_html_a6a67e81c770c1a5c2b6cbbd5239242c6"><div class="ttname"><a href="a00108.html#a6a67e81c770c1a5c2b6cbbd5239242c6">FMC_Type::DATA_U</a></div><div class="ttdeci">__IO uint32_t DATA_U</div><div class="ttdoc">Cache Data Storage (upper word), array offset: 0x200, array step: index*0x40, index2*0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03802">MK60D10.h:3802</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdoc">DMA Channel 9 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00105">MK60D10.h:105</a></div></div>
<div class="ttc" id="a00103_html_acb6f578ad2bcc9e083e832a77e513ed3"><div class="ttname"><a href="a00103.html#acb6f578ad2bcc9e083e832a77e513ed3">ENET_Type::IALR</a></div><div class="ttdeci">__IO uint32_t IALR</div><div class="ttdoc">Descriptor Individual Lower Address Register, offset: 0x11C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03136">MK60D10.h:3136</a></div></div>
<div class="ttc" id="a00183_html"><div class="ttname"><a href="a00183.html">SMC_Type</a></div><div class="ttdoc">SMC - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07669">MK60D10.h:7669</a></div></div>
<div class="ttc" id="a00195_html_ab735de79c22e065a6813f4285b671ef6"><div class="ttname"><a href="a00195.html#ab735de79c22e065a6813f4285b671ef6">TSI_Type::PEN</a></div><div class="ttdeci">__IO uint32_t PEN</div><div class="ttdoc">Pin Enable register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08014">MK60D10.h:8014</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdoc">RTC seconds interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00163">MK60D10.h:163</a></div></div>
<div class="ttc" id="a00103_html_aa63e975370ae75f760d35b4715dbc237"><div class="ttname"><a href="a00103.html#aa63e975370ae75f760d35b4715dbc237">ENET_Type::RMON_R_P512TO1023</a></div><div class="ttdeci">__IO uint32_t RMON_R_P512TO1023</div><div class="ttdoc">RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023), offset: 0x2B8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03203">MK60D10.h:3203</a></div></div>
<div class="ttc" id="a00116_html_a1a1989ba477755de85476e2c012fd918"><div class="ttname"><a href="a00116.html#a1a1989ba477755de85476e2c012fd918">FTM_Type::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdoc">Channels Polarity, offset: 0x70. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04143">MK60D10.h:4143</a></div></div>
<div class="ttc" id="a00081_html"><div class="ttname"><a href="a00081.html">CAU_Type</a></div><div class="ttdoc">CAU - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01812">MK60D10.h:1812</a></div></div>
<div class="ttc" id="a00195_html_aa6d5cde1d853532d296b722f2c20a6cb"><div class="ttname"><a href="a00195.html#aa6d5cde1d853532d296b722f2c20a6cb">TSI_Type::CNTR1</a></div><div class="ttdeci">__I uint32_t CNTR1</div><div class="ttdoc">Counter Register, offset: 0x100. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08017">MK60D10.h:8017</a></div></div>
<div class="ttc" id="a00080_html_ab0b36ce2b449df3402efa1e351b1f71e"><div class="ttname"><a href="a00080.html#ab0b36ce2b449df3402efa1e351b1f71e">CAN_Type::IMASK1</a></div><div class="ttdeci">__IO uint32_t IMASK1</div><div class="ttdoc">Interrupt Masks 1 register, offset: 0x28. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01499">MK60D10.h:1499</a></div></div>
<div class="ttc" id="a00130_html_a95ff50f29c9dd8bb33ab20a0cbb24a67"><div class="ttname"><a href="a00130.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">LLWU_Type::PE2</a></div><div class="ttdeci">__IO uint8_t PE2</div><div class="ttdoc">LLWU Pin Enable 2 register, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05147">MK60D10.h:5147</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00096">ADuCRF101.h:96</a></div></div>
<div class="ttc" id="a00131_html_a3a78ce6eb96610b773e9683eb31eb56f"><div class="ttname"><a href="a00131.html#a3a78ce6eb96610b773e9683eb31eb56f">LPTMR_Type::CNR</a></div><div class="ttdeci">__I uint32_t CNR</div><div class="ttdoc">Low Power Timer Counter Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05344">MK60D10.h:5344</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a3d7cdbe1b265da8e39780b68e5940768"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3d7cdbe1b265da8e39780b68e5940768">Reserved119_IRQn</a></div><div class="ttdoc">Reserved interrupt 119. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00199">MK60D10.h:199</a></div></div>
<div class="ttc" id="a00196_html_ab948eb01441b1a68202fde0a89b5f850"><div class="ttname"><a href="a00196.html#ab948eb01441b1a68202fde0a89b5f850">UART_Type::CPW</a></div><div class="ttdeci">__IO uint8_t CPW</div><div class="ttdoc">UART CEA709.1-B Collision Pulse Width, offset: 0x2F. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08272">MK60D10.h:8272</a></div></div>
<div class="ttc" id="a00181_html"><div class="ttname"><a href="a00181.html">SIM_Type</a></div><div class="ttdoc">SIM - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07328">MK60D10.h:7328</a></div></div>
<div class="ttc" id="a02201_html_gaec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="a02201.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="a01155_source.html#l00189">core_cm0.h:189</a></div></div>
<div class="ttc" id="a00196_html_a33c6177207b70eda9d165a55f8568754"><div class="ttname"><a href="a00196.html#a33c6177207b70eda9d165a55f8568754">UART_Type::PCTH</a></div><div class="ttdeci">__IO uint8_t PCTH</div><div class="ttdoc">UART CEA709.1-B Packet Cycle Time Counter High, offset: 0x22. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08259">MK60D10.h:8259</a></div></div>
<div class="ttc" id="a00116_html_a5dde356f5ee4d309ea1d4380a9501eb9"><div class="ttname"><a href="a00116.html#a5dde356f5ee4d309ea1d4380a9501eb9">FTM_Type::CNTIN</a></div><div class="ttdeci">__IO uint32_t CNTIN</div><div class="ttdoc">Counter Initial Value, offset: 0x4C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04134">MK60D10.h:4134</a></div></div>
<div class="ttc" id="a00080_html_a797820eae45745a20e8a600eaa6157ed"><div class="ttname"><a href="a00080.html#a797820eae45745a20e8a600eaa6157ed">CAN_Type::ESR2</a></div><div class="ttdeci">__I uint32_t ESR2</div><div class="ttdoc">Error and Status 2 register, offset: 0x38. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01503">MK60D10.h:1503</a></div></div>
<div class="ttc" id="a00088_html_ab6dcfd8d1a96cd746edfccf4b609bfc2"><div class="ttname"><a href="a00088.html#ab6dcfd8d1a96cd746edfccf4b609bfc2">CRC_Type::GPOLYLU</a></div><div class="ttdeci">__IO uint8_t GPOLYLU</div><div class="ttdoc">CRC_GPOLYLU register., offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02198">MK60D10.h:2198</a></div></div>
<div class="ttc" id="a00117_html"><div class="ttname"><a href="a00117.html">GPIO_Type</a></div><div class="ttdoc">GPIO - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04605">MK60D10.h:4605</a></div></div>
<div class="ttc" id="a00071_html_a06a568198bd9ec01495df5d5a9ecc2c5"><div class="ttname"><a href="a00071.html#a06a568198bd9ec01495df5d5a9ecc2c5">AIPS_Type::PACRG</a></div><div class="ttdeci">__IO uint32_t PACRG</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x48. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00497">MK60D10.h:497</a></div></div>
<div class="ttc" id="a00120_html_ac0bdbdf0882c75715cd446c6d677ace2"><div class="ttname"><a href="a00120.html#ac0bdbdf0882c75715cd446c6d677ace2">I2S_Type::RCR2</a></div><div class="ttdeci">__IO uint32_t RCR2</div><div class="ttdoc">SAI Receive Configuration 2 Register, offset: 0x88. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04865">MK60D10.h:4865</a></div></div>
<div class="ttc" id="a00083_html_a47d6d877c8d3ddc7febc7314cf1a0376"><div class="ttname"><a href="a00083.html#a47d6d877c8d3ddc7febc7314cf1a0376">CMP_Type::FPR</a></div><div class="ttdeci">__IO uint8_t FPR</div><div class="ttdoc">CMP Filter Period Register, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01953">MK60D10.h:1953</a></div></div>
<div class="ttc" id="a00116_html_aefdaf80da88ac945ee6e55088e7e3587"><div class="ttname"><a href="a00116.html#aefdaf80da88ac945ee6e55088e7e3587">FTM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdoc">Configuration, offset: 0x84. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04148">MK60D10.h:4148</a></div></div>
<div class="ttc" id="a00119_html_a4b1063d3e6b714b02cbcbf2e51a51f20"><div class="ttname"><a href="a00119.html#a4b1063d3e6b714b02cbcbf2e51a51f20">I2C_Type::F</a></div><div class="ttdeci">__IO uint8_t F</div><div class="ttdoc">I2C Frequency Divider register, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04694">MK60D10.h:4694</a></div></div>
<div class="ttc" id="a00080_html_ad73bb76d98c915b02cad2772fa4f2411"><div class="ttname"><a href="a00080.html#ad73bb76d98c915b02cad2772fa4f2411">CAN_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">Module Configuration Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01489">MK60D10.h:1489</a></div></div>
<div class="ttc" id="a00131_html_aa5b60a4852b1f75b35ac4535ec8fde47"><div class="ttname"><a href="a00131.html#aa5b60a4852b1f75b35ac4535ec8fde47">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdoc">Low Power Timer Compare Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05343">MK60D10.h:5343</a></div></div>
<div class="ttc" id="a00088_html_a3870be1dee70e8ea10a8cb880485cbb4"><div class="ttname"><a href="a00088.html#a3870be1dee70e8ea10a8cb880485cbb4">CRC_Type::CRCHL</a></div><div class="ttdeci">__IO uint8_t CRCHL</div><div class="ttdoc">CRC_CRCHL register., offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02186">MK60D10.h:2186</a></div></div>
<div class="ttc" id="a00103_html_a0250ac5aaad7995bb08b2213c6e1719f"><div class="ttname"><a href="a00103.html#a0250ac5aaad7995bb08b2213c6e1719f">ENET_Type::TCCR</a></div><div class="ttdeci">__IO uint32_t TCCR</div><div class="ttdoc">Timer Compare Capture Register, array offset: 0x60C, array step: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03226">MK60D10.h:3226</a></div></div>
<div class="ttc" id="a00176_html_a92e6997403c7018aaa8aa23eb0f4b0e7"><div class="ttname"><a href="a00176.html#a92e6997403c7018aaa8aa23eb0f4b0e7">SDHC_Type::AC12ERR</a></div><div class="ttdeci">__I uint32_t AC12ERR</div><div class="ttdoc">Auto CMD12 Error Status Register, offset: 0x3C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06904">MK60D10.h:6904</a></div></div>
<div class="ttc" id="a00156_html_ad0261f1d5010d46de000a3a9714b4c6d"><div class="ttname"><a href="a00156.html#ad0261f1d5010d46de000a3a9714b4c6d">RCM_Type::RPFC</a></div><div class="ttdeci">__IO uint8_t RPFC</div><div class="ttdoc">Reset Pin Filter Control register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06454">MK60D10.h:6454</a></div></div>
<div class="ttc" id="a00231_html_a8b412fbc6cfe129f3b73aededa8c2619"><div class="ttname"><a href="a00231.html#a8b412fbc6cfe129f3b73aededa8c2619">USBDCD_Type::CLOCK</a></div><div class="ttdeci">__IO uint32_t CLOCK</div><div class="ttdoc">Clock register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09037">MK60D10.h:9037</a></div></div>
<div class="ttc" id="a00119_html_a7e601051f907649a091973dd0ab2ea27"><div class="ttname"><a href="a00119.html#a7e601051f907649a091973dd0ab2ea27">I2C_Type::SLTL</a></div><div class="ttdeci">__IO uint8_t SLTL</div><div class="ttdoc">I2C SCL Low Timeout Register Low, offset: 0xB. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04704">MK60D10.h:4704</a></div></div>
<div class="ttc" id="a00103_html_a2f86336404b15e64e1dac59d0a5a6270"><div class="ttname"><a href="a00103.html#a2f86336404b15e64e1dac59d0a5a6270">ENET_Type::RACC</a></div><div class="ttdeci">__IO uint32_t RACC</div><div class="ttdoc">Receive Accelerator Function Configuration, offset: 0x1C4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03157">MK60D10.h:3157</a></div></div>
<div class="ttc" id="a00105_html"><div class="ttname"><a href="a00105.html">EWM_Type</a></div><div class="ttdoc">EWM - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03613">MK60D10.h:3613</a></div></div>
<div class="ttc" id="a00103_html_ac1e3c9ce7694505cb969d1728c02b321"><div class="ttname"><a href="a00103.html#ac1e3c9ce7694505cb969d1728c02b321">ENET_Type::MSCR</a></div><div class="ttdeci">__IO uint32_t MSCR</div><div class="ttdoc">MII Speed Control Register, offset: 0x44. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03123">MK60D10.h:3123</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">Watchdog_IRQn</a></div><div class="ttdoc">WDOG Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00118">MK60D10.h:118</a></div></div>
<div class="ttc" id="a00108_html_addc2732843e4b2b25a50de98f9db47ab"><div class="ttname"><a href="a00108.html#addc2732843e4b2b25a50de98f9db47ab">FMC_Type::PFB0CR</a></div><div class="ttdeci">__IO uint32_t PFB0CR</div><div class="ttdoc">Flash Bank 0 Control Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03796">MK60D10.h:3796</a></div></div>
<div class="ttc" id="a00115_html_a64e838064f127564420c037cb1facf05"><div class="ttname"><a href="a00115.html#a64e838064f127564420c037cb1facf05">FTFL_Type::FCCOB3</a></div><div class="ttdeci">__IO uint8_t FCCOB3</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03950">MK60D10.h:3950</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdoc">DMA Channel 15 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00111">MK60D10.h:111</a></div></div>
<div class="ttc" id="a00103_html_af0cac6978c39249a3abbb2144da0bf95"><div class="ttname"><a href="a00103.html#af0cac6978c39249a3abbb2144da0bf95">ENET_Type::RMON_R_P_GTE2048</a></div><div class="ttdeci">__IO uint32_t RMON_R_P_GTE2048</div><div class="ttdoc">RMON Rx packets w &amp;gt; 2048 bytes (RMON_R_P_GTE2048), offset: 0x2C0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03205">MK60D10.h:3205</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdoc">DMA Channel 5 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00101">MK60D10.h:101</a></div></div>
<div class="ttc" id="a00196_html_a1c798ef6745eca4ba70d7a0dd5d89385"><div class="ttname"><a href="a00196.html#a1c798ef6745eca4ba70d7a0dd5d89385">UART_Type::RPREL</a></div><div class="ttdeci">__I uint8_t RPREL</div><div class="ttdoc">UART CEA709.1-B Received Preamble Length, offset: 0x2E. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08271">MK60D10.h:8271</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a></div><div class="ttdoc">UART0 Error interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00142">MK60D10.h:142</a></div></div>
<div class="ttc" id="a00119_html_a1cc523ad84714ff9fe3f28a9b2edccf7"><div class="ttname"><a href="a00119.html#a1cc523ad84714ff9fe3f28a9b2edccf7">I2C_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdoc">I2C Control Register 2, offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04698">MK60D10.h:4698</a></div></div>
<div class="ttc" id="a00231_html_a6e397d8b8cca49e7b0742538144e4d15"><div class="ttname"><a href="a00231.html#a6e397d8b8cca49e7b0742538144e4d15">USBDCD_Type::TIMER1</a></div><div class="ttdeci">__IO uint32_t TIMER1</div><div class="ttdoc">TIMER1 register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09041">MK60D10.h:9041</a></div></div>
<div class="ttc" id="a00131_html_a429aba6c7571f26fdc0c6315c0f920a7"><div class="ttname"><a href="a00131.html#a429aba6c7571f26fdc0c6315c0f920a7">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdoc">Low Power Timer Control Status Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05341">MK60D10.h:5341</a></div></div>
<div class="ttc" id="a00181_html_a1995ae7c6cbcede0825d67e2fc3505ca"><div class="ttname"><a href="a00181.html#a1995ae7c6cbcede0825d67e2fc3505ca">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdoc">Unique Identification Register Mid Low, offset: 0x105C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07353">MK60D10.h:7353</a></div></div>
<div class="ttc" id="a00232_html"><div class="ttname"><a href="a00232.html">VREF_Type</a></div><div class="ttdoc">VREF - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09134">MK60D10.h:9134</a></div></div>
<div class="ttc" id="a00103_html_a610a0affbd73c060462deab0ef9be79b"><div class="ttname"><a href="a00103.html#a610a0affbd73c060462deab0ef9be79b">ENET_Type::RMON_R_BC_PKT</a></div><div class="ttdeci">__IO uint32_t RMON_R_BC_PKT</div><div class="ttdoc">RMON Rx Broadcast Packets (RMON_R_BC_PKT), offset: 0x288. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03191">MK60D10.h:3191</a></div></div>
<div class="ttc" id="a00153_html_af58c3f35d9f1036282d4e4edabfb77c2"><div class="ttname"><a href="a00153.html#af58c3f35d9f1036282d4e4edabfb77c2">PORT_Type::DFWR</a></div><div class="ttdeci">__IO uint32_t DFWR</div><div class="ttdoc">Digital Filter Width Register, offset: 0xC8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06341">MK60D10.h:6341</a></div></div>
<div class="ttc" id="a00196_html_ac13e6db552f61befb71ea95d93af7dee"><div class="ttname"><a href="a00196.html#ac13e6db552f61befb71ea95d93af7dee">UART_Type::TL7816</a></div><div class="ttdeci">__IO uint8_t TL7816</div><div class="ttdoc">UART 7816 Transmit Length Register, offset: 0x1F. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08256">MK60D10.h:8256</a></div></div>
<div class="ttc" id="a00095_html_a4128157a759ed11a7ac5b3daf56cd7d2"><div class="ttname"><a href="a00095.html#a4128157a759ed11a7ac5b3daf56cd7d2">DAC_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdoc">DAC Control Register 2, offset: 0x23. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02352">MK60D10.h:2352</a></div></div>
<div class="ttc" id="a00183_html_ab8623b594bbc8c61e5d223101fc90d97"><div class="ttname"><a href="a00183.html#ab8623b594bbc8c61e5d223101fc90d97">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint8_t PMCTRL</div><div class="ttdoc">Power Mode Control register, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07671">MK60D10.h:7671</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a></div><div class="ttdoc">UART1 Error interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00144">MK60D10.h:144</a></div></div>
<div class="ttc" id="a00176_html_a7d817bac2e7c2d53cff0703b76dddb3f"><div class="ttname"><a href="a00176.html#a7d817bac2e7c2d53cff0703b76dddb3f">SDHC_Type::MMCBOOT</a></div><div class="ttdeci">__IO uint32_t MMCBOOT</div><div class="ttdoc">MMC Boot register, offset: 0xC4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06913">MK60D10.h:6913</a></div></div>
<div class="ttc" id="a00103_html_ad73f5b3d70dbf900b7bb783cfe6998c1"><div class="ttname"><a href="a00103.html#ad73f5b3d70dbf900b7bb783cfe6998c1">ENET_Type::ATINC</a></div><div class="ttdeci">__IO uint32_t ATINC</div><div class="ttdoc">Time-Stamping Clock Period Register, offset: 0x414. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03220">MK60D10.h:3220</a></div></div>
<div class="ttc" id="a00088_html_a867562348da603502f06b4afe663b1d8"><div class="ttname"><a href="a00088.html#a867562348da603502f06b4afe663b1d8">CRC_Type::GPOLYHL</a></div><div class="ttdeci">__IO uint8_t GPOLYHL</div><div class="ttdoc">CRC_GPOLYHL register., offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02199">MK60D10.h:2199</a></div></div>
<div class="ttc" id="a00196_html_a970303bbe82348655affe06e79e8f6e3"><div class="ttname"><a href="a00196.html#a970303bbe82348655affe06e79e8f6e3">UART_Type::IE7816</a></div><div class="ttdeci">__IO uint8_t IE7816</div><div class="ttdoc">UART 7816 Interrupt Enable Register, offset: 0x19. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08247">MK60D10.h:8247</a></div></div>
<div class="ttc" id="a00130_html_a2e0cf4aaae8993a69589806facbdb943"><div class="ttname"><a href="a00130.html#a2e0cf4aaae8993a69589806facbdb943">LLWU_Type::F2</a></div><div class="ttdeci">__IO uint8_t F2</div><div class="ttdoc">LLWU Flag 2 register, offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05152">MK60D10.h:5152</a></div></div>
<div class="ttc" id="a00083_html_a6d02ec6f721c03aadaab1c0555cd9fdd"><div class="ttname"><a href="a00083.html#a6d02ec6f721c03aadaab1c0555cd9fdd">CMP_Type::MUXCR</a></div><div class="ttdeci">__IO uint8_t MUXCR</div><div class="ttdoc">MUX Control Register, offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01956">MK60D10.h:1956</a></div></div>
<div class="ttc" id="a00196_html_ad9178df20b457eace88576a7cb26d75d"><div class="ttname"><a href="a00196.html#ad9178df20b457eace88576a7cb26d75d">UART_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdoc">UART Status Register 2, offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08227">MK60D10.h:8227</a></div></div>
<div class="ttc" id="a00136_html_a21b4db9fd3a7335e135c8bf0be800b92"><div class="ttname"><a href="a00136.html#a21b4db9fd3a7335e135c8bf0be800b92">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdoc">Crossbar Switch (AXBS) Master Configuration, offset: 0xA. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05588">MK60D10.h:5588</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a></div><div class="ttdoc">UART5 Receive/Transmit interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00151">MK60D10.h:151</a></div></div>
<div class="ttc" id="a02201_html_ga7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="a02201.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="a01155_source.html#l00188">core_cm0.h:188</a></div></div>
<div class="ttc" id="a00105_html_a9b687b81f145fcac20991b7302df9f55"><div class="ttname"><a href="a00105.html#a9b687b81f145fcac20991b7302df9f55">EWM_Type::CMPL</a></div><div class="ttdeci">__IO uint8_t CMPL</div><div class="ttdoc">Compare Low Register, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03616">MK60D10.h:3616</a></div></div>
<div class="ttc" id="a00081_html_ace1485e8e1bd2ec5d472bb4af7d242c4"><div class="ttname"><a href="a00081.html#ace1485e8e1bd2ec5d472bb4af7d242c4">CAU_Type::ADR_CASR</a></div><div class="ttdeci">__O uint32_t ADR_CASR</div><div class="ttdoc">Status register - Add Register command, offset: 0x8C0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01823">MK60D10.h:1823</a></div></div>
<div class="ttc" id="a00120_html"><div class="ttname"><a href="a00120.html">I2S_Type</a></div><div class="ttdoc">I2S - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04849">MK60D10.h:4849</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a8101fefebcbc028d73d72d171e9e157e"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8101fefebcbc028d73d72d171e9e157e">CAN1_Wake_Up_IRQn</a></div><div class="ttdoc">CAN1 wake up interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00138">MK60D10.h:138</a></div></div>
<div class="ttc" id="a00196_html_a2d214e3cdbe0ac2d09bcf20ab132439e"><div class="ttname"><a href="a00196.html#a2d214e3cdbe0ac2d09bcf20ab132439e">UART_Type::RWFIFO</a></div><div class="ttdeci">__IO uint8_t RWFIFO</div><div class="ttdoc">UART FIFO Receive Watermark, offset: 0x15. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08243">MK60D10.h:8243</a></div></div>
<div class="ttc" id="a00230_html_a33ddb4989093727ebbeaabdcbb30a9be"><div class="ttname"><a href="a00230.html#a33ddb4989093727ebbeaabdcbb30a9be">USB_Type::OTGISTAT</a></div><div class="ttdeci">__IO uint8_t OTGISTAT</div><div class="ttdoc">OTG Interrupt Status register, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08711">MK60D10.h:8711</a></div></div>
<div class="ttc" id="a00049_html"><div class="ttname"><a href="a00049.html">ADC_Type</a></div><div class="ttdoc">ADC - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00266">MK60D10.h:266</a></div></div>
<div class="ttc" id="a00098_html_acfcf20e260c1f3e62c62894d964f7270"><div class="ttname"><a href="a00098.html#acfcf20e260c1f3e62c62894d964f7270">DMA_Type::DCHPRI11</a></div><div class="ttdeci">__IO uint8_t DCHPRI11</div><div class="ttdoc">Channel n Priority Register, offset: 0x108. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02477">MK60D10.h:2477</a></div></div>
<div class="ttc" id="a00233_html_a4608cedb5b58dd05e3b21bca39c0bd21"><div class="ttname"><a href="a00233.html#a4608cedb5b58dd05e3b21bca39c0bd21">WDOG_Type::WINH</a></div><div class="ttdeci">__IO uint16_t WINH</div><div class="ttdoc">Watchdog Window Register High, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09200">MK60D10.h:9200</a></div></div>
<div class="ttc" id="a00181_html_ada1141c7fe188d49a47eeeabc068dfce"><div class="ttname"><a href="a00181.html#ada1141c7fe188d49a47eeeabc068dfce">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdoc">System Device Identification Register, offset: 0x1024. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07339">MK60D10.h:7339</a></div></div>
<div class="ttc" id="a00098_html_a464e53c6509e80088037269a63565219"><div class="ttname"><a href="a00098.html#a464e53c6509e80088037269a63565219">DMA_Type::BITER_ELINKYES</a></div><div class="ttdeci">__IO uint16_t BITER_ELINKYES</div><div class="ttdoc">TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E...</div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02506">MK60D10.h:2506</a></div></div>
<div class="ttc" id="a00088_html_a147efe24d7fb3a460223461ecfedc883"><div class="ttname"><a href="a00088.html#a147efe24d7fb3a460223461ecfedc883">CRC_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdoc">CRC Control register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02204">MK60D10.h:2204</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a></div><div class="ttdoc">UART2 Error interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00146">MK60D10.h:146</a></div></div>
<div class="ttc" id="a00230_html_a5567027779ec927376c0d8a60d53fb24"><div class="ttname"><a href="a00230.html#a5567027779ec927376c0d8a60d53fb24">USB_Type::SOFTHLD</a></div><div class="ttdeci">__IO uint8_t SOFTHLD</div><div class="ttdoc">SOF Threshold Register, offset: 0xAC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08741">MK60D10.h:8741</a></div></div>
<div class="ttc" id="a00080_html_a9dfb3d60755ae52396ecafaf50ab3424"><div class="ttname"><a href="a00080.html#a9dfb3d60755ae52396ecafaf50ab3424">CAN_Type::ESR1</a></div><div class="ttdeci">__IO uint32_t ESR1</div><div class="ttdoc">Error and Status 1 register, offset: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01497">MK60D10.h:1497</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a></div><div class="ttdoc">UART2 Receive/Transmit interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00145">MK60D10.h:145</a></div></div>
<div class="ttc" id="a00176_html_ac8cb5cc51087466438d5e4a512ccffb3"><div class="ttname"><a href="a00176.html#ac8cb5cc51087466438d5e4a512ccffb3">SDHC_Type::IRQSTAT</a></div><div class="ttdeci">__IO uint32_t IRQSTAT</div><div class="ttdoc">Interrupt Status register, offset: 0x30. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06901">MK60D10.h:6901</a></div></div>
<div class="ttc" id="a00080_html_ae6d6dd082b3f74a0ad6bfa9ce2665d54"><div class="ttname"><a href="a00080.html#ae6d6dd082b3f74a0ad6bfa9ce2665d54">CAN_Type::RXFGMASK</a></div><div class="ttdeci">__IO uint32_t RXFGMASK</div><div class="ttdoc">Rx FIFO Global Mask register, offset: 0x48. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01506">MK60D10.h:1506</a></div></div>
<div class="ttc" id="a00149_html"><div class="ttname"><a href="a00149.html">PIT_Type</a></div><div class="ttdoc">PIT - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06185">MK60D10.h:6185</a></div></div>
<div class="ttc" id="a00098_html_abbc2da10712e9c4ca6a00d8faa6ff6fa"><div class="ttname"><a href="a00098.html#abbc2da10712e9c4ca6a00d8faa6ff6fa">DMA_Type::DCHPRI6</a></div><div class="ttdeci">__IO uint8_t DCHPRI6</div><div class="ttdoc">Channel n Priority Register, offset: 0x105. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02474">MK60D10.h:2474</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a></div><div class="ttdoc">CAN0 bus off interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00126">MK60D10.h:126</a></div></div>
<div class="ttc" id="a00116_html_ac3f55a671f3ec1b0024d894ea9a86f01"><div class="ttname"><a href="a00116.html#ac3f55a671f3ec1b0024d894ea9a86f01">FTM_Type::FLTCTRL</a></div><div class="ttdeci">__IO uint32_t FLTCTRL</div><div class="ttdoc">Fault Control, offset: 0x7C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04146">MK60D10.h:4146</a></div></div>
<div class="ttc" id="a00135_html_a57e6ec0cad8ae0e723d21531a184b6e7"><div class="ttname"><a href="a00135.html#a57e6ec0cad8ae0e723d21531a184b6e7">MCG_Type::ATCVH</a></div><div class="ttdeci">__IO uint8_t ATCVH</div><div class="ttdoc">MCG Auto Trim Compare Value High Register, offset: 0xA. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05429">MK60D10.h:5429</a></div></div>
<div class="ttc" id="a00230_html_a32e51e60eb32b6754162c3e4a9a054e1"><div class="ttname"><a href="a00230.html#a32e51e60eb32b6754162c3e4a9a054e1">USB_Type::USBFRMADJUST</a></div><div class="ttdeci">__IO uint8_t USBFRMADJUST</div><div class="ttdoc">Frame Adjust Register, offset: 0x114. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08759">MK60D10.h:8759</a></div></div>
<div class="ttc" id="a00103_html_a2ff7649428a079dfb1cc80b9dd6ef26b"><div class="ttname"><a href="a00103.html#a2ff7649428a079dfb1cc80b9dd6ef26b">ENET_Type::EIR</a></div><div class="ttdeci">__IO uint32_t EIR</div><div class="ttdoc">Interrupt Event Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03114">MK60D10.h:3114</a></div></div>
<div class="ttc" id="a00184_html_a8c3198672d66f0035b4d22a9ca93d8ed"><div class="ttname"><a href="a00184.html#a8c3198672d66f0035b4d22a9ca93d8ed">SPI_Type::RXFR1</a></div><div class="ttdeci">__I uint32_t RXFR1</div><div class="ttdoc">DSPI Receive FIFO Registers, offset: 0x80. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07764">MK60D10.h:7764</a></div></div>
<div class="ttc" id="a00103_html_aab8aa802b2851f7df3390b940928caf9"><div class="ttname"><a href="a00103.html#aab8aa802b2851f7df3390b940928caf9">ENET_Type::RMON_T_P256TO511</a></div><div class="ttdeci">__IO uint32_t RMON_T_P256TO511</div><div class="ttdoc">RMON Tx 256 to 511 byte packets (RMON_T_P256TO511), offset: 0x234. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03172">MK60D10.h:3172</a></div></div>
<div class="ttc" id="a00103_html_a7d884a3ad9e74534e6543dbb7bc957c5"><div class="ttname"><a href="a00103.html#a7d884a3ad9e74534e6543dbb7bc957c5">ENET_Type::ATOFF</a></div><div class="ttdeci">__IO uint32_t ATOFF</div><div class="ttdoc">Timer Offset Register, offset: 0x408. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03217">MK60D10.h:3217</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdoc">USB0 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00169">MK60D10.h:169</a></div></div>
<div class="ttc" id="a00088_html_a50453164cb07ea98463dff9a9ee93a94"><div class="ttname"><a href="a00088.html#a50453164cb07ea98463dff9a9ee93a94">CRC_Type::CTRLHU</a></div><div class="ttdeci">__IO uint8_t CTRLHU</div><div class="ttdoc">CRC_CTRLHU register., offset: 0xB. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02207">MK60D10.h:2207</a></div></div>
<div class="ttc" id="a02312_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="a02312.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00069">ADuCRF101.h:69</a></div></div>
<div class="ttc" id="a00231_html_a6e328c4cd993e55a0d0f2ed2c0405c72"><div class="ttname"><a href="a00231.html#a6e328c4cd993e55a0d0f2ed2c0405c72">USBDCD_Type::TIMER0</a></div><div class="ttdeci">__IO uint32_t TIMER0</div><div class="ttdoc">TIMER0 register, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09040">MK60D10.h:9040</a></div></div>
<div class="ttc" id="a00098_html_aa748a20e0211655999242fa0697fcfd0"><div class="ttname"><a href="a00098.html#aa748a20e0211655999242fa0697fcfd0">DMA_Type::SERQ</a></div><div class="ttdeci">__O uint8_t SERQ</div><div class="ttdoc">Set Enable Request Register, offset: 0x1B. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02457">MK60D10.h:2457</a></div></div>
<div class="ttc" id="a00142_html_a681eb6e0560291b4c2e83e4e85923347"><div class="ttname"><a href="a00142.html#a681eb6e0560291b4c2e83e4e85923347">NV_Type::FPROT3</a></div><div class="ttdeci">__I uint8_t FPROT3</div><div class="ttdoc">Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05867">MK60D10.h:5867</a></div></div>
<div class="ttc" id="a00103_html_a9ccc2833ef1189dcbfe593e35e9118b2"><div class="ttname"><a href="a00103.html#a9ccc2833ef1189dcbfe593e35e9118b2">ENET_Type::IEEE_T_FDXFC</a></div><div class="ttdeci">__IO uint32_t IEEE_T_FDXFC</div><div class="ttdoc">Flow Control Pause frames transmitted (IEEE_T_FDXFC), offset: 0x270. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03187">MK60D10.h:3187</a></div></div>
<div class="ttc" id="a00098_html_aaa87671f75510a3ccf7987c5ef683d40"><div class="ttname"><a href="a00098.html#aaa87671f75510a3ccf7987c5ef683d40">DMA_Type::CERQ</a></div><div class="ttdeci">__O uint8_t CERQ</div><div class="ttdoc">Clear Enable Request Register, offset: 0x1A. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02456">MK60D10.h:2456</a></div></div>
<div class="ttc" id="a00071_html_aa1979343c5ff683d3cae246129c8eb56"><div class="ttname"><a href="a00071.html#aa1979343c5ff683d3cae246129c8eb56">AIPS_Type::PACRP</a></div><div class="ttdeci">__IO uint32_t PACRP</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x6C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00506">MK60D10.h:506</a></div></div>
<div class="ttc" id="a00196_html_ab085fb9bbfccce5ace6b752d9784ee26"><div class="ttname"><a href="a00196.html#ab085fb9bbfccce5ace6b752d9784ee26">UART_Type::S1</a></div><div class="ttdeci">__I uint8_t S1</div><div class="ttdoc">UART Status Register 1, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08226">MK60D10.h:8226</a></div></div>
<div class="ttc" id="a00095_html_afb00f6857479eca5081afacc76b9b621"><div class="ttname"><a href="a00095.html#afb00f6857479eca5081afacc76b9b621">DAC_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdoc">DAC Control Register 1, offset: 0x22. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02351">MK60D10.h:2351</a></div></div>
<div class="ttc" id="a00148_html_a5cea78677c2f36e8ad10791dfcb9b086"><div class="ttname"><a href="a00148.html#a5cea78677c2f36e8ad10791dfcb9b086">PDB_Type::POEN</a></div><div class="ttdeci">__IO uint32_t POEN</div><div class="ttdoc">Pulse-Out n Enable Register, offset: 0x190. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06061">MK60D10.h:6061</a></div></div>
<div class="ttc" id="a00164_html_ab718ffaf4897a4eec35a15790bae8806"><div class="ttname"><a href="a00164.html#ab718ffaf4897a4eec35a15790bae8806">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdoc">RTC Time Prescaler Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06732">MK60D10.h:6732</a></div></div>
<div class="ttc" id="a00130_html_a7a06923d73cbfb32196f92cec9832679"><div class="ttname"><a href="a00130.html#a7a06923d73cbfb32196f92cec9832679">LLWU_Type::F1</a></div><div class="ttdeci">__IO uint8_t F1</div><div class="ttdoc">LLWU Flag 1 register, offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05151">MK60D10.h:5151</a></div></div>
<div class="ttc" id="a01158_html"><div class="ttname"><a href="a01158.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="a00176_html_ade0658e5c75b98bb8419f5b68857fa4c"><div class="ttname"><a href="a00176.html#ade0658e5c75b98bb8419f5b68857fa4c">SDHC_Type::VENDOR</a></div><div class="ttdeci">__IO uint32_t VENDOR</div><div class="ttdoc">Vendor Specific register, offset: 0xC0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06912">MK60D10.h:6912</a></div></div>
<div class="ttc" id="a00149_html_af54765dd193a93cd7bddf1eb6b0c30fa"><div class="ttname"><a href="a00149.html#af54765dd193a93cd7bddf1eb6b0c30fa">PIT_Type::TFLG</a></div><div class="ttdeci">__IO uint32_t TFLG</div><div class="ttdoc">Timer Flag Register, array offset: 0x10C, array step: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06192">MK60D10.h:6192</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdoc">DMA Channel 2 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00098">MK60D10.h:98</a></div></div>
<div class="ttc" id="a00116_html_a1f30106e7fbc8f5a00b586ddfcfe113a"><div class="ttname"><a href="a00116.html#a1f30106e7fbc8f5a00b586ddfcfe113a">FTM_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdoc">Channel (n) Status And Control, array offset: 0xC, array step: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04131">MK60D10.h:4131</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></div><div class="ttdoc">UART1 Receive/Transmit interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00143">MK60D10.h:143</a></div></div>
<div class="ttc" id="a00049_html_a57aa0df779b5b476d8b4cd498e11a07d"><div class="ttname"><a href="a00049.html#a57aa0df779b5b476d8b4cd498e11a07d">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register, offset: 0x44. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00282">MK60D10.h:282</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a255d41078d19713f5b6058a6dd2a3fdb"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a255d41078d19713f5b6058a6dd2a3fdb">Reserved116_IRQn</a></div><div class="ttdoc">Reserved interrupt 116. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00196">MK60D10.h:196</a></div></div>
<div class="ttc" id="a00163_html_aa271d09399fb6530e40ff9814f9f4d79"><div class="ttname"><a href="a00163.html#aa271d09399fb6530e40ff9814f9f4d79">RNG_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">RNGA Control Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06650">MK60D10.h:6650</a></div></div>
<div class="ttc" id="a00181_html_a44b7f87f2a822cb3f8f1275f478e485d"><div class="ttname"><a href="a00181.html#a44b7f87f2a822cb3f8f1275f478e485d">SIM_Type::SOPT4</a></div><div class="ttdeci">__IO uint32_t SOPT4</div><div class="ttdoc">System Options Register 4, offset: 0x100C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07334">MK60D10.h:7334</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdoc">Port B interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00184">MK60D10.h:184</a></div></div>
<div class="ttc" id="a00183_html_aeb1160606f3387d12dadc263eec7b749"><div class="ttname"><a href="a00183.html#aeb1160606f3387d12dadc263eec7b749">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint8_t PMPROT</div><div class="ttdoc">Power Mode Protection register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07670">MK60D10.h:7670</a></div></div>
<div class="ttc" id="a00116_html_a5d7825cc57a84230359220fa95b990d0"><div class="ttname"><a href="a00116.html#a5d7825cc57a84230359220fa95b990d0">FTM_Type::INVCTRL</a></div><div class="ttdeci">__IO uint32_t INVCTRL</div><div class="ttdoc">FTM Inverting Control, offset: 0x90. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04151">MK60D10.h:4151</a></div></div>
<div class="ttc" id="a00116_html_a539e171615dd7eccfd0c9c4f78c895ab"><div class="ttname"><a href="a00116.html#a539e171615dd7eccfd0c9c4f78c895ab">FTM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdoc">Status And Control, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04127">MK60D10.h:4127</a></div></div>
<div class="ttc" id="a00153_html_a5fd39916c06d54202f0dc1a50b5e1041"><div class="ttname"><a href="a00153.html#a5fd39916c06d54202f0dc1a50b5e1041">PORT_Type::DFER</a></div><div class="ttdeci">__IO uint32_t DFER</div><div class="ttdoc">Digital Filter Enable Register, offset: 0xC0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06339">MK60D10.h:6339</a></div></div>
<div class="ttc" id="a00230_html_af3e1c49392d797dfdc81155e0b37a80b"><div class="ttname"><a href="a00230.html#af3e1c49392d797dfdc81155e0b37a80b">USB_Type::ERRSTAT</a></div><div class="ttdeci">__IO uint8_t ERRSTAT</div><div class="ttdoc">Error Interrupt Status register, offset: 0x88. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08723">MK60D10.h:8723</a></div></div>
<div class="ttc" id="a00230_html_ae31e5076afa4cee3a94c6b57b374426a"><div class="ttname"><a href="a00230.html#ae31e5076afa4cee3a94c6b57b374426a">USB_Type::ENDPT</a></div><div class="ttdeci">__IO uint8_t ENDPT</div><div class="ttdoc">Endpoint Control register, array offset: 0xC0, array step: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08748">MK60D10.h:8748</a></div></div>
<div class="ttc" id="a00088_html_a94927c0aab175e9f9461a15d2cd1fa65"><div class="ttname"><a href="a00088.html#a94927c0aab175e9f9461a15d2cd1fa65">CRC_Type::CRCHU</a></div><div class="ttdeci">__IO uint8_t CRCHU</div><div class="ttdoc">CRC_CRCHU register., offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02187">MK60D10.h:2187</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a1dd25f6000f681ac15549502cd04325d"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a1dd25f6000f681ac15549502cd04325d">CAN1_Bus_Off_IRQn</a></div><div class="ttdoc">CAN1 bus off interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00134">MK60D10.h:134</a></div></div>
<div class="ttc" id="a00080_html_a0bd83d586aff02537abbe1a3680d960f"><div class="ttname"><a href="a00080.html#a0bd83d586aff02537abbe1a3680d960f">CAN_Type::RXMGMASK</a></div><div class="ttdeci">__IO uint32_t RXMGMASK</div><div class="ttdoc">Rx Mailboxes Global Mask Register, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01493">MK60D10.h:1493</a></div></div>
<div class="ttc" id="a00103_html_a878de7037c9a164862fa9ab2ed71330b"><div class="ttname"><a href="a00103.html#a878de7037c9a164862fa9ab2ed71330b">ENET_Type::RMON_T_MC_PKT</a></div><div class="ttdeci">__IO uint32_t RMON_T_MC_PKT</div><div class="ttdoc">RMON Tx Multicast Packets (RMON_T_MC_PKT), offset: 0x20C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03162">MK60D10.h:3162</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a></div><div class="ttdoc">CAN0 OR&amp;#39;d message buffers interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00125">MK60D10.h:125</a></div></div>
<div class="ttc" id="a00176_html_aff7ce95313465bc87dc72f0411e364dd"><div class="ttname"><a href="a00176.html#aff7ce95313465bc87dc72f0411e364dd">SDHC_Type::PROCTL</a></div><div class="ttdeci">__IO uint32_t PROCTL</div><div class="ttdoc">Protocol Control register, offset: 0x28. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06899">MK60D10.h:6899</a></div></div>
<div class="ttc" id="a00176_html_a18afc87de959a20b1ee89d3987dd2193"><div class="ttname"><a href="a00176.html#a18afc87de959a20b1ee89d3987dd2193">SDHC_Type::DATPORT</a></div><div class="ttdeci">__IO uint32_t DATPORT</div><div class="ttdoc">Buffer Data Port register, offset: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06897">MK60D10.h:6897</a></div></div>
<div class="ttc" id="a00181_html_a74c36576eed017405dfdfdd307f6e58f"><div class="ttname"><a href="a00181.html#a74c36576eed017405dfdfdd307f6e58f">SIM_Type::SCGC2</a></div><div class="ttdeci">__IO uint32_t SCGC2</div><div class="ttdoc">System Clock Gating Control Register 2, offset: 0x102C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07341">MK60D10.h:7341</a></div></div>
<div class="ttc" id="a00117_html_a269fc0ec9450f3e86b2acddef2db7999"><div class="ttname"><a href="a00117.html#a269fc0ec9450f3e86b2acddef2db7999">GPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdoc">Port Data Input Register, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04610">MK60D10.h:4610</a></div></div>
<div class="ttc" id="a00115_html_a74c3b1724bbc3b00eb6f7f0eedb90a9e"><div class="ttname"><a href="a00115.html#a74c3b1724bbc3b00eb6f7f0eedb90a9e">FTFL_Type::FCCOB6</a></div><div class="ttdeci">__IO uint8_t FCCOB6</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0x9. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03955">MK60D10.h:3955</a></div></div>
<div class="ttc" id="a00230_html_ae38659ba2c226f6bbe8618f9a2437ba3"><div class="ttname"><a href="a00230.html#ae38659ba2c226f6bbe8618f9a2437ba3">USB_Type::BDTPAGE1</a></div><div class="ttdeci">__IO uint8_t BDTPAGE1</div><div class="ttdoc">BDT Page Register 1, offset: 0x9C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08733">MK60D10.h:8733</a></div></div>
<div class="ttc" id="a00098_html_a41bbed6bd0ab1bf8f00509380f2c5fe4"><div class="ttname"><a href="a00098.html#a41bbed6bd0ab1bf8f00509380f2c5fe4">DMA_Type::SLAST</a></div><div class="ttdeci">__IO uint32_t SLAST</div><div class="ttdoc">TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02495">MK60D10.h:2495</a></div></div>
<div class="ttc" id="a00176_html_aca68d1c0500d041506d802b73756d947"><div class="ttname"><a href="a00176.html#aca68d1c0500d041506d802b73756d947">SDHC_Type::FEVT</a></div><div class="ttdeci">__O uint32_t FEVT</div><div class="ttdoc">Force Event register, offset: 0x50. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06908">MK60D10.h:6908</a></div></div>
<div class="ttc" id="a00103_html_a359c03ae606c4e68658d852e5c4e5e4d"><div class="ttname"><a href="a00103.html#a359c03ae606c4e68658d852e5c4e5e4d">ENET_Type::MMFR</a></div><div class="ttdeci">__IO uint32_t MMFR</div><div class="ttdoc">MII Management Frame Register, offset: 0x40. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03122">MK60D10.h:3122</a></div></div>
<div class="ttc" id="a00119_html_a25bd966a745df11edd849836e17a2457"><div class="ttname"><a href="a00119.html#a25bd966a745df11edd849836e17a2457">I2C_Type::A2</a></div><div class="ttdeci">__IO uint8_t A2</div><div class="ttdoc">I2C Address Register 2, offset: 0x9. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04702">MK60D10.h:4702</a></div></div>
<div class="ttc" id="a00139_html_a2e4d19626a870bb11f40ff09359fae44"><div class="ttname"><a href="a00139.html#a2e4d19626a870bb11f40ff09359fae44">MPU_Type::CESR</a></div><div class="ttdeci">__IO uint32_t CESR</div><div class="ttdoc">Control/Error Status Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05687">MK60D10.h:5687</a></div></div>
<div class="ttc" id="a00196_html_ac1c852c7a4dbf6e9dc9119170d86e9f9"><div class="ttname"><a href="a00196.html#ac1c852c7a4dbf6e9dc9119170d86e9f9">UART_Type::C6</a></div><div class="ttdeci">__IO uint8_t C6</div><div class="ttdoc">UART CEA709.1-B Control Register 6, offset: 0x21. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08258">MK60D10.h:8258</a></div></div>
<div class="ttc" id="a00230_html_aebfcc05a57aa51e7cdeb38d058ccd5f1"><div class="ttname"><a href="a00230.html#aebfcc05a57aa51e7cdeb38d058ccd5f1">USB_Type::REV</a></div><div class="ttdeci">__I uint8_t REV</div><div class="ttdoc">Peripheral Revision register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08707">MK60D10.h:8707</a></div></div>
<div class="ttc" id="a00230_html_ac63531ec3a52f634997a5f27a938232e"><div class="ttname"><a href="a00230.html#ac63531ec3a52f634997a5f27a938232e">USB_Type::OTGICR</a></div><div class="ttdeci">__IO uint8_t OTGICR</div><div class="ttdoc">OTG Interrupt Control Register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08713">MK60D10.h:8713</a></div></div>
<div class="ttc" id="a00135_html_a7fd146380faf9dd7da4763f061b26564"><div class="ttname"><a href="a00135.html#a7fd146380faf9dd7da4763f061b26564">MCG_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdoc">MCG Status and Control Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05427">MK60D10.h:5427</a></div></div>
<div class="ttc" id="a00195_html_a1ea610b2cb4d81b50d2608bf707a423b"><div class="ttname"><a href="a00195.html#a1ea610b2cb4d81b50d2608bf707a423b">TSI_Type::THRESHOLD</a></div><div class="ttdeci">__IO uint32_t THRESHOLD</div><div class="ttdoc">Low-Power Channel Threshold register, offset: 0x120. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08025">MK60D10.h:8025</a></div></div>
<div class="ttc" id="a00181_html_a7e55725c1aeddef811d669f56c978529"><div class="ttname"><a href="a00181.html#a7e55725c1aeddef811d669f56c978529">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdoc">Unique Identification Register Low, offset: 0x1060. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07354">MK60D10.h:7354</a></div></div>
<div class="ttc" id="a00135_html_ade4cb987285cb3307821b43d904adcb6"><div class="ttname"><a href="a00135.html#ade4cb987285cb3307821b43d904adcb6">MCG_Type::C8</a></div><div class="ttdeci">__IO uint8_t C8</div><div class="ttdoc">MCG Control 8 Register, offset: 0xD. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05432">MK60D10.h:5432</a></div></div>
<div class="ttc" id="a00081_html_a9fd9367f363d483b8b093c7ec5d43537"><div class="ttname"><a href="a00081.html#a9fd9367f363d483b8b093c7ec5d43537">CAU_Type::AESIC_CASR</a></div><div class="ttdeci">__O uint32_t AESIC_CASR</div><div class="ttdoc">Status register - AES Inverse Column Operation command, offset: 0xB40. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01843">MK60D10.h:1843</a></div></div>
<div class="ttc" id="a00120_html_ab2b55d0a250082bacc98cb3845769560"><div class="ttname"><a href="a00120.html#ab2b55d0a250082bacc98cb3845769560">I2S_Type::RMR</a></div><div class="ttdeci">__IO uint32_t RMR</div><div class="ttdoc">SAI Receive Mask Register, offset: 0xE0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04874">MK60D10.h:4874</a></div></div>
<div class="ttc" id="a00098_html"><div class="ttname"><a href="a00098.html">DMA_Type</a></div><div class="ttdoc">DMA - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02447">MK60D10.h:2447</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a></div><div class="ttdoc">UART0 LON interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00140">MK60D10.h:140</a></div></div>
<div class="ttc" id="a00098_html_a4abf6224f088c016546122a284327aa2"><div class="ttname"><a href="a00098.html#a4abf6224f088c016546122a284327aa2">DMA_Type::DCHPRI2</a></div><div class="ttdeci">__IO uint8_t DCHPRI2</div><div class="ttdoc">Channel n Priority Register, offset: 0x101. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02470">MK60D10.h:2470</a></div></div>
<div class="ttc" id="a00176_html_a151bd21debba72fa06e91dbe8ba669a5"><div class="ttname"><a href="a00176.html#a151bd21debba72fa06e91dbe8ba669a5">SDHC_Type::HTCAPBLT</a></div><div class="ttdeci">__I uint32_t HTCAPBLT</div><div class="ttdoc">Host Controller Capabilities, offset: 0x40. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06905">MK60D10.h:6905</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083af0ad8a34e265918da2651757e63718cd"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083af0ad8a34e265918da2651757e63718cd">Reserved112_IRQn</a></div><div class="ttdoc">Reserved interrupt 112. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00192">MK60D10.h:192</a></div></div>
<div class="ttc" id="a00164_html_ac72766ca7476a2a74bd14042bc88aa05"><div class="ttname"><a href="a00164.html#ac72766ca7476a2a74bd14042bc88aa05">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdoc">RTC Lock Register, offset: 0x18. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06737">MK60D10.h:6737</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdoc">DMA Channel 14 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00110">MK60D10.h:110</a></div></div>
<div class="ttc" id="a00164_html_ae12dc1e198cb7aa7602e59e36bbf43b6"><div class="ttname"><a href="a00164.html#ae12dc1e198cb7aa7602e59e36bbf43b6">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdoc">RTC Status Register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06736">MK60D10.h:6736</a></div></div>
<div class="ttc" id="a00098_html_aa1626bb4b8a54b48a89d0a1b8c022c05"><div class="ttname"><a href="a00098.html#aa1626bb4b8a54b48a89d0a1b8c022c05">DMA_Type::SADDR</a></div><div class="ttdeci">__IO uint32_t SADDR</div><div class="ttdoc">TCD Source Address, array offset: 0x1000, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02487">MK60D10.h:2487</a></div></div>
<div class="ttc" id="a00080_html_a3f24effa250c1a1f1ff28beaf72939e0"><div class="ttname"><a href="a00080.html#a3f24effa250c1a1f1ff28beaf72939e0">CAN_Type::CRCR</a></div><div class="ttdeci">__I uint32_t CRCR</div><div class="ttdoc">CRC Register, offset: 0x44. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01505">MK60D10.h:1505</a></div></div>
<div class="ttc" id="a00088_html_ac9ff26915b933d9834f34bf9c519871e"><div class="ttname"><a href="a00088.html#ac9ff26915b933d9834f34bf9c519871e">CRC_Type::CRCL</a></div><div class="ttdeci">__IO uint16_t CRCL</div><div class="ttdoc">CRC_CRCL register., offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02179">MK60D10.h:2179</a></div></div>
<div class="ttc" id="a00103_html_a152f78006e3b0f881f04498d5c11490a"><div class="ttname"><a href="a00103.html#a152f78006e3b0f881f04498d5c11490a">ENET_Type::RMON_T_COL</a></div><div class="ttdeci">__IO uint32_t RMON_T_COL</div><div class="ttdoc">RMON Tx collision count (RMON_T_COL), offset: 0x224. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03168">MK60D10.h:3168</a></div></div>
<div class="ttc" id="a00103_html_abeca43c3170448c5b52e3387a18ac9e6"><div class="ttname"><a href="a00103.html#abeca43c3170448c5b52e3387a18ac9e6">ENET_Type::ATCR</a></div><div class="ttdeci">__IO uint32_t ATCR</div><div class="ttdoc">Timer Control Register, offset: 0x400. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03215">MK60D10.h:3215</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a></div><div class="ttdoc">TSI0 Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00179">MK60D10.h:179</a></div></div>
<div class="ttc" id="a00181_html_a29d8c8ea1f1cd3f4f1b34b4a48066b63"><div class="ttname"><a href="a00181.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SIM_Type::SOPT5</a></div><div class="ttdeci">__IO uint32_t SOPT5</div><div class="ttdoc">System Options Register 5, offset: 0x1010. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07335">MK60D10.h:7335</a></div></div>
<div class="ttc" id="a00103_html_af21e05048bc2b786d0d17147bf57ec36"><div class="ttname"><a href="a00103.html#af21e05048bc2b786d0d17147bf57ec36">ENET_Type::TIPG</a></div><div class="ttdeci">__IO uint32_t TIPG</div><div class="ttdoc">Transmit Inter-Packet Gap, offset: 0x1AC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03153">MK60D10.h:3153</a></div></div>
<div class="ttc" id="a00136_html_ad3902a699f1593becfab73adbd8e506a"><div class="ttname"><a href="a00136.html#ad3902a699f1593becfab73adbd8e506a">MCM_Type::PID</a></div><div class="ttdeci">__IO uint32_t PID</div><div class="ttdoc">Process ID register, offset: 0x30. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05595">MK60D10.h:5595</a></div></div>
<div class="ttc" id="a00108_html_afa824c39043a1b8cc1c25fe55f72a389"><div class="ttname"><a href="a00108.html#afa824c39043a1b8cc1c25fe55f72a389">FMC_Type::PFB1CR</a></div><div class="ttdeci">__IO uint32_t PFB1CR</div><div class="ttdoc">Flash Bank 1 Control Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03797">MK60D10.h:3797</a></div></div>
<div class="ttc" id="a00184_html_a107d9410bde132e409d2238beea64d07"><div class="ttname"><a href="a00184.html#a107d9410bde132e409d2238beea64d07">SPI_Type::RSER</a></div><div class="ttdeci">__IO uint32_t RSER</div><div class="ttdoc">DMA/Interrupt Request Select and Enable Register, offset: 0x30. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07752">MK60D10.h:7752</a></div></div>
<div class="ttc" id="a00230_html_adb73c0ed8ec05b05499d164fee6a6d9c"><div class="ttname"><a href="a00230.html#adb73c0ed8ec05b05499d164fee6a6d9c">USB_Type::OTGSTAT</a></div><div class="ttdeci">__IO uint8_t OTGSTAT</div><div class="ttdoc">OTG Status register, offset: 0x18. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08715">MK60D10.h:8715</a></div></div>
<div class="ttc" id="a00049_html_a4d46f571d82c5c84402ed9df3ebf0f2d"><div class="ttname"><a href="a00049.html#a4d46f571d82c5c84402ed9df3ebf0f2d">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register, offset: 0x48. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00283">MK60D10.h:283</a></div></div>
<div class="ttc" id="a00116_html_ab45e3f92a7675c23c0ee9227f2a198af"><div class="ttname"><a href="a00116.html#ab45e3f92a7675c23c0ee9227f2a198af">FTM_Type::SWOCTRL</a></div><div class="ttdeci">__IO uint32_t SWOCTRL</div><div class="ttdoc">FTM Software Output Control, offset: 0x94. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04152">MK60D10.h:4152</a></div></div>
<div class="ttc" id="a00142_html_a4e85ed3eff018d579013a9e26e987f35"><div class="ttname"><a href="a00142.html#a4e85ed3eff018d579013a9e26e987f35">NV_Type::FPROT1</a></div><div class="ttdeci">__I uint8_t FPROT1</div><div class="ttdoc">Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05869">MK60D10.h:5869</a></div></div>
<div class="ttc" id="a00049_html_a14102008fdbea38d0249b009c4f9a5e4"><div class="ttname"><a href="a00049.html#a14102008fdbea38d0249b009c4f9a5e4">ADC_Type::PGA</a></div><div class="ttdeci">__IO uint32_t PGA</div><div class="ttdoc">ADC PGA Register, offset: 0x50. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00285">MK60D10.h:285</a></div></div>
<div class="ttc" id="a00232_html_a374f2e0a8c240329890c6847d8560737"><div class="ttname"><a href="a00232.html#a374f2e0a8c240329890c6847d8560737">VREF_Type::TRM</a></div><div class="ttdeci">__IO uint8_t TRM</div><div class="ttdoc">VREF Trim Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09135">MK60D10.h:9135</a></div></div>
<div class="ttc" id="a00196_html_ae7135700b6f47429fa6dc9c3b978e001"><div class="ttname"><a href="a00196.html#ae7135700b6f47429fa6dc9c3b978e001">UART_Type::S3</a></div><div class="ttdeci">__IO uint8_t S3</div><div class="ttdoc">UART CEA709.1-B Status Register, offset: 0x2B. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08268">MK60D10.h:8268</a></div></div>
<div class="ttc" id="a00150_html_abc2abe9e83245fcd84da5a78bbea23ea"><div class="ttname"><a href="a00150.html#abc2abe9e83245fcd84da5a78bbea23ea">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdoc">Low Voltage Detect Status And Control 2 register, offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06259">MK60D10.h:6259</a></div></div>
<div class="ttc" id="a00230_html_af2c91cae21a7dc71675b828c242ff14a"><div class="ttname"><a href="a00230.html#af2c91cae21a7dc71675b828c242ff14a">USB_Type::BDTPAGE2</a></div><div class="ttdeci">__IO uint8_t BDTPAGE2</div><div class="ttdoc">BDT Page Register 2, offset: 0xB0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08743">MK60D10.h:8743</a></div></div>
<div class="ttc" id="a00164_html_ac5ff2c2ef6d58e8826deb51d8604c01e"><div class="ttname"><a href="a00164.html#ac5ff2c2ef6d58e8826deb51d8604c01e">RTC_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">RTC Control Register, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06735">MK60D10.h:6735</a></div></div>
<div class="ttc" id="a00233_html_a3f94863d1793cd3c49bf604407d57a1f"><div class="ttname"><a href="a00233.html#a3f94863d1793cd3c49bf604407d57a1f">WDOG_Type::TOVALL</a></div><div class="ttdeci">__IO uint16_t TOVALL</div><div class="ttdoc">Watchdog Time-out Value Register Low, offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09199">MK60D10.h:9199</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a></div><div class="ttdoc">Ethernet MAC Error and miscelaneous Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00174">MK60D10.h:174</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a></div><div class="ttdoc">FTM1 fault, overflow and channels interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00159">MK60D10.h:159</a></div></div>
<div class="ttc" id="a00071_html_a32a3be6292304835d8ebc3a74909f275"><div class="ttname"><a href="a00071.html#a32a3be6292304835d8ebc3a74909f275">AIPS_Type::PACRK</a></div><div class="ttdeci">__IO uint32_t PACRK</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x58. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00501">MK60D10.h:501</a></div></div>
<div class="ttc" id="a00103_html_a159213567e106c3d8469d88ae2a5c5b7"><div class="ttname"><a href="a00103.html#a159213567e106c3d8469d88ae2a5c5b7">ENET_Type::RMON_T_OCTETS</a></div><div class="ttdeci">__IO uint32_t RMON_T_OCTETS</div><div class="ttdoc">RMON Tx Octets (RMON_T_OCTETS), offset: 0x244. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03176">MK60D10.h:3176</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdoc">DMA Channel 6 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00102">MK60D10.h:102</a></div></div>
<div class="ttc" id="a00120_html_a3a79413b288cefdce2291865b42c6a31"><div class="ttname"><a href="a00120.html#a3a79413b288cefdce2291865b42c6a31">I2S_Type::TCR3</a></div><div class="ttdeci">__IO uint32_t TCR3</div><div class="ttdoc">SAI Transmit Configuration 3 Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04853">MK60D10.h:4853</a></div></div>
<div class="ttc" id="a00098_html_a9babcf104a9abd52166f6a40054d3b08"><div class="ttname"><a href="a00098.html#a9babcf104a9abd52166f6a40054d3b08">DMA_Type::NBYTES_MLNO</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLNO</div><div class="ttdoc">TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02491">MK60D10.h:2491</a></div></div>
<div class="ttc" id="a00103_html_a25e9f699a7f2ee7911005e4962c2634f"><div class="ttname"><a href="a00103.html#a25e9f699a7f2ee7911005e4962c2634f">ENET_Type::IEEE_T_FRAME_OK</a></div><div class="ttdeci">__IO uint32_t IEEE_T_FRAME_OK</div><div class="ttdoc">Frames Transmitted OK (IEEE_T_FRAME_OK), offset: 0x24C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03178">MK60D10.h:3178</a></div></div>
<div class="ttc" id="a02201_html_gaf63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="a02201.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="a01155_source.html#l00186">core_cm0.h:186</a></div></div>
<div class="ttc" id="a00103_html_a4847e5abf286cd40f1473ea96b7c1e5f"><div class="ttname"><a href="a00103.html#a4847e5abf286cd40f1473ea96b7c1e5f">ENET_Type::RAEM</a></div><div class="ttdeci">__IO uint32_t RAEM</div><div class="ttdoc">Receive FIFO Almost Empty Threshold, offset: 0x198. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03148">MK60D10.h:3148</a></div></div>
<div class="ttc" id="a00103_html_aafd4d2fcc9b52fe5e9fb671cb3cbe8f7"><div class="ttname"><a href="a00103.html#aafd4d2fcc9b52fe5e9fb671cb3cbe8f7">ENET_Type::RDAR</a></div><div class="ttdeci">__IO uint32_t RDAR</div><div class="ttdoc">Receive Descriptor Active Register, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03117">MK60D10.h:3117</a></div></div>
<div class="ttc" id="a00196_html_a5b5286baba097679743af783ce17fa9f"><div class="ttname"><a href="a00196.html#a5b5286baba097679743af783ce17fa9f">UART_Type::RPL</a></div><div class="ttdeci">__I uint8_t RPL</div><div class="ttdoc">UART CEA709.1-B Received Packet Length, offset: 0x2D. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08270">MK60D10.h:8270</a></div></div>
<div class="ttc" id="a00103_html_a92c4cf9ab525beeb5427573792f86025"><div class="ttname"><a href="a00103.html#a92c4cf9ab525beeb5427573792f86025">ENET_Type::IEEE_T_CSERR</a></div><div class="ttdeci">__IO uint32_t IEEE_T_CSERR</div><div class="ttdoc">Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR), offset: 0x268. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03185">MK60D10.h:3185</a></div></div>
<div class="ttc" id="a00098_html_ac468a90e025787b52d04e6bcd4bb3b27"><div class="ttname"><a href="a00098.html#ac468a90e025787b52d04e6bcd4bb3b27">DMA_Type::DOFF</a></div><div class="ttdeci">__IO uint16_t DOFF</div><div class="ttdoc">TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02497">MK60D10.h:2497</a></div></div>
<div class="ttc" id="a00120_html_a2ddc0ba302f2eeb23c02a94fabab1af1"><div class="ttname"><a href="a00120.html#a2ddc0ba302f2eeb23c02a94fabab1af1">I2S_Type::TMR</a></div><div class="ttdeci">__IO uint32_t TMR</div><div class="ttdoc">SAI Transmit Mask Register, offset: 0x60. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04861">MK60D10.h:4861</a></div></div>
<div class="ttc" id="a00149_html_af98efdc8f0866cbaa72e83cfa391cac9"><div class="ttname"><a href="a00149.html#af98efdc8f0866cbaa72e83cfa391cac9">PIT_Type::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdoc">Current Timer Value Register, array offset: 0x104, array step: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06190">MK60D10.h:6190</a></div></div>
<div class="ttc" id="a00130_html_aea83255d229cf9f16973c2e2c289d084"><div class="ttname"><a href="a00130.html#aea83255d229cf9f16973c2e2c289d084">LLWU_Type::PE3</a></div><div class="ttdeci">__IO uint8_t PE3</div><div class="ttdoc">LLWU Pin Enable 3 register, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05148">MK60D10.h:5148</a></div></div>
<div class="ttc" id="a00098_html_a66813716e63ebf054f73013d5e8e4365"><div class="ttname"><a href="a00098.html#a66813716e63ebf054f73013d5e8e4365">DMA_Type::DCHPRI8</a></div><div class="ttdeci">__IO uint8_t DCHPRI8</div><div class="ttdoc">Channel n Priority Register, offset: 0x10B. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02480">MK60D10.h:2480</a></div></div>
<div class="ttc" id="a00103_html_a0a7b934c35edfbaa59d711a9ca0a70db"><div class="ttname"><a href="a00103.html#a0a7b934c35edfbaa59d711a9ca0a70db">ENET_Type::RMON_R_OCTETS</a></div><div class="ttdeci">__IO uint32_t RMON_R_OCTETS</div><div class="ttdoc">RMON Rx Octets (RMON_R_OCTETS), offset: 0x2C4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03206">MK60D10.h:3206</a></div></div>
<div class="ttc" id="a00184_html_ad088a564a1fe1bdbf211c57a2a782139"><div class="ttname"><a href="a00184.html#ad088a564a1fe1bdbf211c57a2a782139">SPI_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdoc">DSPI Status Register, offset: 0x2C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07751">MK60D10.h:7751</a></div></div>
<div class="ttc" id="a00103_html_a83fcc1277659c5e879243a53c2e91316"><div class="ttname"><a href="a00103.html#a83fcc1277659c5e879243a53c2e91316">ENET_Type::RMON_T_P64</a></div><div class="ttdeci">__IO uint32_t RMON_T_P64</div><div class="ttdoc">RMON Tx 64 byte packets (RMON_T_P64), offset: 0x228. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03169">MK60D10.h:3169</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00100">ADuCRF101.h:100</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdoc">DMA Error Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00112">MK60D10.h:112</a></div></div>
<div class="ttc" id="a00084_html_a1baaa54d95afb3bf83179634f691a3f0"><div class="ttname"><a href="a00084.html#a1baaa54d95afb3bf83179634f691a3f0">CMT_Type::CMD3</a></div><div class="ttdeci">__IO uint8_t CMD3</div><div class="ttdoc">CMT Modulator Data Register Space High, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02070">MK60D10.h:2070</a></div></div>
<div class="ttc" id="a00071_html_aace64c8c28f2e8b815bdc2db2d004799"><div class="ttname"><a href="a00071.html#aace64c8c28f2e8b815bdc2db2d004799">AIPS_Type::PACRD</a></div><div class="ttdeci">__IO uint32_t PACRD</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x2C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00493">MK60D10.h:493</a></div></div>
<div class="ttc" id="a00233_html"><div class="ttname"><a href="a00233.html">WDOG_Type</a></div><div class="ttdoc">WDOG - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09195">MK60D10.h:9195</a></div></div>
<div class="ttc" id="a00115_html_aaae4af1399665688218a908ecd6089f2"><div class="ttname"><a href="a00115.html#aaae4af1399665688218a908ecd6089f2">FTFL_Type::FEPROT</a></div><div class="ttdeci">__IO uint8_t FEPROT</div><div class="ttdoc">EEPROM Protection Register, offset: 0x16. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03967">MK60D10.h:3967</a></div></div>
<div class="ttc" id="a00103_html_a5f9ef17e504607c96eacc8e2817d73f9"><div class="ttname"><a href="a00103.html#a5f9ef17e504607c96eacc8e2817d73f9">ENET_Type::RMON_R_P128TO255</a></div><div class="ttdeci">__IO uint32_t RMON_R_P128TO255</div><div class="ttdoc">RMON Rx 128 to 255 byte packets (RMON_R_P128TO255), offset: 0x2B0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03201">MK60D10.h:3201</a></div></div>
<div class="ttc" id="a00103_html_a9de549844540be775160a1fa83f75702"><div class="ttname"><a href="a00103.html#a9de549844540be775160a1fa83f75702">ENET_Type::RMON_T_PACKETS</a></div><div class="ttdeci">__IO uint32_t RMON_T_PACKETS</div><div class="ttdoc">RMON Tx packet count (RMON_T_PACKETS), offset: 0x204. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03160">MK60D10.h:3160</a></div></div>
<div class="ttc" id="a00233_html_a2c4f1d84d552c73603e6ecd7baae96c6"><div class="ttname"><a href="a00233.html#a2c4f1d84d552c73603e6ecd7baae96c6">WDOG_Type::STCTRLL</a></div><div class="ttdeci">__IO uint16_t STCTRLL</div><div class="ttdoc">Watchdog Status and Control Register Low, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09197">MK60D10.h:9197</a></div></div>
<div class="ttc" id="a00108_html"><div class="ttname"><a href="a00108.html">FMC_Type</a></div><div class="ttdoc">FMC - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03794">MK60D10.h:3794</a></div></div>
<div class="ttc" id="a00135_html_a011911d042745a9660fde078b5fa954f"><div class="ttname"><a href="a00135.html#a011911d042745a9660fde078b5fa954f">MCG_Type::C10</a></div><div class="ttdeci">__I uint8_t C10</div><div class="ttdoc">MCG Control 10 Register, offset: 0xF. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05434">MK60D10.h:5434</a></div></div>
<div class="ttc" id="a00195_html_a2022fbbf792c364ae291966769e8ab92"><div class="ttname"><a href="a00195.html#a2022fbbf792c364ae291966769e8ab92">TSI_Type::SCANC</a></div><div class="ttdeci">__IO uint32_t SCANC</div><div class="ttdoc">SCAN Control register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08013">MK60D10.h:8013</a></div></div>
<div class="ttc" id="a00115_html_a0d820ab31c6df85119c6391dc9f1f051"><div class="ttname"><a href="a00115.html#a0d820ab31c6df85119c6391dc9f1f051">FTFL_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdoc">Flash Status Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03946">MK60D10.h:3946</a></div></div>
<div class="ttc" id="a00230_html_af0454bfe2e97064f2b6bd616350ec802"><div class="ttname"><a href="a00230.html#af0454bfe2e97064f2b6bd616350ec802">USB_Type::FRMNUML</a></div><div class="ttdeci">__IO uint8_t FRMNUML</div><div class="ttdoc">Frame Number Register Low, offset: 0xA0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08735">MK60D10.h:8735</a></div></div>
<div class="ttc" id="a00103_html_af1a70be498ad22a2118d946cd5f37102"><div class="ttname"><a href="a00103.html#af1a70be498ad22a2118d946cd5f37102">ENET_Type::IEEE_T_SQE</a></div><div class="ttdeci">__IO uint32_t IEEE_T_SQE</div><div class="ttdoc">Frames Transmitted with SQE Error (IEEE_T_SQE). </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03186">MK60D10.h:3186</a></div></div>
<div class="ttc" id="a00103_html_a23c491dfed0bdd4e716f65895170695b"><div class="ttname"><a href="a00103.html#a23c491dfed0bdd4e716f65895170695b">ENET_Type::RMON_T_BC_PKT</a></div><div class="ttdeci">__IO uint32_t RMON_T_BC_PKT</div><div class="ttdoc">RMON Tx Broadcast Packets (RMON_T_BC_PKT), offset: 0x208. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03161">MK60D10.h:3161</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a></div><div class="ttdoc">FTM0 fault, overflow and channels interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00158">MK60D10.h:158</a></div></div>
<div class="ttc" id="a00103_html_a4e4604ef8213e0a0b56dc6ab439965ed"><div class="ttname"><a href="a00103.html#a4e4604ef8213e0a0b56dc6ab439965ed">ENET_Type::IEEE_R_OCTETS_OK</a></div><div class="ttdeci">__IO uint32_t IEEE_R_OCTETS_OK</div><div class="ttdoc">Octet count for Frames Rcvd w/o Error (IEEE_R_OCTETS_OK). </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03213">MK60D10.h:3213</a></div></div>
<div class="ttc" id="a02330_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="a02330.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdoc">Interrupt Number Definitions. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00083">MK60D10.h:83</a></div></div>
<div class="ttc" id="a00181_html_a139bbc6054a970f8ed4bfddaf5a97dd2"><div class="ttname"><a href="a00181.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SIM_Type::SCGC5</a></div><div class="ttdeci">__IO uint32_t SCGC5</div><div class="ttdoc">System Clock Gating Control Register 5, offset: 0x1038. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07344">MK60D10.h:7344</a></div></div>
<div class="ttc" id="a00160_html"><div class="ttname"><a href="a00160.html">RFSYS_Type</a></div><div class="ttdoc">RFSYS - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06539">MK60D10.h:6539</a></div></div>
<div class="ttc" id="a00231_html"><div class="ttname"><a href="a00231.html">USBDCD_Type</a></div><div class="ttdoc">USBDCD - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09035">MK60D10.h:9035</a></div></div>
<div class="ttc" id="a00131_html"><div class="ttname"><a href="a00131.html">LPTMR_Type</a></div><div class="ttdoc">LPTMR - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05340">MK60D10.h:5340</a></div></div>
<div class="ttc" id="a00115_html_a865ee1de7d3f4a65d9a077c337f10768"><div class="ttname"><a href="a00115.html#a865ee1de7d3f4a65d9a077c337f10768">FTFL_Type::FCCOB2</a></div><div class="ttdeci">__IO uint8_t FCCOB2</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0x5. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03951">MK60D10.h:3951</a></div></div>
<div class="ttc" id="a00049_html_a8c1d865925f38226c6c93f502abfc32d"><div class="ttname"><a href="a00049.html#a8c1d865925f38226c6c93f502abfc32d">ADC_Type::CLM3</a></div><div class="ttdeci">__IO uint32_t CLM3</div><div class="ttdoc">ADC Minus-Side General Calibration Value Register, offset: 0x60. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00289">MK60D10.h:289</a></div></div>
<div class="ttc" id="a00230_html_a7d0fdec2bab11d450d49677fc0bf729c"><div class="ttname"><a href="a00230.html#a7d0fdec2bab11d450d49677fc0bf729c">USB_Type::USBCTRL</a></div><div class="ttdeci">__IO uint8_t USBCTRL</div><div class="ttdoc">USB Control register, offset: 0x100. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08751">MK60D10.h:8751</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00077">ADuCRF101.h:77</a></div></div>
<div class="ttc" id="a00130_html_af4e20147909cf3d6a8ec04750fc36833"><div class="ttname"><a href="a00130.html#af4e20147909cf3d6a8ec04750fc36833">LLWU_Type::PE1</a></div><div class="ttdeci">__IO uint8_t PE1</div><div class="ttdoc">LLWU Pin Enable 1 register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05146">MK60D10.h:5146</a></div></div>
<div class="ttc" id="a00196_html_a4cbd87d56dd5533d028c163e59443405"><div class="ttname"><a href="a00196.html#a4cbd87d56dd5533d028c163e59443405">UART_Type::SDTL</a></div><div class="ttdeci">__IO uint8_t SDTL</div><div class="ttdoc">UART CEA709.1-B Secondary Delay Timer Low, offset: 0x26. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08263">MK60D10.h:8263</a></div></div>
<div class="ttc" id="a00120_html_a77ddbd77c8641790f011e95f040dc221"><div class="ttname"><a href="a00120.html#a77ddbd77c8641790f011e95f040dc221">I2S_Type::RCR1</a></div><div class="ttdeci">__IO uint32_t RCR1</div><div class="ttdoc">SAI Receive Configuration 1 Register, offset: 0x84. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04864">MK60D10.h:4864</a></div></div>
<div class="ttc" id="a00231_html_a3a2cb0f60abc115c51cf3124ef86e5a0"><div class="ttname"><a href="a00231.html#a3a2cb0f60abc115c51cf3124ef86e5a0">USBDCD_Type::CONTROL</a></div><div class="ttdeci">__IO uint32_t CONTROL</div><div class="ttdoc">Control register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09036">MK60D10.h:9036</a></div></div>
<div class="ttc" id="a00081_html_af9f78dbcf81a0ed3afb44e959c77b1bc"><div class="ttname"><a href="a00081.html#af9f78dbcf81a0ed3afb44e959c77b1bc">CAU_Type::XOR_CASR</a></div><div class="ttdeci">__O uint32_t XOR_CASR</div><div class="ttdoc">Status register - Exclusive Or command, offset: 0x980. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01831">MK60D10.h:1831</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdoc">Port D interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00186">MK60D10.h:186</a></div></div>
<div class="ttc" id="a00084_html_a66c3bacb73c9dd2584e77ba8414deb4a"><div class="ttname"><a href="a00084.html#a66c3bacb73c9dd2584e77ba8414deb4a">CMT_Type::CMD4</a></div><div class="ttdeci">__IO uint8_t CMD4</div><div class="ttdoc">CMT Modulator Data Register Space Low, offset: 0x9. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02071">MK60D10.h:2071</a></div></div>
<div class="ttc" id="a00149_html_a6880c80d3b65e0e5831b72371f607224"><div class="ttname"><a href="a00149.html#a6880c80d3b65e0e5831b72371f607224">PIT_Type::LDVAL</a></div><div class="ttdeci">__IO uint32_t LDVAL</div><div class="ttdoc">Timer Load Value Register, array offset: 0x100, array step: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06189">MK60D10.h:6189</a></div></div>
<div class="ttc" id="a00184_html_af7eab4d0bc295e978e3c0c28d7129481"><div class="ttname"><a href="a00184.html#af7eab4d0bc295e978e3c0c28d7129481">SPI_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdoc">Transfer Count Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07745">MK60D10.h:7745</a></div></div>
<div class="ttc" id="a00088_html_ad586e99f91c56b8b7ff3c66cdd49532e"><div class="ttname"><a href="a00088.html#ad586e99f91c56b8b7ff3c66cdd49532e">CRC_Type::GPOLYHU</a></div><div class="ttdeci">__IO uint8_t GPOLYHU</div><div class="ttdoc">CRC_GPOLYHU register., offset: 0x7. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02200">MK60D10.h:2200</a></div></div>
<div class="ttc" id="a00103_html_ad0165675944ade8aa248683eb5557beb"><div class="ttname"><a href="a00103.html#ad0165675944ade8aa248683eb5557beb">ENET_Type::IEEE_T_EXCOL</a></div><div class="ttdeci">__IO uint32_t IEEE_T_EXCOL</div><div class="ttdoc">Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL), offset: 0x260. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03183">MK60D10.h:3183</a></div></div>
<div class="ttc" id="a00103_html_a75b6139ebf953cda87a5fe377df75307"><div class="ttname"><a href="a00103.html#a75b6139ebf953cda87a5fe377df75307">ENET_Type::MIBC</a></div><div class="ttdeci">__IO uint32_t MIBC</div><div class="ttdoc">MIB Control Register, offset: 0x64. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03125">MK60D10.h:3125</a></div></div>
<div class="ttc" id="a00103_html_a659e7687729f9e57fb36b6174eda7a62"><div class="ttname"><a href="a00103.html#a659e7687729f9e57fb36b6174eda7a62">ENET_Type::ATCOR</a></div><div class="ttdeci">__IO uint32_t ATCOR</div><div class="ttdoc">Timer Correction Register, offset: 0x410. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03219">MK60D10.h:3219</a></div></div>
<div class="ttc" id="a00231_html_a716832b9d132041614c768ee7a90fde7"><div class="ttname"><a href="a00231.html#a716832b9d132041614c768ee7a90fde7">USBDCD_Type::TIMER2</a></div><div class="ttdeci">__IO uint32_t TIMER2</div><div class="ttdoc">TIMER2 register, offset: 0x18. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09042">MK60D10.h:9042</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a6b12810dc3222be4dff64f4d3caa5389"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6b12810dc3222be4dff64f4d3caa5389">Reserved115_IRQn</a></div><div class="ttdoc">Reserved interrupt 115. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00195">MK60D10.h:195</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00074">ADuCRF101.h:74</a></div></div>
<div class="ttc" id="a00103_html_a738891f2b99db19ae5b3cc6c123ad28b"><div class="ttname"><a href="a00103.html#a738891f2b99db19ae5b3cc6c123ad28b">ENET_Type::ATSTMP</a></div><div class="ttdeci">__IO uint32_t ATSTMP</div><div class="ttdoc">Timestamp of Last Transmitted Frame, offset: 0x418. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03221">MK60D10.h:3221</a></div></div>
<div class="ttc" id="a00049_html_a87b7c165ef9dc4d4b5db9a15ff39b3f1"><div class="ttname"><a href="a00049.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">ADC_Type::CLM1</a></div><div class="ttdeci">__IO uint32_t CLM1</div><div class="ttdoc">ADC Minus-Side General Calibration Value Register, offset: 0x68. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00291">MK60D10.h:291</a></div></div>
<div class="ttc" id="a00075_html_a643715e4038413e9612431b95ddadd9a"><div class="ttname"><a href="a00075.html#a643715e4038413e9612431b95ddadd9a">AXBS_Type::MGPCR0</a></div><div class="ttdeci">__IO uint32_t MGPCR0</div><div class="ttdoc">Master General Purpose Control Register, offset: 0x800. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01380">MK60D10.h:1380</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a602667b03699a6774047c5e9cdf78121"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a602667b03699a6774047c5e9cdf78121">Reserved109_IRQn</a></div><div class="ttdoc">Reserved interrupt 109. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00189">MK60D10.h:189</a></div></div>
<div class="ttc" id="a00116_html_aafebc28d2a0aa309a2e6eb71cc646c1b"><div class="ttname"><a href="a00116.html#aafebc28d2a0aa309a2e6eb71cc646c1b">FTM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdoc">Counter, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04128">MK60D10.h:4128</a></div></div>
<div class="ttc" id="a00098_html_ae1275238c5c1cea15e0850d662d1f30f"><div class="ttname"><a href="a00098.html#ae1275238c5c1cea15e0850d662d1f30f">DMA_Type::DCHPRI9</a></div><div class="ttdeci">__IO uint8_t DCHPRI9</div><div class="ttdoc">Channel n Priority Register, offset: 0x10A. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02479">MK60D10.h:2479</a></div></div>
<div class="ttc" id="a00081_html_ad7fe03764336da7e3a8ff7b4e0fd217a"><div class="ttname"><a href="a00081.html#ad7fe03764336da7e3a8ff7b4e0fd217a">CAU_Type::XOR_CAA</a></div><div class="ttdeci">__O uint32_t XOR_CAA</div><div class="ttdoc">Accumulator register - Exclusive Or command, offset: 0x984. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01832">MK60D10.h:1832</a></div></div>
<div class="ttc" id="a00106_html_abb1101b4dcb8c9dd9f75275f0dd3ab81"><div class="ttname"><a href="a00106.html#abb1101b4dcb8c9dd9f75275f0dd3ab81">FB_Type::CSAR</a></div><div class="ttdeci">__IO uint32_t CSAR</div><div class="ttdoc">Chip Select Address Register, array offset: 0x0, array step: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03687">MK60D10.h:3687</a></div></div>
<div class="ttc" id="a00075_html_aaa542cd213d68e28cb53b109ad72d3f8"><div class="ttname"><a href="a00075.html#aaa542cd213d68e28cb53b109ad72d3f8">AXBS_Type::MGPCR4</a></div><div class="ttdeci">__IO uint32_t MGPCR4</div><div class="ttdoc">Master General Purpose Control Register, offset: 0xC00. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01388">MK60D10.h:1388</a></div></div>
<div class="ttc" id="a00142_html_ae2121000a273d32aeeaf2f4100ea3471"><div class="ttname"><a href="a00142.html#ae2121000a273d32aeeaf2f4100ea3471">NV_Type::BACKKEY5</a></div><div class="ttdeci">__I uint8_t BACKKEY5</div><div class="ttdoc">Backdoor Comparison Key 5., offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05865">MK60D10.h:5865</a></div></div>
<div class="ttc" id="a00095_html_acee3e246d2964c0a7165755319ad8d72"><div class="ttname"><a href="a00095.html#acee3e246d2964c0a7165755319ad8d72">DAC_Type::SR</a></div><div class="ttdeci">__IO uint8_t SR</div><div class="ttdoc">DAC Status Register, offset: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02349">MK60D10.h:2349</a></div></div>
<div class="ttc" id="a00117_html_a361aec1ddf4e89774ea1d4a0fddd6ef4"><div class="ttname"><a href="a00117.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">GPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdoc">Port Data Output Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04606">MK60D10.h:4606</a></div></div>
<div class="ttc" id="a00080_html_a4c0169767925af9329ab8fe65b0431b5"><div class="ttname"><a href="a00080.html#a4c0169767925af9329ab8fe65b0431b5">CAN_Type::WORD1</a></div><div class="ttdeci">__IO uint32_t WORD1</div><div class="ttdoc">Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01513">MK60D10.h:1513</a></div></div>
<div class="ttc" id="a00098_html_a03cd2081beed22203536248bfb252ee1"><div class="ttname"><a href="a00098.html#a03cd2081beed22203536248bfb252ee1">DMA_Type::DCHPRI10</a></div><div class="ttdeci">__IO uint8_t DCHPRI10</div><div class="ttdoc">Channel n Priority Register, offset: 0x109. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02478">MK60D10.h:2478</a></div></div>
<div class="ttc" id="a00164_html_ac67e5fa23e338883e5efd5b036164f26"><div class="ttname"><a href="a00164.html#ac67e5fa23e338883e5efd5b036164f26">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdoc">RTC Time Alarm Register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06733">MK60D10.h:6733</a></div></div>
<div class="ttc" id="a00103_html_a555f55eee1dfdfc3d1211875aa36a396"><div class="ttname"><a href="a00103.html#a555f55eee1dfdfc3d1211875aa36a396">ENET_Type::RMON_R_UNDERSIZE</a></div><div class="ttdeci">__IO uint32_t RMON_R_UNDERSIZE</div><div class="ttdoc">RMON Rx Packets &amp;lt; 64 bytes, good CRC (RMON_R_UNDERSIZE), offset: 0x294. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03194">MK60D10.h:3194</a></div></div>
<div class="ttc" id="a00080_html_aeadcdf25a47331a7d70efd0817f2f000"><div class="ttname"><a href="a00080.html#aeadcdf25a47331a7d70efd0817f2f000">CAN_Type::CS</a></div><div class="ttdeci">__IO uint32_t CS</div><div class="ttdoc">Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10...</div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01510">MK60D10.h:1510</a></div></div>
<div class="ttc" id="a00120_html_affd777b7e9dafd3fd7185f034aab4b50"><div class="ttname"><a href="a00120.html#affd777b7e9dafd3fd7185f034aab4b50">I2S_Type::RCR5</a></div><div class="ttdeci">__IO uint32_t RCR5</div><div class="ttdoc">SAI Receive Configuration 5 Register, offset: 0x94. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04868">MK60D10.h:4868</a></div></div>
<div class="ttc" id="a00088_html_a19ca0a95160df83c2ce3909cf98907f7"><div class="ttname"><a href="a00088.html#a19ca0a95160df83c2ce3909cf98907f7">CRC_Type::GPOLYH</a></div><div class="ttdeci">__IO uint16_t GPOLYH</div><div class="ttdoc">CRC_GPOLYH register., offset: 0x6. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02193">MK60D10.h:2193</a></div></div>
<div class="ttc" id="a00115_html_ac9e28cd551640600df7f64b7a35180d6"><div class="ttname"><a href="a00115.html#ac9e28cd551640600df7f64b7a35180d6">FTFL_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdoc">Flash Security Register, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03948">MK60D10.h:3948</a></div></div>
<div class="ttc" id="a00116_html_a4a374e850fc48c7559277888b350539c"><div class="ttname"><a href="a00116.html#a4a374e850fc48c7559277888b350539c">FTM_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdoc">Channel (n) Value, array offset: 0x10, array step: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04132">MK60D10.h:4132</a></div></div>
<div class="ttc" id="a00116_html_a18f2ef364d8c9e9217b35054fc5726be"><div class="ttname"><a href="a00116.html#a18f2ef364d8c9e9217b35054fc5726be">FTM_Type::MODE</a></div><div class="ttdeci">__IO uint32_t MODE</div><div class="ttdoc">Features Mode Selection, offset: 0x54. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04136">MK60D10.h:4136</a></div></div>
<div class="ttc" id="a00103_html_a7c6b7fe0e1e7f976bea3892db04d22f1"><div class="ttname"><a href="a00103.html#a7c6b7fe0e1e7f976bea3892db04d22f1">ENET_Type::IEEE_T_LCOL</a></div><div class="ttdeci">__IO uint32_t IEEE_T_LCOL</div><div class="ttdoc">Frames Transmitted with Late Collision (IEEE_T_LCOL), offset: 0x25C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03182">MK60D10.h:3182</a></div></div>
<div class="ttc" id="a00080_html_a53fce5d2964d6d4f2803ec56fd4391c1"><div class="ttname"><a href="a00080.html#a53fce5d2964d6d4f2803ec56fd4391c1">CAN_Type::IFLAG1</a></div><div class="ttdeci">__IO uint32_t IFLAG1</div><div class="ttdoc">Interrupt Flags 1 register, offset: 0x30. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01501">MK60D10.h:1501</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a></div><div class="ttdoc">UART4 Error interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00150">MK60D10.h:150</a></div></div>
<div class="ttc" id="a00098_html_afb6f9d066790021df0cf7aa335824381"><div class="ttname"><a href="a00098.html#afb6f9d066790021df0cf7aa335824381">DMA_Type::ERR</a></div><div class="ttdeci">__IO uint32_t ERR</div><div class="ttdoc">Error Register, offset: 0x2C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02465">MK60D10.h:2465</a></div></div>
<div class="ttc" id="a00103_html_ad6467ea10354c07b7127d11367790de4"><div class="ttname"><a href="a00103.html#ad6467ea10354c07b7127d11367790de4">ENET_Type::GALR</a></div><div class="ttdeci">__IO uint32_t GALR</div><div class="ttdoc">Descriptor Group Lower Address Register, offset: 0x124. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03138">MK60D10.h:3138</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a></div><div class="ttdoc">UART4 Receive/Transmit interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00149">MK60D10.h:149</a></div></div>
<div class="ttc" id="a00081_html_a8c6be876475ac547c6abcea715cb2bc6"><div class="ttname"><a href="a00081.html#a8c6be876475ac547c6abcea715cb2bc6">CAU_Type::AESC_CASR</a></div><div class="ttdeci">__O uint32_t AESC_CASR</div><div class="ttdoc">Status register - AES Column Operation command, offset: 0xB00. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01839">MK60D10.h:1839</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a></div><div class="ttdoc">UART5 Error interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00152">MK60D10.h:152</a></div></div>
<div class="ttc" id="a00153_html"><div class="ttname"><a href="a00153.html">PORT_Type</a></div><div class="ttdoc">PORT - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06332">MK60D10.h:6332</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a2daf7c78a66e9b3b6a70778de666d85a"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a></div><div class="ttdoc">CAN1 error interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00135">MK60D10.h:135</a></div></div>
<div class="ttc" id="a00103_html_aaa3290b03f8c1eeec24b72eccb514cef"><div class="ttname"><a href="a00103.html#aaa3290b03f8c1eeec24b72eccb514cef">ENET_Type::TDSR</a></div><div class="ttdeci">__IO uint32_t TDSR</div><div class="ttdoc">Transmit Buffer Descriptor Ring Start Register, offset: 0x184. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03143">MK60D10.h:3143</a></div></div>
<div class="ttc" id="a00230_html_afbe12dd614f13edb2741464672b0d411"><div class="ttname"><a href="a00230.html#afbe12dd614f13edb2741464672b0d411">USB_Type::INTEN</a></div><div class="ttdeci">__IO uint8_t INTEN</div><div class="ttdoc">Interrupt Enable register, offset: 0x84. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08721">MK60D10.h:8721</a></div></div>
<div class="ttc" id="a00103_html_a79e15b10f049659e10237075efa8071f"><div class="ttname"><a href="a00103.html#a79e15b10f049659e10237075efa8071f">ENET_Type::RMON_R_MC_PKT</a></div><div class="ttdeci">__IO uint32_t RMON_R_MC_PKT</div><div class="ttdoc">RMON Rx Multicast Packets (RMON_R_MC_PKT), offset: 0x28C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03192">MK60D10.h:3192</a></div></div>
<div class="ttc" id="a00080_html"><div class="ttname"><a href="a00080.html">CAN_Type</a></div><div class="ttdoc">CAN - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01488">MK60D10.h:1488</a></div></div>
<div class="ttc" id="a00196_html_a217f69aa2669dad8382719c72257113a"><div class="ttname"><a href="a00196.html#a217f69aa2669dad8382719c72257113a">UART_Type::RIDT</a></div><div class="ttdeci">__IO uint8_t RIDT</div><div class="ttdoc">UART CEA709.1-B Receive Indeterminate Time, offset: 0x30. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08273">MK60D10.h:8273</a></div></div>
<div class="ttc" id="a00131_html_a762750e61f8a71eae4ee81d9cc02fc51"><div class="ttname"><a href="a00131.html#a762750e61f8a71eae4ee81d9cc02fc51">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdoc">Low Power Timer Prescale Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05342">MK60D10.h:5342</a></div></div>
<div class="ttc" id="a00196_html_ad807dc965307ce5a463d79158802b3a3"><div class="ttname"><a href="a00196.html#ad807dc965307ce5a463d79158802b3a3">UART_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdoc">UART Control Register 5, offset: 0xB. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08233">MK60D10.h:8233</a></div></div>
<div class="ttc" id="a00184_html_a9f8fcb4decbddd5297058b2c5409a8aa"><div class="ttname"><a href="a00184.html#a9f8fcb4decbddd5297058b2c5409a8aa">SPI_Type::RXFR2</a></div><div class="ttdeci">__I uint32_t RXFR2</div><div class="ttdoc">DSPI Receive FIFO Registers, offset: 0x84. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07765">MK60D10.h:7765</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdoc">ADC1 interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00154">MK60D10.h:154</a></div></div>
<div class="ttc" id="a00164_html_a701400edb86bacaa5c19309a90013cc6"><div class="ttname"><a href="a00164.html#a701400edb86bacaa5c19309a90013cc6">RTC_Type::WAR</a></div><div class="ttdeci">__IO uint32_t WAR</div><div class="ttdoc">RTC Write Access Register, offset: 0x800. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06740">MK60D10.h:6740</a></div></div>
<div class="ttc" id="a00230_html_a2e5e3896393e567c46fbcfe1ea92bade"><div class="ttname"><a href="a00230.html#a2e5e3896393e567c46fbcfe1ea92bade">USB_Type::PERID</a></div><div class="ttdeci">__I uint8_t PERID</div><div class="ttdoc">Peripheral ID register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08703">MK60D10.h:8703</a></div></div>
<div class="ttc" id="a00181_html_ab35fe0b2593c29a2fd320cf4a667094c"><div class="ttname"><a href="a00181.html#ab35fe0b2593c29a2fd320cf4a667094c">SIM_Type::SCGC4</a></div><div class="ttdeci">__IO uint32_t SCGC4</div><div class="ttdoc">System Clock Gating Control Register 4, offset: 0x1034. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07343">MK60D10.h:7343</a></div></div>
<div class="ttc" id="a00103_html_a686936714bd9b37dd65ea81dbcc437e5"><div class="ttname"><a href="a00103.html#a686936714bd9b37dd65ea81dbcc437e5">ENET_Type::RMON_T_P1024TO2047</a></div><div class="ttdeci">__IO uint32_t RMON_T_P1024TO2047</div><div class="ttdoc">RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047), offset: 0x23C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03174">MK60D10.h:3174</a></div></div>
<div class="ttc" id="a00103_html_a0d267bf8a33801197a472cdaa463e9ef"><div class="ttname"><a href="a00103.html#a0d267bf8a33801197a472cdaa463e9ef">ENET_Type::RAFL</a></div><div class="ttdeci">__IO uint32_t RAFL</div><div class="ttdoc">Receive FIFO Almost Full Threshold, offset: 0x19C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03149">MK60D10.h:3149</a></div></div>
<div class="ttc" id="a00196_html_adb5e3ab142d426d631595daaf8e5220e"><div class="ttname"><a href="a00196.html#adb5e3ab142d426d631595daaf8e5220e">UART_Type::ET7816</a></div><div class="ttdeci">__IO uint8_t ET7816</div><div class="ttdoc">UART 7816 Error Threshold Register, offset: 0x1E. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08255">MK60D10.h:8255</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a></div><div class="ttdoc">Ethernet MAC Transmit Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00172">MK60D10.h:172</a></div></div>
<div class="ttc" id="a00071_html_aafe60ca170ac633afa017287e6009d1d"><div class="ttname"><a href="a00071.html#aafe60ca170ac633afa017287e6009d1d">AIPS_Type::PACRF</a></div><div class="ttdeci">__IO uint32_t PACRF</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x44. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00496">MK60D10.h:496</a></div></div>
<div class="ttc" id="a00153_html_a8d4e0a725169fa8fe22fe55a3d3311a0"><div class="ttname"><a href="a00153.html#a8d4e0a725169fa8fe22fe55a3d3311a0">PORT_Type::DFCR</a></div><div class="ttdeci">__IO uint32_t DFCR</div><div class="ttdoc">Digital Filter Clock Register, offset: 0xC4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06340">MK60D10.h:6340</a></div></div>
<div class="ttc" id="a00105_html_a940a0c8d92c5a00f70deb5b198980e43"><div class="ttname"><a href="a00105.html#a940a0c8d92c5a00f70deb5b198980e43">EWM_Type::CMPH</a></div><div class="ttdeci">__IO uint8_t CMPH</div><div class="ttdoc">Compare High Register, offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03617">MK60D10.h:3617</a></div></div>
<div class="ttc" id="a00116_html"><div class="ttname"><a href="a00116.html">FTM_Type</a></div><div class="ttdoc">FTM - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04126">MK60D10.h:4126</a></div></div>
<div class="ttc" id="a00233_html_a93f2183d7dd58677141d9d93cd7d09c3"><div class="ttname"><a href="a00233.html#a93f2183d7dd58677141d9d93cd7d09c3">WDOG_Type::RSTCNT</a></div><div class="ttdeci">__IO uint16_t RSTCNT</div><div class="ttdoc">Watchdog Reset Count register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l09206">MK60D10.h:9206</a></div></div>
<div class="ttc" id="a00115_html_a13450abe2f8043f2aecce60a002afa2b"><div class="ttname"><a href="a00115.html#a13450abe2f8043f2aecce60a002afa2b">FTFL_Type::FCCOB5</a></div><div class="ttdeci">__IO uint8_t FCCOB5</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0xA. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03956">MK60D10.h:3956</a></div></div>
<div class="ttc" id="a00103_html_a46e0bebbbba058213b01b6df42d3caeb"><div class="ttname"><a href="a00103.html#a46e0bebbbba058213b01b6df42d3caeb">ENET_Type::IEEE_T_DROP</a></div><div class="ttdeci">__IO uint32_t IEEE_T_DROP</div><div class="ttdoc">Count of frames not counted correctly (IEEE_T_DROP). </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03177">MK60D10.h:3177</a></div></div>
<div class="ttc" id="a00230_html_a29f6538d60be550166683242c93649a7"><div class="ttname"><a href="a00230.html#a29f6538d60be550166683242c93649a7">USB_Type::ERREN</a></div><div class="ttdeci">__IO uint8_t ERREN</div><div class="ttdoc">Error Interrupt Enable register, offset: 0x8C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08725">MK60D10.h:8725</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a></div><div class="ttdoc">USBDCD Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00170">MK60D10.h:170</a></div></div>
<div class="ttc" id="a00230_html_afff047b66a448cfa17baf6acf33fd58a"><div class="ttname"><a href="a00230.html#afff047b66a448cfa17baf6acf33fd58a">USB_Type::IDCOMP</a></div><div class="ttdeci">__I uint8_t IDCOMP</div><div class="ttdoc">Peripheral ID Complement register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08705">MK60D10.h:8705</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a></div><div class="ttdoc">SDHC Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00176">MK60D10.h:176</a></div></div>
<div class="ttc" id="a00049_html_aaf8e34a694e7cefc2f3f750ec6947658"><div class="ttname"><a href="a00049.html#aaf8e34a694e7cefc2f3f750ec6947658">ADC_Type::CLMS</a></div><div class="ttdeci">__IO uint32_t CLMS</div><div class="ttdoc">ADC Minus-Side General Calibration Value Register, offset: 0x58. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00287">MK60D10.h:287</a></div></div>
<div class="ttc" id="a00098_html_a6b8476054f058853f49a684ece742f88"><div class="ttname"><a href="a00098.html#a6b8476054f058853f49a684ece742f88">DMA_Type::NBYTES_MLOFFNO</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLOFFNO</div><div class="ttdoc">TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008...</div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02492">MK60D10.h:2492</a></div></div>
<div class="ttc" id="a00230_html_aaea8dad14f2d470b66a880384aef09d8"><div class="ttname"><a href="a00230.html#aaea8dad14f2d470b66a880384aef09d8">USB_Type::ISTAT</a></div><div class="ttdeci">__IO uint8_t ISTAT</div><div class="ttdoc">Interrupt Status register, offset: 0x80. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08719">MK60D10.h:8719</a></div></div>
<div class="ttc" id="a00071_html_a177b71722ac449eb724387d15e9c9536"><div class="ttname"><a href="a00071.html#a177b71722ac449eb724387d15e9c9536">AIPS_Type::PACRJ</a></div><div class="ttdeci">__IO uint32_t PACRJ</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x54. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00500">MK60D10.h:500</a></div></div>
<div class="ttc" id="a00195_html_a89da808d5e4a07b8c0cc8d9fcb36b15c"><div class="ttname"><a href="a00195.html#a89da808d5e4a07b8c0cc8d9fcb36b15c">TSI_Type::CNTR13</a></div><div class="ttdeci">__I uint32_t CNTR13</div><div class="ttdoc">Counter Register, offset: 0x118. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08023">MK60D10.h:8023</a></div></div>
<div class="ttc" id="a00142_html_ab01f94708b68f34fd5b40a18b21c6d76"><div class="ttname"><a href="a00142.html#ab01f94708b68f34fd5b40a18b21c6d76">NV_Type::BACKKEY2</a></div><div class="ttdeci">__I uint8_t BACKKEY2</div><div class="ttdoc">Backdoor Comparison Key 2., offset: 0x1. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05860">MK60D10.h:5860</a></div></div>
<div class="ttc" id="a00120_html_aec34525af6f820dc003963ede5542ef1"><div class="ttname"><a href="a00120.html#aec34525af6f820dc003963ede5542ef1">I2S_Type::MDR</a></div><div class="ttdeci">__IO uint32_t MDR</div><div class="ttdoc">SAI MCLK Divide Register, offset: 0x104. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04877">MK60D10.h:4877</a></div></div>
<div class="ttc" id="a00103_html_aff6194bf30ded2153bcd8c5ae561c6c7"><div class="ttname"><a href="a00103.html#aff6194bf30ded2153bcd8c5ae561c6c7">ENET_Type::RMON_R_PACKETS</a></div><div class="ttdeci">__IO uint32_t RMON_R_PACKETS</div><div class="ttdoc">RMON Rx packet count (RMON_R_PACKETS), offset: 0x284. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03190">MK60D10.h:3190</a></div></div>
<div class="ttc" id="a00176_html_a200633179af8e6f9ea82b31c1d193b3e"><div class="ttname"><a href="a00176.html#a200633179af8e6f9ea82b31c1d193b3e">SDHC_Type::IRQSTATEN</a></div><div class="ttdeci">__IO uint32_t IRQSTATEN</div><div class="ttdoc">Interrupt Status Enable register, offset: 0x34. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06902">MK60D10.h:6902</a></div></div>
<div class="ttc" id="a00103_html_a3e96f893dbd384b9469847bf08c22e88"><div class="ttname"><a href="a00103.html#a3e96f893dbd384b9469847bf08c22e88">ENET_Type::ATVR</a></div><div class="ttdeci">__IO uint32_t ATVR</div><div class="ttdoc">Timer Value Register, offset: 0x404. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03216">MK60D10.h:3216</a></div></div>
<div class="ttc" id="a00081_html_a475b305a546c5aaae9a05fd9cb448815"><div class="ttname"><a href="a00081.html#a475b305a546c5aaae9a05fd9cb448815">CAU_Type::STR_CASR</a></div><div class="ttdeci">__I uint32_t STR_CASR</div><div class="ttdoc">Status register - Store Register command, offset: 0x880. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01819">MK60D10.h:1819</a></div></div>
<div class="ttc" id="a00081_html_af8ba9097649bc7890f0b1cf93fc9548a"><div class="ttname"><a href="a00081.html#af8ba9097649bc7890f0b1cf93fc9548a">CAU_Type::RADR_CASR</a></div><div class="ttdeci">__O uint32_t RADR_CASR</div><div class="ttdoc">Status register - Reverse and Add to Register command, offset: 0x900. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01827">MK60D10.h:1827</a></div></div>
<div class="ttc" id="a00196_html_af5e2df4671867807c472469a394c0619"><div class="ttname"><a href="a00196.html#af5e2df4671867807c472469a394c0619">UART_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdoc">UART Data Register, offset: 0x7. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08229">MK60D10.h:8229</a></div></div>
<div class="ttc" id="a00098_html_abd7754aad314076952f14a01904df95a"><div class="ttname"><a href="a00098.html#abd7754aad314076952f14a01904df95a">DMA_Type::DCHPRI1</a></div><div class="ttdeci">__IO uint8_t DCHPRI1</div><div class="ttdoc">Channel n Priority Register, offset: 0x102. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02471">MK60D10.h:2471</a></div></div>
<div class="ttc" id="a00181_html_acf5d10bb5b9bcea4c60a1b30b7499f2e"><div class="ttname"><a href="a00181.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SIM_Type::SOPT7</a></div><div class="ttdeci">__IO uint32_t SOPT7</div><div class="ttdoc">System Options Register 7, offset: 0x1018. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07337">MK60D10.h:7337</a></div></div>
<div class="ttc" id="a00115_html_a92f4fd98cef92514a5b3349a87e251dc"><div class="ttname"><a href="a00115.html#a92f4fd98cef92514a5b3349a87e251dc">FTFL_Type::FCCOBA</a></div><div class="ttdeci">__IO uint8_t FCCOBA</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0xD. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03959">MK60D10.h:3959</a></div></div>
<div class="ttc" id="a00081_html_a068b622c2eb3fcfe7160c03cb8623ea4"><div class="ttname"><a href="a00081.html#a068b622c2eb3fcfe7160c03cb8623ea4">CAU_Type::ROTL_CAA</a></div><div class="ttdeci">__O uint32_t ROTL_CAA</div><div class="ttdoc">Accumulator register - Rotate Left command, offset: 0x9C4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01836">MK60D10.h:1836</a></div></div>
<div class="ttc" id="a00103_html_aaa087d41b38ae0670c7e56418115b869"><div class="ttname"><a href="a00103.html#aaa087d41b38ae0670c7e56418115b869">ENET_Type::RMON_R_P256TO511</a></div><div class="ttdeci">__IO uint32_t RMON_R_P256TO511</div><div class="ttdoc">RMON Rx 256 to 511 byte packets (RMON_R_P256TO511), offset: 0x2B4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03202">MK60D10.h:3202</a></div></div>
<div class="ttc" id="a00120_html_ac267d105f56a5a51a2f96ca821c3e4a7"><div class="ttname"><a href="a00120.html#ac267d105f56a5a51a2f96ca821c3e4a7">I2S_Type::TCSR</a></div><div class="ttdeci">__IO uint32_t TCSR</div><div class="ttdoc">SAI Transmit Control Register, offset: 0x0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04850">MK60D10.h:4850</a></div></div>
<div class="ttc" id="a00153_html_a20069f4ac88fc12066ba90eea8fcbb58"><div class="ttname"><a href="a00153.html#a20069f4ac88fc12066ba90eea8fcbb58">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdoc">Interrupt Status Flag Register, offset: 0xA0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06337">MK60D10.h:6337</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdoc">Port E interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00187">MK60D10.h:187</a></div></div>
<div class="ttc" id="a00136_html_a7e5af94b540eca88f8332c0eae3b11dd"><div class="ttname"><a href="a00136.html#a7e5af94b540eca88f8332c0eae3b11dd">MCM_Type::ETBCC</a></div><div class="ttdeci">__IO uint32_t ETBCC</div><div class="ttdoc">ETB Counter Control register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05591">MK60D10.h:5591</a></div></div>
<div class="ttc" id="a00230_html_aa8cbc53b1ddc255d7be917ba3fc6b1f1"><div class="ttname"><a href="a00230.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1">USB_Type::OBSERVE</a></div><div class="ttdeci">__I uint8_t OBSERVE</div><div class="ttdoc">USB OTG Observe register, offset: 0x104. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08753">MK60D10.h:8753</a></div></div>
<div class="ttc" id="a00184_html_aeb39b56090b9626153ac0501c17ed1cc"><div class="ttname"><a href="a00184.html#aeb39b56090b9626153ac0501c17ed1cc">SPI_Type::RXFR3</a></div><div class="ttdeci">__I uint32_t RXFR3</div><div class="ttdoc">DSPI Receive FIFO Registers, offset: 0x88. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07766">MK60D10.h:7766</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a></div><div class="ttdoc">Low Leakage Wakeup. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00117">MK60D10.h:117</a></div></div>
<div class="ttc" id="a00230_html_a29fdcad4635573158769b379244874c6"><div class="ttname"><a href="a00230.html#a29fdcad4635573158769b379244874c6">USB_Type::OTGCTL</a></div><div class="ttdeci">__IO uint8_t OTGCTL</div><div class="ttdoc">OTG Control register, offset: 0x1C. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08717">MK60D10.h:8717</a></div></div>
<div class="ttc" id="a00153_html_adb92b388adf5799a5a59817ae6cbf7d1"><div class="ttname"><a href="a00153.html#adb92b388adf5799a5a59817ae6cbf7d1">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdoc">Global Pin Control High Register, offset: 0x84. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06335">MK60D10.h:6335</a></div></div>
<div class="ttc" id="a00130_html_aa94a3a9f881724ef6ed7658e387aa159"><div class="ttname"><a href="a00130.html#aa94a3a9f881724ef6ed7658e387aa159">LLWU_Type::FILT1</a></div><div class="ttdeci">__IO uint8_t FILT1</div><div class="ttdoc">LLWU Pin Filter 1 register, offset: 0x8. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05154">MK60D10.h:5154</a></div></div>
<div class="ttc" id="a00103_html_aa4673b3f5276bced67de7715389a098f"><div class="ttname"><a href="a00103.html#aa4673b3f5276bced67de7715389a098f">ENET_Type::TDAR</a></div><div class="ttdeci">__IO uint32_t TDAR</div><div class="ttdoc">Transmit Descriptor Active Register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03118">MK60D10.h:3118</a></div></div>
<div class="ttc" id="a00116_html_a5fe00397e5a847012c9a1bd77bf34342"><div class="ttname"><a href="a00116.html#a5fe00397e5a847012c9a1bd77bf34342">FTM_Type::STATUS</a></div><div class="ttdeci">__I uint32_t STATUS</div><div class="ttdoc">Capture And Compare Status, offset: 0x50. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04135">MK60D10.h:4135</a></div></div>
<div class="ttc" id="a00142_html_ade5b560a7ad515e084070fde57ea32d7"><div class="ttname"><a href="a00142.html#ade5b560a7ad515e084070fde57ea32d7">NV_Type::BACKKEY7</a></div><div class="ttdeci">__I uint8_t BACKKEY7</div><div class="ttdoc">Backdoor Comparison Key 7., offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05863">MK60D10.h:5863</a></div></div>
<div class="ttc" id="a00164_html_a576676dbe6140e6ac08dfbf9a54aea17"><div class="ttname"><a href="a00164.html#a576676dbe6140e6ac08dfbf9a54aea17">RTC_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdoc">RTC Time Compensation Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06734">MK60D10.h:6734</a></div></div>
<div class="ttc" id="a00135_html_a52920de03a5d8c8e4085ebf9f10aa5fd"><div class="ttname"><a href="a00135.html#a52920de03a5d8c8e4085ebf9f10aa5fd">MCG_Type::C7</a></div><div class="ttdeci">__IO uint8_t C7</div><div class="ttdoc">MCG Control 7 Register, offset: 0xC. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05431">MK60D10.h:5431</a></div></div>
<div class="ttc" id="a00103_html_a017e58af7b3c73973342ddde366b517b"><div class="ttname"><a href="a00103.html#a017e58af7b3c73973342ddde366b517b">ENET_Type::IEEE_R_CRC</a></div><div class="ttdeci">__IO uint32_t IEEE_R_CRC</div><div class="ttdoc">Frames Received with CRC Error (IEEE_R_CRC), offset: 0x2D0. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03209">MK60D10.h:3209</a></div></div>
<div class="ttc" id="a00195_html_aaf9edcc25d4c17d38608e06cb587e8b7"><div class="ttname"><a href="a00195.html#aaf9edcc25d4c17d38608e06cb587e8b7">TSI_Type::CNTR11</a></div><div class="ttdeci">__I uint32_t CNTR11</div><div class="ttdoc">Counter Register, offset: 0x114. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08022">MK60D10.h:8022</a></div></div>
<div class="ttc" id="a00049_html_a2c52931453e9fab0bd1fa24a5e771a8c"><div class="ttname"><a href="a00049.html#a2c52931453e9fab0bd1fa24a5e771a8c">ADC_Type::CLM2</a></div><div class="ttdeci">__IO uint32_t CLM2</div><div class="ttdoc">ADC Minus-Side General Calibration Value Register, offset: 0x64. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00290">MK60D10.h:290</a></div></div>
<div class="ttc" id="a00098_html_a6f4b9e922f08762c8913e026e3b34a03"><div class="ttname"><a href="a00098.html#a6f4b9e922f08762c8913e026e3b34a03">DMA_Type::CINT</a></div><div class="ttdeci">__O uint8_t CINT</div><div class="ttdoc">Clear Interrupt Request Register, offset: 0x1F. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02461">MK60D10.h:2461</a></div></div>
<div class="ttc" id="a00150_html_a23fa3c271bf9f25b06221b037553f936"><div class="ttname"><a href="a00150.html#a23fa3c271bf9f25b06221b037553f936">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdoc">Regulator Status And Control register, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06260">MK60D10.h:6260</a></div></div>
<div class="ttc" id="a00080_html_a0dbf70b6381b014cd0ee53d573ba13c7"><div class="ttname"><a href="a00080.html#a0dbf70b6381b014cd0ee53d573ba13c7">CAN_Type::RX15MASK</a></div><div class="ttdeci">__IO uint32_t RX15MASK</div><div class="ttdoc">Rx 15 Mask register, offset: 0x18. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l01495">MK60D10.h:1495</a></div></div>
<div class="ttc" id="a00196_html_a4050bfe335adcde0e5b87823ea26bc28"><div class="ttname"><a href="a00196.html#a4050bfe335adcde0e5b87823ea26bc28">UART_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdoc">UART Control Register 2, offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08225">MK60D10.h:8225</a></div></div>
<div class="ttc" id="a02312_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="a02312.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="a01032_source.html#l00073">ADuCRF101.h:73</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdoc">DMA Channel 7 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00103">MK60D10.h:103</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdoc">DMA Channel 4 Transfer Complete. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00100">MK60D10.h:100</a></div></div>
<div class="ttc" id="a00195_html_a46af2d36a92472db85a78dff9acb5551"><div class="ttname"><a href="a00195.html#a46af2d36a92472db85a78dff9acb5551">TSI_Type::CNTR5</a></div><div class="ttdeci">__I uint32_t CNTR5</div><div class="ttdoc">Counter Register, offset: 0x108. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08019">MK60D10.h:8019</a></div></div>
<div class="ttc" id="a00142_html_ad90570e3331407893b892cd722c8566c"><div class="ttname"><a href="a00142.html#ad90570e3331407893b892cd722c8566c">NV_Type::BACKKEY1</a></div><div class="ttdeci">__I uint8_t BACKKEY1</div><div class="ttdoc">Backdoor Comparison Key 1., offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05861">MK60D10.h:5861</a></div></div>
<div class="ttc" id="a00196_html_aff1caea2d0b1cfe51a9b4589f7f3c195"><div class="ttname"><a href="a00196.html#aff1caea2d0b1cfe51a9b4589f7f3c195">UART_Type::B1T</a></div><div class="ttdeci">__IO uint8_t B1T</div><div class="ttdoc">UART CEA709.1-B Beta1 Timer, offset: 0x24. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l08261">MK60D10.h:8261</a></div></div>
<div class="ttc" id="a00098_html_a4e5fd529902d6f6fc845c79cc63cfd9b"><div class="ttname"><a href="a00098.html#a4e5fd529902d6f6fc845c79cc63cfd9b">DMA_Type::DCHPRI12</a></div><div class="ttdeci">__IO uint8_t DCHPRI12</div><div class="ttdoc">Channel n Priority Register, offset: 0x10F. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02484">MK60D10.h:2484</a></div></div>
<div class="ttc" id="a00130_html_aded2b9c734957e9882cefccb5029c51f"><div class="ttname"><a href="a00130.html#aded2b9c734957e9882cefccb5029c51f">LLWU_Type::ME</a></div><div class="ttdeci">__IO uint8_t ME</div><div class="ttdoc">LLWU Module Enable register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05150">MK60D10.h:5150</a></div></div>
<div class="ttc" id="a00115_html_a83e58cd38ec29c970707b3cdc0eede3d"><div class="ttname"><a href="a00115.html#a83e58cd38ec29c970707b3cdc0eede3d">FTFL_Type::FCCOB9</a></div><div class="ttdeci">__IO uint8_t FCCOB9</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0xE. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03960">MK60D10.h:3960</a></div></div>
<div class="ttc" id="a00135_html_a0c45cd85b1baf3e6a0a3a802e26cbe38"><div class="ttname"><a href="a00135.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">MCG_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdoc">MCG Control 3 Register, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05421">MK60D10.h:5421</a></div></div>
<div class="ttc" id="a00115_html_a5023d599178ad74b4d5762f51d1cba38"><div class="ttname"><a href="a00115.html#a5023d599178ad74b4d5762f51d1cba38">FTFL_Type::FCCOB0</a></div><div class="ttdeci">__IO uint8_t FCCOB0</div><div class="ttdoc">Flash Common Command Object Registers, offset: 0x7. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03953">MK60D10.h:3953</a></div></div>
<div class="ttc" id="a00103_html_ad65dc246caaa867fe0fa27a5c2ab6441"><div class="ttname"><a href="a00103.html#ad65dc246caaa867fe0fa27a5c2ab6441">ENET_Type::RMON_R_OVERSIZE</a></div><div class="ttdeci">__IO uint32_t RMON_R_OVERSIZE</div><div class="ttdoc">RMON Rx Packets &amp;gt; MAX_FL bytes, good CRC (RMON_R_OVERSIZE), offset: 0x298. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03195">MK60D10.h:3195</a></div></div>
<div class="ttc" id="a00098_html_ad36396daed0b605efbbca1034b25dca6"><div class="ttname"><a href="a00098.html#ad36396daed0b605efbbca1034b25dca6">DMA_Type::EEI</a></div><div class="ttdeci">__IO uint32_t EEI</div><div class="ttdoc">Enable Error Interrupt Register, offset: 0x14. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02453">MK60D10.h:2453</a></div></div>
<div class="ttc" id="a00119_html_a8dc1b42eab0063baa1ddb76888a51bd3"><div class="ttname"><a href="a00119.html#a8dc1b42eab0063baa1ddb76888a51bd3">I2C_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdoc">I2C Control Register 1, offset: 0x2. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04695">MK60D10.h:4695</a></div></div>
<div class="ttc" id="a00098_html_ae89d8ee1fe06168e6a498d52135a0fee"><div class="ttname"><a href="a00098.html#ae89d8ee1fe06168e6a498d52135a0fee">DMA_Type::DCHPRI4</a></div><div class="ttdeci">__IO uint8_t DCHPRI4</div><div class="ttdoc">Channel n Priority Register, offset: 0x107. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02476">MK60D10.h:2476</a></div></div>
<div class="ttc" id="a00148_html"><div class="ttname"><a href="a00148.html">PDB_Type</a></div><div class="ttdoc">PDB - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06044">MK60D10.h:6044</a></div></div>
<div class="ttc" id="a00119_html_a545035e76e1c914229d2a60cce227fa0"><div class="ttname"><a href="a00119.html#a545035e76e1c914229d2a60cce227fa0">I2C_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdoc">I2C Data I/O register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04697">MK60D10.h:4697</a></div></div>
<div class="ttc" id="a00119_html"><div class="ttname"><a href="a00119.html">I2C_Type</a></div><div class="ttdoc">I2C - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04692">MK60D10.h:4692</a></div></div>
<div class="ttc" id="a00071_html"><div class="ttname"><a href="a00071.html">AIPS_Type</a></div><div class="ttdoc">AIPS - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00487">MK60D10.h:487</a></div></div>
<div class="ttc" id="a00115_html_a49744680a0ed6f22223ee4004bc6144c"><div class="ttname"><a href="a00115.html#a49744680a0ed6f22223ee4004bc6144c">FTFL_Type::FPROT3</a></div><div class="ttdeci">__IO uint8_t FPROT3</div><div class="ttdoc">Program Flash Protection Registers, offset: 0x10. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03962">MK60D10.h:3962</a></div></div>
<div class="ttc" id="a00142_html_a84e62b140feac9fcae8b251607c814e7"><div class="ttname"><a href="a00142.html#a84e62b140feac9fcae8b251607c814e7">NV_Type::BACKKEY0</a></div><div class="ttdeci">__I uint8_t BACKKEY0</div><div class="ttdoc">Backdoor Comparison Key 0., offset: 0x3. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05862">MK60D10.h:5862</a></div></div>
<div class="ttc" id="a00098_html_af002f43e1ac832df5420754262d8dd61"><div class="ttname"><a href="a00098.html#af002f43e1ac832df5420754262d8dd61">DMA_Type::DLAST_SGA</a></div><div class="ttdeci">__IO uint32_t DLAST_SGA</div><div class="ttdoc">TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l02502">MK60D10.h:2502</a></div></div>
<div class="ttc" id="a00130_html_ace78cf7cc590f959ee7485ef82661ab3"><div class="ttname"><a href="a00130.html#ace78cf7cc590f959ee7485ef82661ab3">LLWU_Type::RST</a></div><div class="ttdeci">__IO uint8_t RST</div><div class="ttdoc">LLWU Reset Enable register, offset: 0xA. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05156">MK60D10.h:5156</a></div></div>
<div class="ttc" id="a00049_html_a2487601e623b6a7c31149b068d9aefca"><div class="ttname"><a href="a00049.html#a2487601e623b6a7c31149b068d9aefca">ADC_Type::MG</a></div><div class="ttdeci">__IO uint32_t MG</div><div class="ttdoc">ADC Minus-Side Gain Register, offset: 0x30. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00277">MK60D10.h:277</a></div></div>
<div class="ttc" id="a00181_html_a5c763f4fc87c5257c35ec8c5953a1196"><div class="ttname"><a href="a00181.html#a5c763f4fc87c5257c35ec8c5953a1196">SIM_Type::SCGC3</a></div><div class="ttdeci">__IO uint32_t SCGC3</div><div class="ttdoc">System Clock Gating Control Register 3, offset: 0x1030. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07342">MK60D10.h:7342</a></div></div>
<div class="ttc" id="a00116_html_a624050c92b74b9952d2cde560e5ee41c"><div class="ttname"><a href="a00116.html#a624050c92b74b9952d2cde560e5ee41c">FTM_Type::OUTMASK</a></div><div class="ttdeci">__IO uint32_t OUTMASK</div><div class="ttdoc">Output Mask, offset: 0x60. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l04139">MK60D10.h:4139</a></div></div>
<div class="ttc" id="a00071_html_a2c39e8dbbb58b9ad0caa11934c0c9fa2"><div class="ttname"><a href="a00071.html#a2c39e8dbbb58b9ad0caa11934c0c9fa2">AIPS_Type::PACRA</a></div><div class="ttdeci">__IO uint32_t PACRA</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x20. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00490">MK60D10.h:490</a></div></div>
<div class="ttc" id="a00142_html_a4d8b08ba5cfdb89cf82724db412bc041"><div class="ttname"><a href="a00142.html#a4d8b08ba5cfdb89cf82724db412bc041">NV_Type::FPROT2</a></div><div class="ttdeci">__I uint8_t FPROT2</div><div class="ttdoc">Non-volatile P-Flash Protection 1 - High Register, offset: 0x9. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05868">MK60D10.h:5868</a></div></div>
<div class="ttc" id="a02330_html_gga666eb0caeb12ec0e281415592ae89083a94ae4e7ea024f28d3cc960727cc82d79"><div class="ttname"><a href="a02330.html#gga666eb0caeb12ec0e281415592ae89083a94ae4e7ea024f28d3cc960727cc82d79">Reserved59_IRQn</a></div><div class="ttdoc">Reserved interrupt 59. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00139">MK60D10.h:139</a></div></div>
<div class="ttc" id="a00071_html_a8f4630b83e550df92ac62bec4afd02c3"><div class="ttname"><a href="a00071.html#a8f4630b83e550df92ac62bec4afd02c3">AIPS_Type::PACRN</a></div><div class="ttdeci">__IO uint32_t PACRN</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x64. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l00504">MK60D10.h:504</a></div></div>
<div class="ttc" id="a00106_html_aa557896c8a786ee5e7bebdf341369d02"><div class="ttname"><a href="a00106.html#aa557896c8a786ee5e7bebdf341369d02">FB_Type::CSPMCR</a></div><div class="ttdeci">__IO uint32_t CSPMCR</div><div class="ttdoc">Chip Select port Multiplexing Control Register, offset: 0x60. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03692">MK60D10.h:3692</a></div></div>
<div class="ttc" id="a00136_html"><div class="ttname"><a href="a00136.html">MCM_Type</a></div><div class="ttdoc">MCM - Register Layout Typedef. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05585">MK60D10.h:5585</a></div></div>
<div class="ttc" id="a00103_html_a64b091ff37f22bb3f1fb169cc5efbe7a"><div class="ttname"><a href="a00103.html#a64b091ff37f22bb3f1fb169cc5efbe7a">ENET_Type::RMON_T_CRC_ALIGN</a></div><div class="ttdeci">__IO uint32_t RMON_T_CRC_ALIGN</div><div class="ttdoc">RMON Tx Packets w CRC/Align error (RMON_T_CRC_ALIGN), offset: 0x210. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l03163">MK60D10.h:3163</a></div></div>
<div class="ttc" id="a00148_html_ae69113e63275302871696253eb33d1aa"><div class="ttname"><a href="a00148.html#ae69113e63275302871696253eb33d1aa">PDB_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdoc">Modulus Register, offset: 0x4. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l06046">MK60D10.h:6046</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Nov 30 2014 09:58:56 for Contiki 3.x by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
