/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2017-2021. All rights reserved.
 * Huawei iBMA driver.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _EDMA_HOST_H_
#define _EDMA_HOST_H_

#include "bma_include.h"
#include "bma_ker_intf.h"
#include "edma_reg.h"
#include "edma_drv.h"
#include "securec.h"
#include <linux/mm.h>

#define EDMA_TIMER

#ifndef IN
#define IN
#endif

#ifndef OUT
#define OUT
#endif

#ifndef UNUSED
#define UNUSED
#endif

#ifndef from_timer
#define from_timer(var, callback_timer, timer_fieldname) container_of(callback_timer, typeof(*var), timer_fieldname)
#endif

/* vm_flags in vm_area_struct, see mm_types.h. */
#define VM_NONE 0x00000000
#define VM_ARCH_1 0x01000000    /* Architecture-specific flag */
#define VM_DONTDUMP 0x04000000  /* Do not include in the core dump */
#define VM_MERGEABLE 0x80000000 /* KSM may merge identical pages */

#if defined(CONFIG_X86)
/* PAT reserves whole VMA at once (x86) */
#define VM_PAT VM_ARCH_1
#elif defined(CONFIG_PPC)
#define VM_SAO VM_ARCH_1 /* Strong Access Ordering (powerpc) */
#elif defined(CONFIG_PARISC)
#define VM_GROWSUP VM_ARCH_1
#elif defined(CONFIG_METAG)
#define VM_GROWSUP VM_ARCH_1
#elif defined(CONFIG_IA64)
#define VM_GROWSUP VM_ARCH_1
#elif !defined(CONFIG_MMU)
#define VM_MAPPED_COPY VM_ARCH_1 /* T if mapped copy of data (nommu mmap) */
#endif

#ifndef VM_GROWSUP
#define VM_GROWSUP VM_NONE
#endif

/* Bits set in the VMA until the stack is in its final location */
#if (KERNEL_VERSION(6, 5, 0) <= LINUX_VERSION_CODE)
#define VM_STACK_INCOMPLETE_SETUP (VM_RAND_READ | VM_SEQ_READ | VM_STACK_EARLY)
#else
#define VM_STACK_INCOMPLETE_SETUP (VM_RAND_READ | VM_SEQ_READ)
#endif

#define REG_PCIE1_DMAREAD_ENABLE 0xa18
#define SHIFT_PCIE1_DMAREAD_ENABLE 0

#define REG_PCIE1_DMAWRITE_ENABLE 0x9c4
#define SHIFT_PCIE1_DMAWRITE_ENABLE 0

#define REG_PCIE1_DMAREAD_STATUS 0xa10
#define SHIFT_PCIE1_DMAREAD_STATUS 0
#define REG_PCIE1_DMAREADINT_CLEAR 0xa1c
#define SHIFT_PCIE1_DMAREADINT_CLEAR 0

#define REG_PCIE1_DMAWRITE_STATUS 0x9bc
#define SHIFT_PCIE1_DMAWRITE_STATUS 0
#define REG_PCIE1_DMAWRITEINT_CLEAR 0x9c8
#define SHIFT_PCIE1_DMAWRITEINT_CLEAR 0

#define REG_PCIE1_DMA_READ_ENGINE_ENABLE (0x99c)
#define SHIFT_PCIE1_DMA_ENGINE_ENABLE (0)
#define REG_PCIE1_DMA_WRITE_ENGINE_ENABLE (0x97C)

#define HOSTRTC_INT_OFFSET 0x10

#define H2BSTATE_IDLE 0
#define H2BSTATE_WAITREADY 1
#define H2BSTATE_WAITDMA 2
#define H2BSTATE_WAITACK 3
#define H2BSTATE_ERROR 4

#define B2HSTATE_IDLE 0
#define B2HSTATE_WAITREADY 1
#define B2HSTATE_WAITRECV 2
#define B2HSTATE_WAITDMA 3
#define B2HSTATE_ERROR 4

#define PAGE_ORDER 8
#define EDMA_DMABUF_SIZE (1 << (PAGE_SHIFT + PAGE_ORDER))

#define EDMA_DMA_TRANSFER_WAIT_TIMEOUT (10 * HZ)
#define TIMEOUT_WAIT_NOSIGNAL 2

#define TIMER_INTERVAL_CHECK (HZ / 10)
#define DMA_TIMER_INTERVAL_CHECK 50
#define HEARTBEAT_TIMER_INTERVAL_CHECK_NS 1000000000

#define EDMA_PCI_MSG_LEN (56 * 1024)

#define HOST_DMA_FLAG_LEN (64)

#define HOST_MAX_SEND_MBX_LEN (40 * 1024)
#define BMC_MAX_RCV_MBX_LEN HOST_MAX_SEND_MBX_LEN

#define HOST_MAX_RCV_MBX_LEN (16 * 1024)
#define BMC_MAX_SEND_MBX_LEN HOST_MAX_RCV_MBX_LEN
#define CDEV_MAX_WRITE_LEN (4 * 1024)

#define HOST_MAX_MSG_LENGTH 272

#define EDMA_MMAP_H2B_DMABUF 0xf1000000

#define EDMA_MMAP_B2H_DMABUF 0xf2000000

#define EDMA_IOC_MAGIC 'e'

#define EDMA_H_REGISTER_TYPE _IOW(EDMA_IOC_MAGIC, 100, unsigned long)

#define EDMA_H_UNREGISTER_TYPE _IOW(EDMA_IOC_MAGIC, 101, unsigned long)

#define EDMA_H_DMA_START _IOW(EDMA_IOC_MAGIC, 102, unsigned long)

#define EDMA_H_DMA_TRANSFER _IOW(EDMA_IOC_MAGIC, 103, unsigned long)

#define EDMA_H_DMA_STOP _IOW(EDMA_IOC_MAGIC, 104, unsigned long)

#define BEAT_INTERVAL 10
#define RESEND_INTERVAL 5

#define HOST_EXIST_HEARTBEAT 7
#define MAX_RESET_DMA_TIMES 10
#define SIZEOF_UL_IN_64BIT 8
#define DELAY_BETWEEN_RESET_DMA 100

#define PCI_VENDOR_ID_HUAWEI_PME 0x19e5
#define PCI_DEVICE_ID_EDMA_0 0x1712
#define SQ_DEPTH 128
#define CQ_DEPTH 128

struct bma_register_dev_type_s {
    u32 type;
    u32 sub_type;
};

struct edma_mbx_hdr_s {
    u16 mbxlen;
    u16 mbxoff;
    u8 reserve[28];
};

#define SIZE_OF_MBX_HDR (sizeof(struct edma_mbx_hdr_s))

struct edma_recv_msg_s {
    struct list_head link;
    u32 msg_len;
    unsigned char msg_data[0];
};

struct edma_dma_addr_s {
    void *kvaddr;
    dma_addr_t dma_addr;
    u32 len;
};

struct edma_msg_hdr_s {
    u32 type;
    u32 sub_type;
    u8 user_id;
    u8 dma_flag;
    u8 reserve1[2];
    u32 datalen;
    u8 data[0];
};

#define SIZE_OF_MSG_HDR (sizeof(struct edma_msg_hdr_s))

#pragma pack(1)

#define IS_EDMA_B2H_INT(flag) ((flag) & 0x02)
#define EDMA_B2H_INT_FLAG 0x02

struct notify_msg {
    volatile unsigned int host_registered;
    volatile unsigned int host_heartbeat;
    volatile unsigned int bmc_registered;
    volatile unsigned int bmc_heartbeat;
    volatile unsigned int int_flag;

    volatile unsigned int reservrd5;
    unsigned int h2b_addr;
    unsigned int h2b_size;
    unsigned int h2b_rsize;
    unsigned int b2h_addr;
    unsigned int b2h_size;
    unsigned int b2h_rsize;
};

#pragma pack()

struct edma_statistics_s {
    unsigned int remote_status;
    __kernel_time_t init_time;
    unsigned int h2b_int;
    unsigned int b2h_int;
    unsigned int recv_bytes;
    unsigned int send_bytes;
    unsigned int send_pkgs;
    unsigned int recv_pkgs;
    unsigned int failed_count;
    unsigned int drop_pkgs;
    unsigned int dma_count;
    unsigned int lost_count;
};

struct edma_host_s {
    struct pci_dev *pdev;

    struct tasklet_struct tasklet;

    void __iomem *hostrtc_viraddr;

    void __iomem *edma_flag;
    void __iomem *edma_send_addr;
    void __iomem *edma_recv_addr;
    void __iomem *edma_sq_addr;
    void __iomem *edma_cq_addr;
#ifdef USE_DMA
    struct timer_list dma_timer;
#endif

    struct hrtimer heartbeat_timer;

#ifdef EDMA_TIMER
    struct timer_list timer;
#else
    struct completion msg_ready; /* to sleep thread on      */
    struct task_struct *edma_thread;
#endif
    spinlock_t send_msg_lock;
    unsigned char *msg_send_buf;
    unsigned int msg_send_write;

    /* DMA */
    wait_queue_head_t wq_dmah2b;
    wait_queue_head_t wq_dmab2h;

    spinlock_t reg_lock;
    volatile int h2b_state;
    volatile int b2h_state;
    struct edma_dma_addr_s h2b_addr;
    struct edma_dma_addr_s b2h_addr;

    struct proc_dir_entry *proc_edma_dir;

    struct edma_statistics_s statistics;
    unsigned char local_open_status[TYPE_MAX];
    unsigned char remote_open_status[TYPE_MAX];
};

struct edma_user_inft_s {
    /* register user */
    int (*user_register)(struct bma_priv_data_s *priv);

    /* unregister user */
    void (*user_unregister)(struct bma_priv_data_s *priv);

    /* add msg */
    int (*add_msg)(void *msg, size_t msg_len);
};

struct bma_dev_s *get_bma_dev(void);

int is_edma_b2h_int(struct edma_host_s *edma_host);
void edma_int_to_bmc(struct edma_host_s *edma_host);
int edma_host_mmap(struct edma_host_s *edma_hos, struct file *filp, struct vm_area_struct *vma);
int edma_host_copy_msg(struct edma_host_s *edma_host, void *msg, size_t msg_len);
int edma_host_add_msg(struct edma_host_s *edma_host, struct bma_priv_data_s *priv, void *msg, size_t msg_len);
int edma_host_recv_msg(struct edma_host_s *edma_host, struct bma_priv_data_s *priv, struct edma_recv_msg_s **msg);
void edma_host_isr_tasklet(unsigned long data);
int edma_host_check_dma_status(enum dma_direction_e dir);
int edma_host_dma_start(struct edma_host_s *edma_host, struct bma_priv_data_s *priv);
int edma_host_dma_transfer(struct edma_host_s *edma_host, struct bma_priv_data_s *priv,
                           struct bma_dma_transfer_s *dma_transfer);
int edma_host_dma_stop(struct edma_host_s *edma_host, struct bma_priv_data_s *priv);
irqreturn_t edma_host_irq_handle(struct edma_host_s *edma_host);
struct edma_user_inft_s *edma_host_get_user_inft(u32 type);
int edma_host_user_register(u32 type, struct edma_user_inft_s *func);
int edma_host_user_unregister(u32 type);
int edma_host_init(struct edma_host_s *edma_host);
void edma_host_cleanup(struct edma_host_s *edma_host);
int edma_host_send_driver_msg(const char *msg, size_t msg_len, int subtype);
void clear_int_dmah2b(struct edma_host_s *edma_host);
void clear_int_dmab2h(struct edma_host_s *edma_host);

enum EDMA_STATUS {
    DEREGISTERED = 0,
    REGISTERED = 1,
    LOST,
};
#endif
