#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jul 24 11:37:27 2025
# Process ID: 56621
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/impl_MULT1CLK_150MHz.runs/synth_1
# Command line: vivado -log multiplier_1clk.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplier_1clk.tcl
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/impl_MULT1CLK_150MHz.runs/synth_1/multiplier_1clk.vds
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/impl_MULT1CLK_150MHz.runs/synth_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 1496.524 MHz, CPU Physical cores: 4, Host memory: 33573 MB
#-----------------------------------------------------------
source multiplier_1clk.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1703.242 ; gain = 86.996 ; free physical = 20849 ; free virtual = 33538
Command: synth_design -top multiplier_1clk -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56696
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2422.926 ; gain = 371.770 ; free physical = 19910 ; free virtual = 32601
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.219; parent = 1642.679; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3425.879; parent = 2422.930; children = 1002.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplier_1clk' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/frederik/multiplier_1clk.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'multiplier_1clk' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/frederik/multiplier_1clk.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2490.895 ; gain = 439.738 ; free physical = 19831 ; free virtual = 32523
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.219; parent = 1642.679; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3493.848; parent = 2490.898; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2508.707 ; gain = 457.551 ; free physical = 19831 ; free virtual = 32523
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.219; parent = 1642.679; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3511.660; parent = 2508.711; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2508.707 ; gain = 457.551 ; free physical = 19832 ; free virtual = 32523
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.219; parent = 1642.679; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3511.660; parent = 2508.711; children = 1002.949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.707 ; gain = 0.000 ; free physical = 19831 ; free virtual = 32523
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/temp_150MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 6.666667 which will be rounded to 6.667 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/temp_150MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/temp_150MHz.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'done'. [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/temp_150MHz.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/temp_150MHz.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/temp_150MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/temp_150MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multiplier_1clk_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multiplier_1clk_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.457 ; gain = 0.000 ; free physical = 19805 ; free virtual = 32496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.457 ; gain = 0.000 ; free physical = 19805 ; free virtual = 32496
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19836 ; free virtual = 32527
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.219; parent = 1642.679; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19836 ; free virtual = 32527
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.219; parent = 1642.679; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19836 ; free virtual = 32527
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.219; parent = 1642.679; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19836 ; free virtual = 32528
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.219; parent = 1642.679; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19843 ; free virtual = 32538
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.219; parent = 1642.679; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19862 ; free virtual = 32552
Synthesis current peak Physical Memory [PSS] (MB): peak = 1929.840; parent = 1725.362; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19861 ; free virtual = 32550
Synthesis current peak Physical Memory [PSS] (MB): peak = 1930.102; parent = 1725.624; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19837 ; free virtual = 32527
Synthesis current peak Physical Memory [PSS] (MB): peak = 1930.734; parent = 1726.257; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19868 ; free virtual = 32568
Synthesis current peak Physical Memory [PSS] (MB): peak = 1930.934; parent = 1726.456; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19868 ; free virtual = 32568
Synthesis current peak Physical Memory [PSS] (MB): peak = 1930.934; parent = 1726.456; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19868 ; free virtual = 32568
Synthesis current peak Physical Memory [PSS] (MB): peak = 1930.949; parent = 1726.472; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19867 ; free virtual = 32567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1931.027; parent = 1726.550; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19867 ; free virtual = 32567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1931.027; parent = 1726.550; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19867 ; free virtual = 32567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1931.059; parent = 1726.581; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDCE |     2|
|3     |IBUF |     3|
|4     |OBUF |    19|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19867 ; free virtual = 32567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1931.074; parent = 1726.597; children = 204.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3616.395; parent = 2613.445; children = 1002.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2645.457 ; gain = 457.551 ; free physical = 19913 ; free virtual = 32613
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2645.457 ; gain = 594.301 ; free physical = 19913 ; free virtual = 32613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.457 ; gain = 0.000 ; free physical = 19905 ; free virtual = 32605
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.457 ; gain = 0.000 ; free physical = 19932 ; free virtual = 32628
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 893b5285
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2645.457 ; gain = 942.215 ; free physical = 20079 ; free virtual = 32775
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MULT1CLK/150MHz/impl_MULT1CLK_150MHz.runs/synth_1/multiplier_1clk.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplier_1clk_utilization_synth.rpt -pb multiplier_1clk_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 11:38:04 2025...
