/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*139 cases */, 35|128,10/*1315*/, TARGET_VAL(ISD::STORE),// ->1320
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'SIst_local' chained node
/*7*/         OPC_Scope, 33, /*->42*/ // 4 children in Scope
/*9*/           OPC_CaptureGlueInput,
/*10*/          OPC_RecordChild1, // #1 = $value
/*11*/          OPC_CheckChild1Type, MVT::v2i32,
/*13*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*14*/          OPC_CheckPredicate, 0, // Predicate_si_st_local
/*16*/          OPC_CheckPredicate, 1, // Predicate_si_store_local
/*18*/          OPC_CheckPredicate, 2, // Predicate_si_store_local_align8
/*20*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22*/          OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*25*/          OPC_EmitMergeInputChains1_0,
/*26*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*29*/          OPC_EmitInteger, MVT::i1, 0, 
/*32*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*42*/        /*Scope*/ 64|128,3/*448*/, /*->492*/
/*44*/          OPC_RecordChild1, // #1 = $vdata
/*45*/          OPC_Scope, 15|128,2/*271*/, /*->319*/ // 3 children in Scope
/*48*/            OPC_CheckChild1Type, MVT::i32,
/*50*/            OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*51*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*53*/            OPC_Scope, 54, /*->109*/ // 6 children in Scope
/*55*/              OPC_CheckPredicate, 4, // Predicate_truncstore
/*57*/              OPC_Scope, 24, /*->83*/ // 2 children in Scope
/*59*/                OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*61*/                OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*63*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*65*/                OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*68*/                OPC_EmitMergeInputChains1_0,
/*69*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*83*/              /*Scope*/ 24, /*->108*/
/*84*/                OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*86*/                OPC_CheckPredicate, 8, // Predicate_truncstorei16_global
/*88*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*90*/                OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*93*/                OPC_EmitMergeInputChains1_0,
/*94*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*108*/             0, /*End of Scope*/
/*109*/           /*Scope*/ 24, /*->134*/
/*110*/             OPC_CheckPredicate, 9, // Predicate_store
/*112*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*114*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*116*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*119*/             OPC_EmitMergeInputChains1_0,
/*120*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*134*/           /*Scope*/ 52, /*->187*/
/*135*/             OPC_CheckPredicate, 4, // Predicate_truncstore
/*137*/             OPC_Scope, 23, /*->162*/ // 2 children in Scope
/*139*/               OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*141*/               OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*143*/               OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*145*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*148*/               OPC_EmitMergeInputChains1_0,
/*149*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*162*/             /*Scope*/ 23, /*->186*/
/*163*/               OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*165*/               OPC_CheckPredicate, 8, // Predicate_truncstorei16_global
/*167*/               OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*169*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*172*/               OPC_EmitMergeInputChains1_0,
/*173*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*186*/             0, /*End of Scope*/
/*187*/           /*Scope*/ 23, /*->211*/
/*188*/             OPC_CheckPredicate, 9, // Predicate_store
/*190*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*192*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*194*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*197*/             OPC_EmitMergeInputChains1_0,
/*198*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*211*/           /*Scope*/ 72, /*->284*/
/*212*/             OPC_CheckPredicate, 4, // Predicate_truncstore
/*214*/             OPC_Scope, 33, /*->249*/ // 2 children in Scope
/*216*/               OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*218*/               OPC_CheckPredicate, 11, // Predicate_truncstorei8_private
/*220*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*222*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*225*/               OPC_EmitMergeInputChains1_0,
/*226*/               OPC_EmitInteger, MVT::i1, 0, 
/*229*/               OPC_EmitInteger, MVT::i1, 0, 
/*232*/               OPC_EmitInteger, MVT::i1, 0, 
/*235*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*249*/             /*Scope*/ 33, /*->283*/
/*250*/               OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*252*/               OPC_CheckPredicate, 12, // Predicate_truncstorei16_private
/*254*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*256*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*259*/               OPC_EmitMergeInputChains1_0,
/*260*/               OPC_EmitInteger, MVT::i1, 0, 
/*263*/               OPC_EmitInteger, MVT::i1, 0, 
/*266*/               OPC_EmitInteger, MVT::i1, 0, 
/*269*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*283*/             0, /*End of Scope*/
/*284*/           /*Scope*/ 33, /*->318*/
/*285*/             OPC_CheckPredicate, 9, // Predicate_store
/*287*/             OPC_CheckPredicate, 13, // Predicate_store_private
/*289*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*291*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*294*/             OPC_EmitMergeInputChains1_0,
/*295*/             OPC_EmitInteger, MVT::i1, 0, 
/*298*/             OPC_EmitInteger, MVT::i1, 0, 
/*301*/             OPC_EmitInteger, MVT::i1, 0, 
/*304*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*318*/           0, /*End of Scope*/
/*319*/         /*Scope*/ 85, /*->405*/
/*320*/           OPC_CheckChild1Type, MVT::v2i32,
/*322*/           OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*323*/           OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*325*/           OPC_CheckPredicate, 9, // Predicate_store
/*327*/           OPC_Scope, 43, /*->372*/ // 2 children in Scope
/*329*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*331*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*333*/             OPC_Scope, 18, /*->353*/ // 2 children in Scope
/*335*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*338*/               OPC_EmitMergeInputChains1_0,
/*339*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*353*/             /*Scope*/ 17, /*->371*/
/*354*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*357*/               OPC_EmitMergeInputChains1_0,
/*358*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*371*/             0, /*End of Scope*/
/*372*/           /*Scope*/ 31, /*->404*/
/*373*/             OPC_CheckPredicate, 13, // Predicate_store_private
/*375*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*377*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*380*/             OPC_EmitMergeInputChains1_0,
/*381*/             OPC_EmitInteger, MVT::i1, 0, 
/*384*/             OPC_EmitInteger, MVT::i1, 0, 
/*387*/             OPC_EmitInteger, MVT::i1, 0, 
/*390*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*404*/           0, /*End of Scope*/
/*405*/         /*Scope*/ 85, /*->491*/
/*406*/           OPC_CheckChild1Type, MVT::v4i32,
/*408*/           OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*409*/           OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*411*/           OPC_CheckPredicate, 9, // Predicate_store
/*413*/           OPC_Scope, 43, /*->458*/ // 2 children in Scope
/*415*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*417*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*419*/             OPC_Scope, 18, /*->439*/ // 2 children in Scope
/*421*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*424*/               OPC_EmitMergeInputChains1_0,
/*425*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*439*/             /*Scope*/ 17, /*->457*/
/*440*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*443*/               OPC_EmitMergeInputChains1_0,
/*444*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*457*/             0, /*End of Scope*/
/*458*/           /*Scope*/ 31, /*->490*/
/*459*/             OPC_CheckPredicate, 13, // Predicate_store_private
/*461*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*463*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*466*/             OPC_EmitMergeInputChains1_0,
/*467*/             OPC_EmitInteger, MVT::i1, 0, 
/*470*/             OPC_EmitInteger, MVT::i1, 0, 
/*473*/             OPC_EmitInteger, MVT::i1, 0, 
/*476*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*490*/           0, /*End of Scope*/
/*491*/         0, /*End of Scope*/
/*492*/       /*Scope*/ 17|128,1/*145*/, /*->639*/
/*494*/         OPC_CaptureGlueInput,
/*495*/         OPC_RecordChild1, // #1 = $value
/*496*/         OPC_Scope, 52, /*->550*/ // 2 children in Scope
/*498*/           OPC_CheckChild1Type, MVT::v2i32,
/*500*/           OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*501*/           OPC_CheckPredicate, 0, // Predicate_si_st_local
/*503*/           OPC_CheckPredicate, 1, // Predicate_si_store_local
/*505*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*507*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*510*/           OPC_EmitMergeInputChains1_0,
/*511*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*514*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*523*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*526*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*535*/           OPC_EmitInteger, MVT::i1, 0, 
/*538*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                  // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*550*/         /*Scope*/ 87, /*->638*/
/*551*/           OPC_CheckChild1Type, MVT::i32,
/*553*/           OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*554*/           OPC_CheckPredicate, 0, // Predicate_si_st_local
/*556*/           OPC_Scope, 54, /*->612*/ // 2 children in Scope
/*558*/             OPC_CheckPredicate, 14, // Predicate_si_truncstore_local
/*560*/             OPC_Scope, 24, /*->586*/ // 2 children in Scope
/*562*/               OPC_CheckPredicate, 15, // Predicate_si_truncstore_local_i8
/*564*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*566*/               OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*569*/               OPC_EmitMergeInputChains1_0,
/*570*/               OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*573*/               OPC_EmitInteger, MVT::i1, 0, 
/*576*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*586*/             /*Scope*/ 24, /*->611*/
/*587*/               OPC_CheckPredicate, 16, // Predicate_si_truncstore_local_i16
/*589*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*591*/               OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*594*/               OPC_EmitMergeInputChains1_0,
/*595*/               OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*598*/               OPC_EmitInteger, MVT::i1, 0, 
/*601*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*611*/             0, /*End of Scope*/
/*612*/           /*Scope*/ 24, /*->637*/
/*613*/             OPC_CheckPredicate, 1, // Predicate_si_store_local
/*615*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*617*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*620*/             OPC_EmitMergeInputChains1_0,
/*621*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*624*/             OPC_EmitInteger, MVT::i1, 0, 
/*627*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*637*/           0, /*End of Scope*/
/*638*/         0, /*End of Scope*/
/*639*/       /*Scope*/ 38|128,5/*678*/, /*->1319*/
/*641*/         OPC_RecordChild1, // #1 = $src1
/*642*/         OPC_Scope, 42|128,3/*426*/, /*->1071*/ // 4 children in Scope
/*645*/           OPC_CheckChild1Type, MVT::i32,
/*647*/           OPC_RecordChild2, // #2 = $src0
/*648*/           OPC_Scope, 105|128,1/*233*/, /*->884*/ // 2 children in Scope
/*651*/             OPC_CheckChild2Type, MVT::i32,
/*653*/             OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*655*/             OPC_Scope, 61, /*->718*/ // 3 children in Scope
/*657*/               OPC_CheckPredicate, 9, // Predicate_store
/*659*/               OPC_CheckPredicate, 17, // Predicate_local_store
/*661*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*663*/               OPC_EmitMergeInputChains1_0,
/*664*/               OPC_EmitInteger, MVT::i32, 0, 
/*667*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*679*/               OPC_EmitInteger, MVT::i32, 0, 
/*682*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*694*/               OPC_EmitInteger, MVT::i32, 1, 
/*697*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*700*/               OPC_EmitInteger, MVT::i32, 0, 
/*703*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*718*/             /*Scope*/ 0|128,1/*128*/, /*->848*/
/*720*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*722*/               OPC_Scope, 61, /*->785*/ // 2 children in Scope
/*724*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*726*/                 OPC_CheckPredicate, 18, // Predicate_truncstorei8_local
/*728*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*730*/                 OPC_EmitMergeInputChains1_0,
/*731*/                 OPC_EmitInteger, MVT::i32, 0, 
/*734*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*746*/                 OPC_EmitInteger, MVT::i32, 0, 
/*749*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*761*/                 OPC_EmitInteger, MVT::i32, 1, 
/*764*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*767*/                 OPC_EmitInteger, MVT::i32, 0, 
/*770*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*785*/               /*Scope*/ 61, /*->847*/
/*786*/                 OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*788*/                 OPC_CheckPredicate, 19, // Predicate_truncstorei16_local
/*790*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*792*/                 OPC_EmitMergeInputChains1_0,
/*793*/                 OPC_EmitInteger, MVT::i32, 0, 
/*796*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*808*/                 OPC_EmitInteger, MVT::i32, 0, 
/*811*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*823*/                 OPC_EmitInteger, MVT::i32, 1, 
/*826*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*829*/                 OPC_EmitInteger, MVT::i32, 0, 
/*832*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*847*/               0, /*End of Scope*/
/*848*/             /*Scope*/ 34, /*->883*/
/*849*/               OPC_CheckPredicate, 9, // Predicate_store
/*851*/               OPC_CheckPredicate, 10, // Predicate_global_store
/*853*/               OPC_Scope, 11, /*->866*/ // 2 children in Scope
/*855*/                 OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*857*/                 OPC_EmitMergeInputChains1_0,
/*858*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*866*/               /*Scope*/ 15, /*->882*/
/*867*/                 OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*869*/                 OPC_EmitMergeInputChains1_0,
/*870*/                 OPC_EmitInteger, MVT::i32, 0, 
/*873*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*882*/               0, /*End of Scope*/
/*883*/             0, /*End of Scope*/
/*884*/           /*Scope*/ 56|128,1/*184*/, /*->1070*/
/*886*/             OPC_CheckChild2Type, MVT::i64,
/*888*/             OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*890*/             OPC_Scope, 60, /*->952*/ // 4 children in Scope
/*892*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*894*/               OPC_Scope, 27, /*->923*/ // 2 children in Scope
/*896*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*898*/                 OPC_CheckPredicate, 20, // Predicate_truncstorei8_flat
/*900*/                 OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*902*/                 OPC_EmitMergeInputChains1_0,
/*903*/                 OPC_EmitInteger, MVT::i1, 0, 
/*906*/                 OPC_EmitInteger, MVT::i1, 0, 
/*909*/                 OPC_EmitInteger, MVT::i1, 0, 
/*912*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_flat>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*923*/               /*Scope*/ 27, /*->951*/
/*924*/                 OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*926*/                 OPC_CheckPredicate, 21, // Predicate_truncstorei16_flat
/*928*/                 OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*930*/                 OPC_EmitMergeInputChains1_0,
/*931*/                 OPC_EmitInteger, MVT::i1, 0, 
/*934*/                 OPC_EmitInteger, MVT::i1, 0, 
/*937*/                 OPC_EmitInteger, MVT::i1, 0, 
/*940*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_flat>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*951*/               0, /*End of Scope*/
/*952*/             /*Scope*/ 27, /*->980*/
/*953*/               OPC_CheckPredicate, 9, // Predicate_store
/*955*/               OPC_CheckPredicate, 22, // Predicate_flat_store
/*957*/               OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*959*/               OPC_EmitMergeInputChains1_0,
/*960*/               OPC_EmitInteger, MVT::i1, 0, 
/*963*/               OPC_EmitInteger, MVT::i1, 0, 
/*966*/               OPC_EmitInteger, MVT::i1, 0, 
/*969*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*980*/             /*Scope*/ 60, /*->1041*/
/*981*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*983*/               OPC_Scope, 27, /*->1012*/ // 2 children in Scope
/*985*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*987*/                 OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*989*/                 OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*991*/                 OPC_EmitMergeInputChains1_0,
/*992*/                 OPC_EmitInteger, MVT::i1, 0, 
/*995*/                 OPC_EmitInteger, MVT::i1, 0, 
/*998*/                 OPC_EmitInteger, MVT::i1, 0, 
/*1001*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1012*/              /*Scope*/ 27, /*->1040*/
/*1013*/                OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*1015*/                OPC_CheckPredicate, 8, // Predicate_truncstorei16_global
/*1017*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1019*/                OPC_EmitMergeInputChains1_0,
/*1020*/                OPC_EmitInteger, MVT::i1, 0, 
/*1023*/                OPC_EmitInteger, MVT::i1, 0, 
/*1026*/                OPC_EmitInteger, MVT::i1, 0, 
/*1029*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1040*/              0, /*End of Scope*/
/*1041*/            /*Scope*/ 27, /*->1069*/
/*1042*/              OPC_CheckPredicate, 9, // Predicate_store
/*1044*/              OPC_CheckPredicate, 10, // Predicate_global_store
/*1046*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1048*/              OPC_EmitMergeInputChains1_0,
/*1049*/              OPC_EmitInteger, MVT::i1, 0, 
/*1052*/              OPC_EmitInteger, MVT::i1, 0, 
/*1055*/              OPC_EmitInteger, MVT::i1, 0, 
/*1058*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1069*/            0, /*End of Scope*/
/*1070*/          0, /*End of Scope*/
/*1071*/        /*Scope*/ 105, /*->1177*/
/*1072*/          OPC_CheckChild1Type, MVT::v2i32,
/*1074*/          OPC_RecordChild2, // #2 = $index_gpr
/*1075*/          OPC_Scope, 38, /*->1115*/ // 2 children in Scope
/*1077*/            OPC_CheckChild2Type, MVT::i32,
/*1079*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1081*/            OPC_CheckPredicate, 9, // Predicate_store
/*1083*/            OPC_CheckPredicate, 10, // Predicate_global_store
/*1085*/            OPC_Scope, 11, /*->1098*/ // 2 children in Scope
/*1087*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*1089*/              OPC_EmitMergeInputChains1_0,
/*1090*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*1098*/            /*Scope*/ 15, /*->1114*/
/*1099*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1101*/              OPC_EmitMergeInputChains1_0,
/*1102*/              OPC_EmitInteger, MVT::i32, 0, 
/*1105*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*1114*/            0, /*End of Scope*/
/*1115*/          /*Scope*/ 60, /*->1176*/
/*1116*/            OPC_CheckChild2Type, MVT::i64,
/*1118*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1120*/            OPC_CheckPredicate, 9, // Predicate_store
/*1122*/            OPC_Scope, 25, /*->1149*/ // 2 children in Scope
/*1124*/              OPC_CheckPredicate, 22, // Predicate_flat_store
/*1126*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1128*/              OPC_EmitMergeInputChains1_0,
/*1129*/              OPC_EmitInteger, MVT::i1, 0, 
/*1132*/              OPC_EmitInteger, MVT::i1, 0, 
/*1135*/              OPC_EmitInteger, MVT::i1, 0, 
/*1138*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v2i32:v2i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1149*/            /*Scope*/ 25, /*->1175*/
/*1150*/              OPC_CheckPredicate, 10, // Predicate_global_store
/*1152*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1154*/              OPC_EmitMergeInputChains1_0,
/*1155*/              OPC_EmitInteger, MVT::i1, 0, 
/*1158*/              OPC_EmitInteger, MVT::i1, 0, 
/*1161*/              OPC_EmitInteger, MVT::i1, 0, 
/*1164*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v2i32:v2i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1175*/            0, /*End of Scope*/
/*1176*/          0, /*End of Scope*/
/*1177*/        /*Scope*/ 105, /*->1283*/
/*1178*/          OPC_CheckChild1Type, MVT::v4i32,
/*1180*/          OPC_RecordChild2, // #2 = $index_gpr
/*1181*/          OPC_Scope, 38, /*->1221*/ // 2 children in Scope
/*1183*/            OPC_CheckChild2Type, MVT::i32,
/*1185*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1187*/            OPC_CheckPredicate, 9, // Predicate_store
/*1189*/            OPC_CheckPredicate, 10, // Predicate_global_store
/*1191*/            OPC_Scope, 11, /*->1204*/ // 2 children in Scope
/*1193*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*1195*/              OPC_EmitMergeInputChains1_0,
/*1196*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1204*/            /*Scope*/ 15, /*->1220*/
/*1205*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1207*/              OPC_EmitMergeInputChains1_0,
/*1208*/              OPC_EmitInteger, MVT::i32, 0, 
/*1211*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1220*/            0, /*End of Scope*/
/*1221*/          /*Scope*/ 60, /*->1282*/
/*1222*/            OPC_CheckChild2Type, MVT::i64,
/*1224*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1226*/            OPC_CheckPredicate, 9, // Predicate_store
/*1228*/            OPC_Scope, 25, /*->1255*/ // 2 children in Scope
/*1230*/              OPC_CheckPredicate, 22, // Predicate_flat_store
/*1232*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1234*/              OPC_EmitMergeInputChains1_0,
/*1235*/              OPC_EmitInteger, MVT::i1, 0, 
/*1238*/              OPC_EmitInteger, MVT::i1, 0, 
/*1241*/              OPC_EmitInteger, MVT::i1, 0, 
/*1244*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v4i32:v4i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1255*/            /*Scope*/ 25, /*->1281*/
/*1256*/              OPC_CheckPredicate, 10, // Predicate_global_store
/*1258*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1260*/              OPC_EmitMergeInputChains1_0,
/*1261*/              OPC_EmitInteger, MVT::i1, 0, 
/*1264*/              OPC_EmitInteger, MVT::i1, 0, 
/*1267*/              OPC_EmitInteger, MVT::i1, 0, 
/*1270*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v4i32:v4i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1281*/            0, /*End of Scope*/
/*1282*/          0, /*End of Scope*/
/*1283*/        /*Scope*/ 34, /*->1318*/
/*1284*/          OPC_CheckChild1Type, MVT::i64,
/*1286*/          OPC_RecordChild2, // #2 = $ptr
/*1287*/          OPC_CheckChild2Type, MVT::i64,
/*1289*/          OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1291*/          OPC_CheckPredicate, 9, // Predicate_store
/*1293*/          OPC_CheckPredicate, 22, // Predicate_flat_store
/*1295*/          OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1297*/          OPC_EmitMergeInputChains1_0,
/*1298*/          OPC_EmitInteger, MVT::i1, 0, 
/*1301*/          OPC_EmitInteger, MVT::i1, 0, 
/*1304*/          OPC_EmitInteger, MVT::i1, 0, 
/*1307*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (st i64:i64:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1318*/        0, /*End of Scope*/
/*1319*/      0, /*End of Scope*/
/*1320*/    /*SwitchOpcode*/ 64|128,6/*832*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->2156
/*1324*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*1325*/      OPC_Scope, 87|128,5/*727*/, /*->2055*/ // 6 children in Scope
/*1328*/        OPC_CheckChild1Integer, 5|128,39/*4997*/, 
/*1331*/        OPC_RecordChild2, // #1 = $rsrc
/*1332*/        OPC_CheckChild2Type, MVT::v4i32,
/*1334*/        OPC_Scope, 77, /*->1413*/ // 4 children in Scope
/*1336*/          OPC_MoveChild, 3,
/*1338*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1341*/          OPC_CheckType, MVT::i32,
/*1343*/          OPC_MoveParent,
/*1344*/          OPC_RecordChild4, // #2 = $soffset
/*1345*/          OPC_RecordChild5, // #3 = $offset
/*1346*/          OPC_MoveChild, 5,
/*1348*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1351*/          OPC_MoveParent,
/*1352*/          OPC_MoveChild, 6,
/*1354*/          OPC_CheckInteger, 0, 
/*1356*/          OPC_MoveParent,
/*1357*/          OPC_MoveChild, 7,
/*1359*/          OPC_CheckInteger, 0, 
/*1361*/          OPC_MoveParent,
/*1362*/          OPC_MoveChild, 8,
/*1364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1367*/          OPC_RecordNode, // #4 = $glc
/*1368*/          OPC_MoveParent,
/*1369*/          OPC_MoveChild, 9,
/*1371*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1374*/          OPC_RecordNode, // #5 = $slc
/*1375*/          OPC_MoveParent,
/*1376*/          OPC_MoveChild, 10,
/*1378*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1381*/          OPC_RecordNode, // #6 = $tfe
/*1382*/          OPC_MoveParent,
/*1383*/          OPC_CheckType, MVT::i32,
/*1385*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1387*/          OPC_EmitMergeInputChains1_0,
/*1388*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1391*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1394*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1397*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1400*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 4997:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1413*/        /*Scope*/ 86|128,1/*214*/, /*->1629*/
/*1415*/          OPC_RecordChild3, // #2 = $vaddr
/*1416*/          OPC_Scope, 8|128,1/*136*/, /*->1555*/ // 2 children in Scope
/*1419*/            OPC_CheckChild3Type, MVT::i32,
/*1421*/            OPC_RecordChild4, // #3 = $soffset
/*1422*/            OPC_RecordChild5, // #4 = $offset
/*1423*/            OPC_MoveChild, 5,
/*1425*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1428*/            OPC_MoveParent,
/*1429*/            OPC_MoveChild, 6,
/*1431*/            OPC_Scope, 60, /*->1493*/ // 2 children in Scope
/*1433*/              OPC_CheckInteger, 1, 
/*1435*/              OPC_MoveParent,
/*1436*/              OPC_MoveChild, 7,
/*1438*/              OPC_CheckInteger, 0, 
/*1440*/              OPC_MoveParent,
/*1441*/              OPC_MoveChild, 8,
/*1443*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1446*/              OPC_RecordNode, // #5 = $glc
/*1447*/              OPC_MoveParent,
/*1448*/              OPC_MoveChild, 9,
/*1450*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1453*/              OPC_RecordNode, // #6 = $slc
/*1454*/              OPC_MoveParent,
/*1455*/              OPC_MoveChild, 10,
/*1457*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1460*/              OPC_RecordNode, // #7 = $tfe
/*1461*/              OPC_MoveParent,
/*1462*/              OPC_CheckType, MVT::i32,
/*1464*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1466*/              OPC_EmitMergeInputChains1_0,
/*1467*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1470*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1473*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1476*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1479*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4997:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1493*/            /*Scope*/ 60, /*->1554*/
/*1494*/              OPC_CheckInteger, 0, 
/*1496*/              OPC_MoveParent,
/*1497*/              OPC_MoveChild, 7,
/*1499*/              OPC_CheckInteger, 1, 
/*1501*/              OPC_MoveParent,
/*1502*/              OPC_MoveChild, 8,
/*1504*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1507*/              OPC_RecordNode, // #5 = $glc
/*1508*/              OPC_MoveParent,
/*1509*/              OPC_MoveChild, 9,
/*1511*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1514*/              OPC_RecordNode, // #6 = $slc
/*1515*/              OPC_MoveParent,
/*1516*/              OPC_MoveChild, 10,
/*1518*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1521*/              OPC_RecordNode, // #7 = $tfe
/*1522*/              OPC_MoveParent,
/*1523*/              OPC_CheckType, MVT::i32,
/*1525*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1527*/              OPC_EmitMergeInputChains1_0,
/*1528*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1531*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1534*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1537*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1540*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4997:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1554*/            0, /*End of Scope*/
/*1555*/          /*Scope*/ 72, /*->1628*/
/*1556*/            OPC_CheckChild3Type, MVT::v2i32,
/*1558*/            OPC_RecordChild4, // #3 = $soffset
/*1559*/            OPC_RecordChild5, // #4 = $offset
/*1560*/            OPC_MoveChild, 5,
/*1562*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1565*/            OPC_MoveParent,
/*1566*/            OPC_MoveChild, 6,
/*1568*/            OPC_CheckInteger, 1, 
/*1570*/            OPC_MoveParent,
/*1571*/            OPC_MoveChild, 7,
/*1573*/            OPC_CheckInteger, 1, 
/*1575*/            OPC_MoveParent,
/*1576*/            OPC_MoveChild, 8,
/*1578*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1581*/            OPC_RecordNode, // #5 = $glc
/*1582*/            OPC_MoveParent,
/*1583*/            OPC_MoveChild, 9,
/*1585*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1588*/            OPC_RecordNode, // #6 = $slc
/*1589*/            OPC_MoveParent,
/*1590*/            OPC_MoveChild, 10,
/*1592*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1595*/            OPC_RecordNode, // #7 = $tfe
/*1596*/            OPC_MoveParent,
/*1597*/            OPC_CheckType, MVT::i32,
/*1599*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1601*/            OPC_EmitMergeInputChains1_0,
/*1602*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1605*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1608*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1611*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1614*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 4997:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1628*/          0, /*End of Scope*/
/*1629*/        /*Scope*/ 109, /*->1739*/
/*1630*/          OPC_MoveChild, 3,
/*1632*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1635*/          OPC_CheckType, MVT::i32,
/*1637*/          OPC_MoveParent,
/*1638*/          OPC_RecordChild4, // #2 = $soffset
/*1639*/          OPC_RecordChild5, // #3 = $offset
/*1640*/          OPC_MoveChild, 5,
/*1642*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1645*/          OPC_MoveParent,
/*1646*/          OPC_MoveChild, 6,
/*1648*/          OPC_CheckInteger, 0, 
/*1650*/          OPC_MoveParent,
/*1651*/          OPC_MoveChild, 7,
/*1653*/          OPC_CheckInteger, 0, 
/*1655*/          OPC_MoveParent,
/*1656*/          OPC_MoveChild, 8,
/*1658*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1661*/          OPC_RecordNode, // #4 = $glc
/*1662*/          OPC_MoveParent,
/*1663*/          OPC_MoveChild, 9,
/*1665*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1668*/          OPC_RecordNode, // #5 = $slc
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveChild, 10,
/*1672*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1675*/          OPC_RecordNode, // #6 = $tfe
/*1676*/          OPC_MoveParent,
/*1677*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1708
/*1680*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1682*/            OPC_EmitMergeInputChains1_0,
/*1683*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1686*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1689*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1692*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1695*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 4997:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1708*/          /*SwitchType*/ 28, MVT::v4i32,// ->1738
/*1710*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1712*/            OPC_EmitMergeInputChains1_0,
/*1713*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1716*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1719*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1722*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1725*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 4997:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1738*/          0, // EndSwitchType
/*1739*/        /*Scope*/ 57|128,2/*313*/, /*->2054*/
/*1741*/          OPC_RecordChild3, // #2 = $vaddr
/*1742*/          OPC_Scope, 74|128,1/*202*/, /*->1947*/ // 2 children in Scope
/*1745*/            OPC_CheckChild3Type, MVT::i32,
/*1747*/            OPC_RecordChild4, // #3 = $soffset
/*1748*/            OPC_RecordChild5, // #4 = $offset
/*1749*/            OPC_MoveChild, 5,
/*1751*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1754*/            OPC_MoveParent,
/*1755*/            OPC_MoveChild, 6,
/*1757*/            OPC_Scope, 93, /*->1852*/ // 2 children in Scope
/*1759*/              OPC_CheckInteger, 1, 
/*1761*/              OPC_MoveParent,
/*1762*/              OPC_MoveChild, 7,
/*1764*/              OPC_CheckInteger, 0, 
/*1766*/              OPC_MoveParent,
/*1767*/              OPC_MoveChild, 8,
/*1769*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1772*/              OPC_RecordNode, // #5 = $glc
/*1773*/              OPC_MoveParent,
/*1774*/              OPC_MoveChild, 9,
/*1776*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1779*/              OPC_RecordNode, // #6 = $slc
/*1780*/              OPC_MoveParent,
/*1781*/              OPC_MoveChild, 10,
/*1783*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1786*/              OPC_RecordNode, // #7 = $tfe
/*1787*/              OPC_MoveParent,
/*1788*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1820
/*1791*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1793*/                OPC_EmitMergeInputChains1_0,
/*1794*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1797*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1800*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1803*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1806*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4997:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1820*/              /*SwitchType*/ 29, MVT::v4i32,// ->1851
/*1822*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1824*/                OPC_EmitMergeInputChains1_0,
/*1825*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1828*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1831*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1834*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1837*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4997:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1851*/              0, // EndSwitchType
/*1852*/            /*Scope*/ 93, /*->1946*/
/*1853*/              OPC_CheckInteger, 0, 
/*1855*/              OPC_MoveParent,
/*1856*/              OPC_MoveChild, 7,
/*1858*/              OPC_CheckInteger, 1, 
/*1860*/              OPC_MoveParent,
/*1861*/              OPC_MoveChild, 8,
/*1863*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1866*/              OPC_RecordNode, // #5 = $glc
/*1867*/              OPC_MoveParent,
/*1868*/              OPC_MoveChild, 9,
/*1870*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1873*/              OPC_RecordNode, // #6 = $slc
/*1874*/              OPC_MoveParent,
/*1875*/              OPC_MoveChild, 10,
/*1877*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1880*/              OPC_RecordNode, // #7 = $tfe
/*1881*/              OPC_MoveParent,
/*1882*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1914
/*1885*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1887*/                OPC_EmitMergeInputChains1_0,
/*1888*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1891*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1894*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1897*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1900*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4997:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1914*/              /*SwitchType*/ 29, MVT::v4i32,// ->1945
/*1916*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1918*/                OPC_EmitMergeInputChains1_0,
/*1919*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1922*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1925*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1928*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1931*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4997:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1945*/              0, // EndSwitchType
/*1946*/            0, /*End of Scope*/
/*1947*/          /*Scope*/ 105, /*->2053*/
/*1948*/            OPC_CheckChild3Type, MVT::v2i32,
/*1950*/            OPC_RecordChild4, // #3 = $soffset
/*1951*/            OPC_RecordChild5, // #4 = $offset
/*1952*/            OPC_MoveChild, 5,
/*1954*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1957*/            OPC_MoveParent,
/*1958*/            OPC_MoveChild, 6,
/*1960*/            OPC_CheckInteger, 1, 
/*1962*/            OPC_MoveParent,
/*1963*/            OPC_MoveChild, 7,
/*1965*/            OPC_CheckInteger, 1, 
/*1967*/            OPC_MoveParent,
/*1968*/            OPC_MoveChild, 8,
/*1970*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1973*/            OPC_RecordNode, // #5 = $glc
/*1974*/            OPC_MoveParent,
/*1975*/            OPC_MoveChild, 9,
/*1977*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1980*/            OPC_RecordNode, // #6 = $slc
/*1981*/            OPC_MoveParent,
/*1982*/            OPC_MoveChild, 10,
/*1984*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1987*/            OPC_RecordNode, // #7 = $tfe
/*1988*/            OPC_MoveParent,
/*1989*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->2021
/*1992*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1994*/              OPC_EmitMergeInputChains1_0,
/*1995*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1998*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*2001*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*2004*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*2007*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 4997:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*2021*/            /*SwitchType*/ 29, MVT::v4i32,// ->2052
/*2023*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2025*/              OPC_EmitMergeInputChains1_0,
/*2026*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2029*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*2032*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*2035*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*2038*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 4997:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*2052*/            0, // EndSwitchType
/*2053*/          0, /*End of Scope*/
/*2054*/        0, /*End of Scope*/
/*2055*/      /*Scope*/ 23, /*->2079*/
/*2056*/        OPC_CheckChild1Integer, 38|128,39/*5030*/, 
/*2059*/        OPC_RecordChild2, // #1 = $vcc
/*2060*/        OPC_RecordChild3, // #2 = $target
/*2061*/        OPC_MoveChild, 3,
/*2063*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*2066*/        OPC_MoveParent,
/*2067*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2069*/        OPC_EmitMergeInputChains1_0,
/*2070*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 5030:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*2079*/      /*Scope*/ 23, /*->2103*/
/*2080*/        OPC_CheckChild1Integer, 6|128,39/*4998*/, 
/*2083*/        OPC_RecordChild2, // #1 = $src
/*2084*/        OPC_RecordChild3, // #2 = $target
/*2085*/        OPC_MoveChild, 3,
/*2087*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*2090*/        OPC_MoveParent,
/*2091*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2093*/        OPC_EmitMergeInputChains1_0,
/*2094*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4998:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*2103*/      /*Scope*/ 15, /*->2119*/
/*2104*/        OPC_CheckChild1Integer, 4|128,39/*4996*/, 
/*2107*/        OPC_RecordChild2, // #1 = $src
/*2108*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2110*/        OPC_EmitMergeInputChains1_0,
/*2111*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 4996:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*2119*/      /*Scope*/ 17, /*->2137*/
/*2120*/        OPC_CheckChild1Integer, 39|128,39/*5031*/, 
/*2123*/        OPC_RecordChild2, // #1 = $vcc
/*2124*/        OPC_RecordChild3, // #2 = $src
/*2125*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2127*/        OPC_EmitMergeInputChains1_0,
/*2128*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 5031:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*2137*/      /*Scope*/ 17, /*->2155*/
/*2138*/        OPC_CheckChild1Integer, 7|128,39/*4999*/, 
/*2141*/        OPC_RecordChild2, // #1 = $src0
/*2142*/        OPC_RecordChild3, // #2 = $src1
/*2143*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2145*/        OPC_EmitMergeInputChains1_0,
/*2146*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4999:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*2155*/      0, /*End of Scope*/
/*2156*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->2616
/*2160*/      OPC_RecordMemRef,
/*2161*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*2162*/      OPC_RecordChild1, // #1 = $rsrc
/*2163*/      OPC_RecordChild2, // #2 = $vdata
/*2164*/      OPC_Scope, 111, /*->2277*/ // 3 children in Scope
/*2166*/        OPC_CheckChild2Type, MVT::i32,
/*2168*/        OPC_CheckChild3Integer, 1, 
/*2170*/        OPC_RecordChild4, // #3 = $vaddr
/*2171*/        OPC_RecordChild5, // #4 = $soffset
/*2172*/        OPC_RecordChild6, // #5 = $inst_offset
/*2173*/        OPC_MoveChild, 6,
/*2175*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2178*/        OPC_MoveParent,
/*2179*/        OPC_RecordChild7, // #6 = $dfmt
/*2180*/        OPC_MoveChild, 7,
/*2182*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2185*/        OPC_MoveParent,
/*2186*/        OPC_MoveChild, 8,
/*2188*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2191*/        OPC_RecordNode, // #7 = $nfmt
/*2192*/        OPC_MoveParent,
/*2193*/        OPC_MoveChild, 9,
/*2195*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2198*/        OPC_RecordNode, // #8 = $offen
/*2199*/        OPC_MoveParent,
/*2200*/        OPC_MoveChild, 10,
/*2202*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2205*/        OPC_RecordNode, // #9 = $idxen
/*2206*/        OPC_MoveParent,
/*2207*/        OPC_MoveChild, 11,
/*2209*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2212*/        OPC_RecordNode, // #10 = $glc
/*2213*/        OPC_MoveParent,
/*2214*/        OPC_MoveChild, 12,
/*2216*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2219*/        OPC_RecordNode, // #11 = $slc
/*2220*/        OPC_MoveParent,
/*2221*/        OPC_MoveChild, 13,
/*2223*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2226*/        OPC_RecordNode, // #12 = $tfe
/*2227*/        OPC_MoveParent,
/*2228*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2230*/        OPC_EmitMergeInputChains1_0,
/*2231*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2234*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2237*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2240*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2243*/        OPC_EmitInteger, MVT::i1, 0, 
/*2246*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2249*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2252*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2255*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2258*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2277*/      /*Scope*/ 111, /*->2389*/
/*2278*/        OPC_CheckChild2Type, MVT::v2i32,
/*2280*/        OPC_CheckChild3Integer, 2, 
/*2282*/        OPC_RecordChild4, // #3 = $vaddr
/*2283*/        OPC_RecordChild5, // #4 = $soffset
/*2284*/        OPC_RecordChild6, // #5 = $inst_offset
/*2285*/        OPC_MoveChild, 6,
/*2287*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2290*/        OPC_MoveParent,
/*2291*/        OPC_RecordChild7, // #6 = $dfmt
/*2292*/        OPC_MoveChild, 7,
/*2294*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2297*/        OPC_MoveParent,
/*2298*/        OPC_MoveChild, 8,
/*2300*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2303*/        OPC_RecordNode, // #7 = $nfmt
/*2304*/        OPC_MoveParent,
/*2305*/        OPC_MoveChild, 9,
/*2307*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2310*/        OPC_RecordNode, // #8 = $offen
/*2311*/        OPC_MoveParent,
/*2312*/        OPC_MoveChild, 10,
/*2314*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2317*/        OPC_RecordNode, // #9 = $idxen
/*2318*/        OPC_MoveParent,
/*2319*/        OPC_MoveChild, 11,
/*2321*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2324*/        OPC_RecordNode, // #10 = $glc
/*2325*/        OPC_MoveParent,
/*2326*/        OPC_MoveChild, 12,
/*2328*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2331*/        OPC_RecordNode, // #11 = $slc
/*2332*/        OPC_MoveParent,
/*2333*/        OPC_MoveChild, 13,
/*2335*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2338*/        OPC_RecordNode, // #12 = $tfe
/*2339*/        OPC_MoveParent,
/*2340*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2342*/        OPC_EmitMergeInputChains1_0,
/*2343*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2346*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2349*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2352*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2355*/        OPC_EmitInteger, MVT::i1, 0, 
/*2358*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2361*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2364*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2367*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2370*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2389*/      /*Scope*/ 96|128,1/*224*/, /*->2615*/
/*2391*/        OPC_CheckChild2Type, MVT::v4i32,
/*2393*/        OPC_Scope, 109, /*->2504*/ // 2 children in Scope
/*2395*/          OPC_CheckChild3Integer, 3, 
/*2397*/          OPC_RecordChild4, // #3 = $vaddr
/*2398*/          OPC_RecordChild5, // #4 = $soffset
/*2399*/          OPC_RecordChild6, // #5 = $inst_offset
/*2400*/          OPC_MoveChild, 6,
/*2402*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2405*/          OPC_MoveParent,
/*2406*/          OPC_RecordChild7, // #6 = $dfmt
/*2407*/          OPC_MoveChild, 7,
/*2409*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2412*/          OPC_MoveParent,
/*2413*/          OPC_MoveChild, 8,
/*2415*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2418*/          OPC_RecordNode, // #7 = $nfmt
/*2419*/          OPC_MoveParent,
/*2420*/          OPC_MoveChild, 9,
/*2422*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2425*/          OPC_RecordNode, // #8 = $offen
/*2426*/          OPC_MoveParent,
/*2427*/          OPC_MoveChild, 10,
/*2429*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2432*/          OPC_RecordNode, // #9 = $idxen
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveChild, 11,
/*2436*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2439*/          OPC_RecordNode, // #10 = $glc
/*2440*/          OPC_MoveParent,
/*2441*/          OPC_MoveChild, 12,
/*2443*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2446*/          OPC_RecordNode, // #11 = $slc
/*2447*/          OPC_MoveParent,
/*2448*/          OPC_MoveChild, 13,
/*2450*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2453*/          OPC_RecordNode, // #12 = $tfe
/*2454*/          OPC_MoveParent,
/*2455*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2457*/          OPC_EmitMergeInputChains1_0,
/*2458*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2461*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2464*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2467*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2470*/          OPC_EmitInteger, MVT::i1, 0, 
/*2473*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2476*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2479*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2482*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2485*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2504*/        /*Scope*/ 109, /*->2614*/
/*2505*/          OPC_CheckChild3Integer, 4, 
/*2507*/          OPC_RecordChild4, // #3 = $vaddr
/*2508*/          OPC_RecordChild5, // #4 = $soffset
/*2509*/          OPC_RecordChild6, // #5 = $inst_offset
/*2510*/          OPC_MoveChild, 6,
/*2512*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2515*/          OPC_MoveParent,
/*2516*/          OPC_RecordChild7, // #6 = $dfmt
/*2517*/          OPC_MoveChild, 7,
/*2519*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2522*/          OPC_MoveParent,
/*2523*/          OPC_MoveChild, 8,
/*2525*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2528*/          OPC_RecordNode, // #7 = $nfmt
/*2529*/          OPC_MoveParent,
/*2530*/          OPC_MoveChild, 9,
/*2532*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2535*/          OPC_RecordNode, // #8 = $offen
/*2536*/          OPC_MoveParent,
/*2537*/          OPC_MoveChild, 10,
/*2539*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2542*/          OPC_RecordNode, // #9 = $idxen
/*2543*/          OPC_MoveParent,
/*2544*/          OPC_MoveChild, 11,
/*2546*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2549*/          OPC_RecordNode, // #10 = $glc
/*2550*/          OPC_MoveParent,
/*2551*/          OPC_MoveChild, 12,
/*2553*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2556*/          OPC_RecordNode, // #11 = $slc
/*2557*/          OPC_MoveParent,
/*2558*/          OPC_MoveChild, 13,
/*2560*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2563*/          OPC_RecordNode, // #12 = $tfe
/*2564*/          OPC_MoveParent,
/*2565*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2567*/          OPC_EmitMergeInputChains1_0,
/*2568*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2571*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2574*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2577*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2580*/          OPC_EmitInteger, MVT::i1, 0, 
/*2583*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2586*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2589*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2592*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2595*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2614*/        0, /*End of Scope*/
/*2615*/      0, /*End of Scope*/
/*2616*/    /*SwitchOpcode*/ 92|128,24/*3164*/, TARGET_VAL(ISD::LOAD),// ->5784
/*2620*/      OPC_RecordMemRef,
/*2621*/      OPC_RecordNode, // #0 = 'ld' chained node
/*2622*/      OPC_Scope, 53|128,6/*821*/, /*->3446*/ // 12 children in Scope
/*2625*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2626*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*2628*/        OPC_CheckType, MVT::i32,
/*2630*/        OPC_Scope, 26, /*->2658*/ // 19 children in Scope
/*2632*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2634*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2636*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*2638*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2640*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2643*/          OPC_EmitMergeInputChains1_0,
/*2644*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2658*/        /*Scope*/ 26, /*->2685*/
/*2659*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2661*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2663*/          OPC_CheckPredicate, 29, // Predicate_sextloadi8_global
/*2665*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2667*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2670*/          OPC_EmitMergeInputChains1_0,
/*2671*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2685*/        /*Scope*/ 26, /*->2712*/
/*2686*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2688*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2690*/          OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*2692*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2694*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2697*/          OPC_EmitMergeInputChains1_0,
/*2698*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2712*/        /*Scope*/ 26, /*->2739*/
/*2713*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2715*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2717*/          OPC_CheckPredicate, 33, // Predicate_sextloadi16_global
/*2719*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2721*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2724*/          OPC_EmitMergeInputChains1_0,
/*2725*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2739*/        /*Scope*/ 24, /*->2764*/
/*2740*/          OPC_CheckPredicate, 34, // Predicate_load
/*2742*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*2744*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2746*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2749*/          OPC_EmitMergeInputChains1_0,
/*2750*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2764*/        /*Scope*/ 26, /*->2791*/
/*2765*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2767*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2769*/          OPC_CheckPredicate, 36, // Predicate_sextloadi8_constant
/*2771*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2773*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2776*/          OPC_EmitMergeInputChains1_0,
/*2777*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2791*/        /*Scope*/ 26, /*->2818*/
/*2792*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2794*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2796*/          OPC_CheckPredicate, 37, // Predicate_az_extloadi8_constant
/*2798*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2800*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2803*/          OPC_EmitMergeInputChains1_0,
/*2804*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2818*/        /*Scope*/ 26, /*->2845*/
/*2819*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2821*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2823*/          OPC_CheckPredicate, 38, // Predicate_sextloadi16_constant
/*2825*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2827*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2830*/          OPC_EmitMergeInputChains1_0,
/*2831*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2845*/        /*Scope*/ 53, /*->2899*/
/*2846*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2848*/          OPC_Scope, 24, /*->2874*/ // 2 children in Scope
/*2850*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2852*/            OPC_CheckPredicate, 39, // Predicate_az_extloadi16_constant
/*2854*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2856*/            OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2859*/            OPC_EmitMergeInputChains1_0,
/*2860*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2874*/          /*Scope*/ 23, /*->2898*/
/*2875*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2877*/            OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*2879*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2881*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2884*/            OPC_EmitMergeInputChains1_0,
/*2885*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2898*/          0, /*End of Scope*/
/*2899*/        /*Scope*/ 25, /*->2925*/
/*2900*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2902*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2904*/          OPC_CheckPredicate, 29, // Predicate_sextloadi8_global
/*2906*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2908*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2911*/          OPC_EmitMergeInputChains1_0,
/*2912*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2925*/        /*Scope*/ 25, /*->2951*/
/*2926*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2928*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2930*/          OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*2932*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2934*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2937*/          OPC_EmitMergeInputChains1_0,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2951*/        /*Scope*/ 25, /*->2977*/
/*2952*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2954*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2956*/          OPC_CheckPredicate, 33, // Predicate_sextloadi16_global
/*2958*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2960*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2963*/          OPC_EmitMergeInputChains1_0,
/*2964*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2977*/        /*Scope*/ 23, /*->3001*/
/*2978*/          OPC_CheckPredicate, 34, // Predicate_load
/*2980*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*2982*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2984*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2987*/          OPC_EmitMergeInputChains1_0,
/*2988*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3001*/        /*Scope*/ 35, /*->3037*/
/*3002*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*3004*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*3006*/          OPC_CheckPredicate, 40, // Predicate_sextloadi8_private
/*3008*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3010*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3013*/          OPC_EmitMergeInputChains1_0,
/*3014*/          OPC_EmitInteger, MVT::i1, 0, 
/*3017*/          OPC_EmitInteger, MVT::i1, 0, 
/*3020*/          OPC_EmitInteger, MVT::i1, 0, 
/*3023*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3037*/        /*Scope*/ 35, /*->3073*/
/*3038*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*3040*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3042*/          OPC_CheckPredicate, 41, // Predicate_extloadi8_private
/*3044*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3046*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3049*/          OPC_EmitMergeInputChains1_0,
/*3050*/          OPC_EmitInteger, MVT::i1, 0, 
/*3053*/          OPC_EmitInteger, MVT::i1, 0, 
/*3056*/          OPC_EmitInteger, MVT::i1, 0, 
/*3059*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3073*/        /*Scope*/ 35, /*->3109*/
/*3074*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*3076*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*3078*/          OPC_CheckPredicate, 42, // Predicate_sextloadi16_private
/*3080*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3082*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3085*/          OPC_EmitMergeInputChains1_0,
/*3086*/          OPC_EmitInteger, MVT::i1, 0, 
/*3089*/          OPC_EmitInteger, MVT::i1, 0, 
/*3092*/          OPC_EmitInteger, MVT::i1, 0, 
/*3095*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3109*/        /*Scope*/ 35, /*->3145*/
/*3110*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*3112*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3114*/          OPC_CheckPredicate, 43, // Predicate_extloadi16_private
/*3116*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3118*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3121*/          OPC_EmitMergeInputChains1_0,
/*3122*/          OPC_EmitInteger, MVT::i1, 0, 
/*3125*/          OPC_EmitInteger, MVT::i1, 0, 
/*3128*/          OPC_EmitInteger, MVT::i1, 0, 
/*3131*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3145*/        /*Scope*/ 33, /*->3179*/
/*3146*/          OPC_CheckPredicate, 34, // Predicate_load
/*3148*/          OPC_CheckPredicate, 44, // Predicate_load_private
/*3150*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3152*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3155*/          OPC_EmitMergeInputChains1_0,
/*3156*/          OPC_EmitInteger, MVT::i1, 0, 
/*3159*/          OPC_EmitInteger, MVT::i1, 0, 
/*3162*/          OPC_EmitInteger, MVT::i1, 0, 
/*3165*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3179*/        /*Scope*/ 8|128,2/*264*/, /*->3445*/
/*3181*/          OPC_CheckChild1Type, MVT::i32,
/*3183*/          OPC_Scope, 44, /*->3229*/ // 8 children in Scope
/*3185*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3187*/            OPC_Scope, 19, /*->3208*/ // 2 children in Scope
/*3189*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3191*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti8
/*3193*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3195*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3198*/              OPC_EmitMergeInputChains1_0,
/*3199*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3208*/            /*Scope*/ 19, /*->3228*/
/*3209*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3211*/              OPC_CheckPredicate, 46, // Predicate_load_param_exti16
/*3213*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3215*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3218*/              OPC_EmitMergeInputChains1_0,
/*3219*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3228*/            0, /*End of Scope*/
/*3229*/          /*Scope*/ 19, /*->3249*/
/*3230*/            OPC_CheckPredicate, 34, // Predicate_load
/*3232*/            OPC_CheckPredicate, 47, // Predicate_load_param
/*3234*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3236*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3239*/            OPC_EmitMergeInputChains1_0,
/*3240*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3249*/          /*Scope*/ 44, /*->3294*/
/*3250*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3252*/            OPC_Scope, 19, /*->3273*/ // 2 children in Scope
/*3254*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3256*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*3258*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3260*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3263*/              OPC_EmitMergeInputChains1_0,
/*3264*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3273*/            /*Scope*/ 19, /*->3293*/
/*3274*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3276*/              OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*3278*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3280*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3283*/              OPC_EmitMergeInputChains1_0,
/*3284*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3293*/            0, /*End of Scope*/
/*3294*/          /*Scope*/ 19, /*->3314*/
/*3295*/            OPC_CheckPredicate, 34, // Predicate_load
/*3297*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*3299*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3301*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3304*/            OPC_EmitMergeInputChains1_0,
/*3305*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3314*/          /*Scope*/ 44, /*->3359*/
/*3315*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3317*/            OPC_Scope, 19, /*->3338*/ // 2 children in Scope
/*3319*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3321*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti8
/*3323*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3325*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3328*/              OPC_EmitMergeInputChains1_0,
/*3329*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3338*/            /*Scope*/ 19, /*->3358*/
/*3339*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3341*/              OPC_CheckPredicate, 46, // Predicate_load_param_exti16
/*3343*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3345*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3348*/              OPC_EmitMergeInputChains1_0,
/*3349*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3358*/            0, /*End of Scope*/
/*3359*/          /*Scope*/ 19, /*->3379*/
/*3360*/            OPC_CheckPredicate, 34, // Predicate_load
/*3362*/            OPC_CheckPredicate, 47, // Predicate_load_param
/*3364*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3366*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3369*/            OPC_EmitMergeInputChains1_0,
/*3370*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3379*/          /*Scope*/ 44, /*->3424*/
/*3380*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3382*/            OPC_Scope, 19, /*->3403*/ // 2 children in Scope
/*3384*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3386*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*3388*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3390*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3393*/              OPC_EmitMergeInputChains1_0,
/*3394*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3403*/            /*Scope*/ 19, /*->3423*/
/*3404*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3406*/              OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*3408*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3410*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3413*/              OPC_EmitMergeInputChains1_0,
/*3414*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3423*/            0, /*End of Scope*/
/*3424*/          /*Scope*/ 19, /*->3444*/
/*3425*/            OPC_CheckPredicate, 34, // Predicate_load
/*3427*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*3429*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3431*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3434*/            OPC_EmitMergeInputChains1_0,
/*3435*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3444*/          0, /*End of Scope*/
/*3445*/        0, /*End of Scope*/
/*3446*/      /*Scope*/ 13|128,1/*141*/, /*->3589*/
/*3448*/        OPC_CaptureGlueInput,
/*3449*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*3450*/        OPC_CheckPredicate, 48, // Predicate_si_ld_local
/*3452*/        OPC_CheckType, MVT::i32,
/*3454*/        OPC_Scope, 26, /*->3482*/ // 5 children in Scope
/*3456*/          OPC_CheckPredicate, 49, // Predicate_si_sextload_local
/*3458*/          OPC_CheckPredicate, 50, // Predicate_si_sextload_local_i8
/*3460*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3462*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3465*/          OPC_EmitMergeInputChains1_0,
/*3466*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3469*/          OPC_EmitInteger, MVT::i1, 0, 
/*3472*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3482*/        /*Scope*/ 26, /*->3509*/
/*3483*/          OPC_CheckPredicate, 51, // Predicate_si_az_extload_local
/*3485*/          OPC_CheckPredicate, 52, // Predicate_si_az_extload_local_i8
/*3487*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3489*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3492*/          OPC_EmitMergeInputChains1_0,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3496*/          OPC_EmitInteger, MVT::i1, 0, 
/*3499*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3509*/        /*Scope*/ 26, /*->3536*/
/*3510*/          OPC_CheckPredicate, 49, // Predicate_si_sextload_local
/*3512*/          OPC_CheckPredicate, 53, // Predicate_si_sextload_local_i16
/*3514*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3516*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3519*/          OPC_EmitMergeInputChains1_0,
/*3520*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3523*/          OPC_EmitInteger, MVT::i1, 0, 
/*3526*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3536*/        /*Scope*/ 26, /*->3563*/
/*3537*/          OPC_CheckPredicate, 51, // Predicate_si_az_extload_local
/*3539*/          OPC_CheckPredicate, 54, // Predicate_si_az_extload_local_i16
/*3541*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3543*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3546*/          OPC_EmitMergeInputChains1_0,
/*3547*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3550*/          OPC_EmitInteger, MVT::i1, 0, 
/*3553*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3563*/        /*Scope*/ 24, /*->3588*/
/*3564*/          OPC_CheckPredicate, 55, // Predicate_si_load_local
/*3566*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3568*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3571*/          OPC_EmitMergeInputChains1_0,
/*3572*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3575*/          OPC_EmitInteger, MVT::i1, 0, 
/*3578*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3588*/        0, /*End of Scope*/
/*3589*/      /*Scope*/ 11|128,1/*139*/, /*->3730*/
/*3591*/        OPC_MoveChild, 1,
/*3593*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*3596*/        OPC_RecordChild0, // #1 = $sbase
/*3597*/        OPC_RecordChild1, // #2 = $offset
/*3598*/        OPC_MoveChild, 1,
/*3600*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3603*/        OPC_Scope, 29, /*->3634*/ // 3 children in Scope
/*3605*/          OPC_CheckPredicate, 56, // Predicate_IMM8bitDWORD
/*3607*/          OPC_MoveParent,
/*3608*/          OPC_CheckType, MVT::i64,
/*3610*/          OPC_MoveParent,
/*3611*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3613*/          OPC_CheckPredicate, 34, // Predicate_load
/*3615*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*3617*/          OPC_CheckType, MVT::i32,
/*3619*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3621*/          OPC_EmitMergeInputChains1_0,
/*3622*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*3625*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*3634*/        /*Scope*/ 29, /*->3664*/
/*3635*/          OPC_CheckPredicate, 58, // Predicate_IMM20bit
/*3637*/          OPC_MoveParent,
/*3638*/          OPC_CheckType, MVT::i64,
/*3640*/          OPC_MoveParent,
/*3641*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3643*/          OPC_CheckPredicate, 34, // Predicate_load
/*3645*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*3647*/          OPC_CheckType, MVT::i32,
/*3649*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3651*/          OPC_EmitMergeInputChains1_0,
/*3652*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3655*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*3664*/        /*Scope*/ 64, /*->3729*/
/*3665*/          OPC_CheckPredicate, 59, // Predicate_IMM32bit
/*3667*/          OPC_MoveParent,
/*3668*/          OPC_CheckType, MVT::i64,
/*3670*/          OPC_MoveParent,
/*3671*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3673*/          OPC_CheckPredicate, 34, // Predicate_load
/*3675*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*3677*/          OPC_CheckType, MVT::i32,
/*3679*/          OPC_Scope, 23, /*->3704*/ // 2 children in Scope
/*3681*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3683*/            OPC_EmitMergeInputChains1_0,
/*3684*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3687*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3695*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3704*/          /*Scope*/ 23, /*->3728*/
/*3705*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3707*/            OPC_EmitMergeInputChains1_0,
/*3708*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3711*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3719*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3728*/          0, /*End of Scope*/
/*3729*/        0, /*End of Scope*/
/*3730*/      /*Scope*/ 29|128,5/*669*/, /*->4401*/
/*3732*/        OPC_RecordChild1, // #1 = $sbase
/*3733*/        OPC_Scope, 37|128,3/*421*/, /*->4157*/ // 2 children in Scope
/*3736*/          OPC_CheckChild1Type, MVT::i64,
/*3738*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3740*/          OPC_Scope, 40, /*->3782*/ // 11 children in Scope
/*3742*/            OPC_CheckPredicate, 34, // Predicate_load
/*3744*/            OPC_CheckPredicate, 57, // Predicate_constant_load
/*3746*/            OPC_CheckType, MVT::i32,
/*3748*/            OPC_Scope, 15, /*->3765*/ // 2 children in Scope
/*3750*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3752*/              OPC_EmitMergeInputChains1_0,
/*3753*/              OPC_EmitInteger, MVT::i32, 0, 
/*3756*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3765*/            /*Scope*/ 15, /*->3781*/
/*3766*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3768*/              OPC_EmitMergeInputChains1_0,
/*3769*/              OPC_EmitInteger, MVT::i32, 0, 
/*3772*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3781*/            0, /*End of Scope*/
/*3782*/          /*Scope*/ 31, /*->3814*/
/*3783*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*3785*/            OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*3787*/            OPC_CheckPredicate, 60, // Predicate_sextloadi8_flat
/*3789*/            OPC_CheckType, MVT::i32,
/*3791*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3793*/            OPC_EmitMergeInputChains1_0,
/*3794*/            OPC_EmitInteger, MVT::i1, 0, 
/*3797*/            OPC_EmitInteger, MVT::i1, 0, 
/*3800*/            OPC_EmitInteger, MVT::i1, 0, 
/*3803*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3814*/          /*Scope*/ 31, /*->3846*/
/*3815*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3817*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3819*/            OPC_CheckPredicate, 61, // Predicate_az_extloadi8_flat
/*3821*/            OPC_CheckType, MVT::i32,
/*3823*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3825*/            OPC_EmitMergeInputChains1_0,
/*3826*/            OPC_EmitInteger, MVT::i1, 0, 
/*3829*/            OPC_EmitInteger, MVT::i1, 0, 
/*3832*/            OPC_EmitInteger, MVT::i1, 0, 
/*3835*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3846*/          /*Scope*/ 31, /*->3878*/
/*3847*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*3849*/            OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*3851*/            OPC_CheckPredicate, 62, // Predicate_sextloadi16_flat
/*3853*/            OPC_CheckType, MVT::i32,
/*3855*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3857*/            OPC_EmitMergeInputChains1_0,
/*3858*/            OPC_EmitInteger, MVT::i1, 0, 
/*3861*/            OPC_EmitInteger, MVT::i1, 0, 
/*3864*/            OPC_EmitInteger, MVT::i1, 0, 
/*3867*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3878*/          /*Scope*/ 31, /*->3910*/
/*3879*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3881*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3883*/            OPC_CheckPredicate, 63, // Predicate_az_extloadi16_flat
/*3885*/            OPC_CheckType, MVT::i32,
/*3887*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3889*/            OPC_EmitMergeInputChains1_0,
/*3890*/            OPC_EmitInteger, MVT::i1, 0, 
/*3893*/            OPC_EmitInteger, MVT::i1, 0, 
/*3896*/            OPC_EmitInteger, MVT::i1, 0, 
/*3899*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3910*/          /*Scope*/ 56, /*->3967*/
/*3911*/            OPC_CheckPredicate, 34, // Predicate_load
/*3913*/            OPC_CheckPredicate, 64, // Predicate_flat_load
/*3915*/            OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->3941
/*3918*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3920*/              OPC_EmitMergeInputChains1_0,
/*3921*/              OPC_EmitInteger, MVT::i1, 0, 
/*3924*/              OPC_EmitInteger, MVT::i1, 0, 
/*3927*/              OPC_EmitInteger, MVT::i1, 0, 
/*3930*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3941*/            /*SwitchType*/ 23, MVT::i64,// ->3966
/*3943*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3945*/              OPC_EmitMergeInputChains1_0,
/*3946*/              OPC_EmitInteger, MVT::i1, 0, 
/*3949*/              OPC_EmitInteger, MVT::i1, 0, 
/*3952*/              OPC_EmitInteger, MVT::i1, 0, 
/*3955*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3966*/            0, // EndSwitchType
/*3967*/          /*Scope*/ 62, /*->4030*/
/*3968*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3970*/            OPC_SwitchType /*2 cases */, 27, MVT::i64,// ->4000
/*3973*/              OPC_CheckPredicate, 65, // Predicate_az_extloadi32
/*3975*/              OPC_CheckPredicate, 66, // Predicate_az_extloadi32_flat
/*3977*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3979*/              OPC_EmitMergeInputChains1_0,
/*3980*/              OPC_EmitInteger, MVT::i1, 0, 
/*3983*/              OPC_EmitInteger, MVT::i1, 0, 
/*3986*/              OPC_EmitInteger, MVT::i1, 0, 
/*3989*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi32>><<P:Predicate_az_extloadi32_flat>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*4000*/            /*SwitchType*/ 27, MVT::i32,// ->4029
/*4002*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*4004*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*4006*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4008*/              OPC_EmitMergeInputChains1_0,
/*4009*/              OPC_EmitInteger, MVT::i1, 0, 
/*4012*/              OPC_EmitInteger, MVT::i1, 0, 
/*4015*/              OPC_EmitInteger, MVT::i1, 0, 
/*4018*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*4029*/            0, // EndSwitchType
/*4030*/          /*Scope*/ 31, /*->4062*/
/*4031*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*4033*/            OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*4035*/            OPC_CheckPredicate, 29, // Predicate_sextloadi8_global
/*4037*/            OPC_CheckType, MVT::i32,
/*4039*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4041*/            OPC_EmitMergeInputChains1_0,
/*4042*/            OPC_EmitInteger, MVT::i1, 0, 
/*4045*/            OPC_EmitInteger, MVT::i1, 0, 
/*4048*/            OPC_EmitInteger, MVT::i1, 0, 
/*4051*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*4062*/          /*Scope*/ 31, /*->4094*/
/*4063*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*4065*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*4067*/            OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*4069*/            OPC_CheckType, MVT::i32,
/*4071*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4073*/            OPC_EmitMergeInputChains1_0,
/*4074*/            OPC_EmitInteger, MVT::i1, 0, 
/*4077*/            OPC_EmitInteger, MVT::i1, 0, 
/*4080*/            OPC_EmitInteger, MVT::i1, 0, 
/*4083*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*4094*/          /*Scope*/ 31, /*->4126*/
/*4095*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*4097*/            OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*4099*/            OPC_CheckPredicate, 33, // Predicate_sextloadi16_global
/*4101*/            OPC_CheckType, MVT::i32,
/*4103*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4105*/            OPC_EmitMergeInputChains1_0,
/*4106*/            OPC_EmitInteger, MVT::i1, 0, 
/*4109*/            OPC_EmitInteger, MVT::i1, 0, 
/*4112*/            OPC_EmitInteger, MVT::i1, 0, 
/*4115*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*4126*/          /*Scope*/ 29, /*->4156*/
/*4127*/            OPC_CheckPredicate, 34, // Predicate_load
/*4129*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*4131*/            OPC_CheckType, MVT::i32,
/*4133*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4135*/            OPC_EmitMergeInputChains1_0,
/*4136*/            OPC_EmitInteger, MVT::i1, 0, 
/*4139*/            OPC_EmitInteger, MVT::i1, 0, 
/*4142*/            OPC_EmitInteger, MVT::i1, 0, 
/*4145*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*4156*/          0, /*End of Scope*/
/*4157*/        /*Scope*/ 113|128,1/*241*/, /*->4400*/
/*4159*/          OPC_CheckChild1Type, MVT::i32,
/*4161*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4163*/          OPC_CheckType, MVT::i32,
/*4165*/          OPC_Scope, 44, /*->4211*/ // 5 children in Scope
/*4167*/            OPC_CheckPredicate, 34, // Predicate_load
/*4169*/            OPC_CheckPredicate, 67, // Predicate_local_load
/*4171*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4173*/            OPC_EmitMergeInputChains1_0,
/*4174*/            OPC_EmitInteger, MVT::i32, 0, 
/*4177*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4189*/            OPC_EmitInteger, MVT::i32, 1, 
/*4192*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4195*/            OPC_EmitInteger, MVT::i32, 0, 
/*4198*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*4211*/          /*Scope*/ 46, /*->4258*/
/*4212*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*4214*/            OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*4216*/            OPC_CheckPredicate, 68, // Predicate_sextloadi8_local
/*4218*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4220*/            OPC_EmitMergeInputChains1_0,
/*4221*/            OPC_EmitInteger, MVT::i32, 0, 
/*4224*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4236*/            OPC_EmitInteger, MVT::i32, 1, 
/*4239*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4242*/            OPC_EmitInteger, MVT::i32, 0, 
/*4245*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*4258*/          /*Scope*/ 46, /*->4305*/
/*4259*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*4261*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*4263*/            OPC_CheckPredicate, 69, // Predicate_az_extloadi8_local
/*4265*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4267*/            OPC_EmitMergeInputChains1_0,
/*4268*/            OPC_EmitInteger, MVT::i32, 0, 
/*4271*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4283*/            OPC_EmitInteger, MVT::i32, 1, 
/*4286*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4289*/            OPC_EmitInteger, MVT::i32, 0, 
/*4292*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*4305*/          /*Scope*/ 46, /*->4352*/
/*4306*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*4308*/            OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*4310*/            OPC_CheckPredicate, 70, // Predicate_sextloadi16_local
/*4312*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4314*/            OPC_EmitMergeInputChains1_0,
/*4315*/            OPC_EmitInteger, MVT::i32, 0, 
/*4318*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4330*/            OPC_EmitInteger, MVT::i32, 1, 
/*4333*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4336*/            OPC_EmitInteger, MVT::i32, 0, 
/*4339*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*4352*/          /*Scope*/ 46, /*->4399*/
/*4353*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*4355*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*4357*/            OPC_CheckPredicate, 71, // Predicate_az_extloadi16_local
/*4359*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4361*/            OPC_EmitMergeInputChains1_0,
/*4362*/            OPC_EmitInteger, MVT::i32, 0, 
/*4365*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4377*/            OPC_EmitInteger, MVT::i32, 1, 
/*4380*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4383*/            OPC_EmitInteger, MVT::i32, 0, 
/*4386*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*4399*/          0, /*End of Scope*/
/*4400*/        0, /*End of Scope*/
/*4401*/      /*Scope*/ 11|128,1/*139*/, /*->4542*/
/*4403*/        OPC_MoveChild, 1,
/*4405*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4408*/        OPC_RecordChild0, // #1 = $sbase
/*4409*/        OPC_RecordChild1, // #2 = $offset
/*4410*/        OPC_MoveChild, 1,
/*4412*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4415*/        OPC_Scope, 29, /*->4446*/ // 3 children in Scope
/*4417*/          OPC_CheckPredicate, 56, // Predicate_IMM8bitDWORD
/*4419*/          OPC_MoveParent,
/*4420*/          OPC_CheckType, MVT::i64,
/*4422*/          OPC_MoveParent,
/*4423*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4425*/          OPC_CheckPredicate, 34, // Predicate_load
/*4427*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*4429*/          OPC_CheckType, MVT::f32,
/*4431*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4433*/          OPC_EmitMergeInputChains1_0,
/*4434*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4437*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4446*/        /*Scope*/ 29, /*->4476*/
/*4447*/          OPC_CheckPredicate, 58, // Predicate_IMM20bit
/*4449*/          OPC_MoveParent,
/*4450*/          OPC_CheckType, MVT::i64,
/*4452*/          OPC_MoveParent,
/*4453*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4455*/          OPC_CheckPredicate, 34, // Predicate_load
/*4457*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*4459*/          OPC_CheckType, MVT::f32,
/*4461*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4463*/          OPC_EmitMergeInputChains1_0,
/*4464*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4467*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4476*/        /*Scope*/ 64, /*->4541*/
/*4477*/          OPC_CheckPredicate, 59, // Predicate_IMM32bit
/*4479*/          OPC_MoveParent,
/*4480*/          OPC_CheckType, MVT::i64,
/*4482*/          OPC_MoveParent,
/*4483*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4485*/          OPC_CheckPredicate, 34, // Predicate_load
/*4487*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*4489*/          OPC_CheckType, MVT::f32,
/*4491*/          OPC_Scope, 23, /*->4516*/ // 2 children in Scope
/*4493*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4495*/            OPC_EmitMergeInputChains1_0,
/*4496*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4499*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4507*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4516*/          /*Scope*/ 23, /*->4540*/
/*4517*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4519*/            OPC_EmitMergeInputChains1_0,
/*4520*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4523*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4531*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4540*/          0, /*End of Scope*/
/*4541*/        0, /*End of Scope*/
/*4542*/      /*Scope*/ 45, /*->4588*/
/*4543*/        OPC_RecordChild1, // #1 = $sbase
/*4544*/        OPC_CheckChild1Type, MVT::i64,
/*4546*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4548*/        OPC_CheckPredicate, 34, // Predicate_load
/*4550*/        OPC_CheckPredicate, 57, // Predicate_constant_load
/*4552*/        OPC_CheckType, MVT::f32,
/*4554*/        OPC_Scope, 15, /*->4571*/ // 2 children in Scope
/*4556*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4558*/          OPC_EmitMergeInputChains1_0,
/*4559*/          OPC_EmitInteger, MVT::i32, 0, 
/*4562*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                  // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4571*/        /*Scope*/ 15, /*->4587*/
/*4572*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4574*/          OPC_EmitMergeInputChains1_0,
/*4575*/          OPC_EmitInteger, MVT::i32, 0, 
/*4578*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                  // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4587*/        0, /*End of Scope*/
/*4588*/      /*Scope*/ 32, /*->4621*/
/*4589*/        OPC_CaptureGlueInput,
/*4590*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*4591*/        OPC_CheckPredicate, 48, // Predicate_si_ld_local
/*4593*/        OPC_CheckPredicate, 55, // Predicate_si_load_local
/*4595*/        OPC_CheckPredicate, 72, // Predicate_si_load_local_align8
/*4597*/        OPC_CheckType, MVT::v2i32,
/*4599*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4601*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*4604*/        OPC_EmitMergeInputChains1_0,
/*4605*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4608*/        OPC_EmitInteger, MVT::i1, 0, 
/*4611*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4621*/      /*Scope*/ 37|128,1/*165*/, /*->4788*/
/*4623*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*4624*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4626*/        OPC_CheckPredicate, 34, // Predicate_load
/*4628*/        OPC_Scope, 90, /*->4720*/ // 2 children in Scope
/*4630*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*4632*/          OPC_SwitchType /*2 cases */, 41, MVT::v2i32,// ->4676
/*4635*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*4637*/            OPC_Scope, 18, /*->4657*/ // 2 children in Scope
/*4639*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4642*/              OPC_EmitMergeInputChains1_0,
/*4643*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4657*/            /*Scope*/ 17, /*->4675*/
/*4658*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4661*/              OPC_EmitMergeInputChains1_0,
/*4662*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4675*/            0, /*End of Scope*/
/*4676*/          /*SwitchType*/ 41, MVT::v4i32,// ->4719
/*4678*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*4680*/            OPC_Scope, 18, /*->4700*/ // 2 children in Scope
/*4682*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4685*/              OPC_EmitMergeInputChains1_0,
/*4686*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4700*/            /*Scope*/ 17, /*->4718*/
/*4701*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4704*/              OPC_EmitMergeInputChains1_0,
/*4705*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4718*/            0, /*End of Scope*/
/*4719*/          0, // EndSwitchType
/*4720*/        /*Scope*/ 66, /*->4787*/
/*4721*/          OPC_CheckPredicate, 44, // Predicate_load_private
/*4723*/          OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->4755
/*4726*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4728*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4731*/            OPC_EmitMergeInputChains1_0,
/*4732*/            OPC_EmitInteger, MVT::i1, 0, 
/*4735*/            OPC_EmitInteger, MVT::i1, 0, 
/*4738*/            OPC_EmitInteger, MVT::i1, 0, 
/*4741*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4755*/          /*SwitchType*/ 29, MVT::v4i32,// ->4786
/*4757*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4759*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4762*/            OPC_EmitMergeInputChains1_0,
/*4763*/            OPC_EmitInteger, MVT::i1, 0, 
/*4766*/            OPC_EmitInteger, MVT::i1, 0, 
/*4769*/            OPC_EmitInteger, MVT::i1, 0, 
/*4772*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4786*/          0, // EndSwitchType
/*4787*/        0, /*End of Scope*/
/*4788*/      /*Scope*/ 28, /*->4817*/
/*4789*/        OPC_CaptureGlueInput,
/*4790*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*4791*/        OPC_CheckPredicate, 48, // Predicate_si_ld_local
/*4793*/        OPC_CheckPredicate, 55, // Predicate_si_load_local
/*4795*/        OPC_CheckType, MVT::v2i32,
/*4797*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4799*/        OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*4802*/        OPC_EmitMergeInputChains1_0,
/*4803*/        OPC_EmitInteger, MVT::i1, 0, 
/*4806*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*4817*/      /*Scope*/ 37|128,1/*165*/, /*->4984*/
/*4819*/        OPC_RecordChild1, // #1 = $src_gpr
/*4820*/        OPC_CheckChild1Type, MVT::i32,
/*4822*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4824*/        OPC_CheckPredicate, 34, // Predicate_load
/*4826*/        OPC_Scope, 38, /*->4866*/ // 4 children in Scope
/*4828*/          OPC_CheckPredicate, 47, // Predicate_load_param
/*4830*/          OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4848
/*4833*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4835*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4838*/            OPC_EmitMergeInputChains1_0,
/*4839*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4848*/          /*SwitchType*/ 15, MVT::v4i32,// ->4865
/*4850*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4852*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4855*/            OPC_EmitMergeInputChains1_0,
/*4856*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4865*/          0, // EndSwitchType
/*4866*/        /*Scope*/ 38, /*->4905*/
/*4867*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*4869*/          OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4887
/*4872*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4874*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4877*/            OPC_EmitMergeInputChains1_0,
/*4878*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4887*/          /*SwitchType*/ 15, MVT::v4i32,// ->4904
/*4889*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4891*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4894*/            OPC_EmitMergeInputChains1_0,
/*4895*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4904*/          0, // EndSwitchType
/*4905*/        /*Scope*/ 38, /*->4944*/
/*4906*/          OPC_CheckPredicate, 47, // Predicate_load_param
/*4908*/          OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4926
/*4911*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4913*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4916*/            OPC_EmitMergeInputChains1_0,
/*4917*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4926*/          /*SwitchType*/ 15, MVT::v4i32,// ->4943
/*4928*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4930*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4933*/            OPC_EmitMergeInputChains1_0,
/*4934*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4943*/          0, // EndSwitchType
/*4944*/        /*Scope*/ 38, /*->4983*/
/*4945*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*4947*/          OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4965
/*4950*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4952*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4955*/            OPC_EmitMergeInputChains1_0,
/*4956*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4965*/          /*SwitchType*/ 15, MVT::v4i32,// ->4982
/*4967*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4969*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4972*/            OPC_EmitMergeInputChains1_0,
/*4973*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4982*/          0, // EndSwitchType
/*4983*/        0, /*End of Scope*/
/*4984*/      /*Scope*/ 106|128,3/*490*/, /*->5476*/
/*4986*/        OPC_MoveChild, 1,
/*4988*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4991*/        OPC_RecordChild0, // #1 = $sbase
/*4992*/        OPC_RecordChild1, // #2 = $offset
/*4993*/        OPC_MoveChild, 1,
/*4995*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4998*/        OPC_Scope, 99, /*->5099*/ // 3 children in Scope
/*5000*/          OPC_CheckPredicate, 56, // Predicate_IMM8bitDWORD
/*5002*/          OPC_MoveParent,
/*5003*/          OPC_CheckType, MVT::i64,
/*5005*/          OPC_MoveParent,
/*5006*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*5008*/          OPC_CheckPredicate, 34, // Predicate_load
/*5010*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*5012*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->5030
/*5015*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5017*/            OPC_EmitMergeInputChains1_0,
/*5018*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5021*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5030*/          /*SwitchType*/ 15, MVT::v4i32,// ->5047
/*5032*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5034*/            OPC_EmitMergeInputChains1_0,
/*5035*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5038*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5047*/          /*SwitchType*/ 15, MVT::v32i8,// ->5064
/*5049*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5051*/            OPC_EmitMergeInputChains1_0,
/*5052*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5055*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5064*/          /*SwitchType*/ 15, MVT::v8i32,// ->5081
/*5066*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5068*/            OPC_EmitMergeInputChains1_0,
/*5069*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5072*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5081*/          /*SwitchType*/ 15, MVT::v16i32,// ->5098
/*5083*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5085*/            OPC_EmitMergeInputChains1_0,
/*5086*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5089*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5098*/          0, // EndSwitchType
/*5099*/        /*Scope*/ 99, /*->5199*/
/*5100*/          OPC_CheckPredicate, 58, // Predicate_IMM20bit
/*5102*/          OPC_MoveParent,
/*5103*/          OPC_CheckType, MVT::i64,
/*5105*/          OPC_MoveParent,
/*5106*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*5108*/          OPC_CheckPredicate, 34, // Predicate_load
/*5110*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*5112*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->5130
/*5115*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5117*/            OPC_EmitMergeInputChains1_0,
/*5118*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5121*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*5130*/          /*SwitchType*/ 15, MVT::v4i32,// ->5147
/*5132*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5134*/            OPC_EmitMergeInputChains1_0,
/*5135*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5138*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*5147*/          /*SwitchType*/ 15, MVT::v32i8,// ->5164
/*5149*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5151*/            OPC_EmitMergeInputChains1_0,
/*5152*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5155*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*5164*/          /*SwitchType*/ 15, MVT::v8i32,// ->5181
/*5166*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5168*/            OPC_EmitMergeInputChains1_0,
/*5169*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5172*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*5181*/          /*SwitchType*/ 15, MVT::v16i32,// ->5198
/*5183*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5185*/            OPC_EmitMergeInputChains1_0,
/*5186*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5189*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*5198*/          0, // EndSwitchType
/*5199*/        /*Scope*/ 18|128,2/*274*/, /*->5475*/
/*5201*/          OPC_CheckPredicate, 59, // Predicate_IMM32bit
/*5203*/          OPC_MoveParent,
/*5204*/          OPC_CheckType, MVT::i64,
/*5206*/          OPC_MoveParent,
/*5207*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*5209*/          OPC_CheckPredicate, 34, // Predicate_load
/*5211*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*5213*/          OPC_SwitchType /*5 cases */, 50, MVT::v2i32,// ->5266
/*5216*/            OPC_Scope, 23, /*->5241*/ // 2 children in Scope
/*5218*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5220*/              OPC_EmitMergeInputChains1_0,
/*5221*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5224*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5232*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5241*/            /*Scope*/ 23, /*->5265*/
/*5242*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5244*/              OPC_EmitMergeInputChains1_0,
/*5245*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5248*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5256*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5265*/            0, /*End of Scope*/
/*5266*/          /*SwitchType*/ 50, MVT::v4i32,// ->5318
/*5268*/            OPC_Scope, 23, /*->5293*/ // 2 children in Scope
/*5270*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5272*/              OPC_EmitMergeInputChains1_0,
/*5273*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5276*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5284*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5293*/            /*Scope*/ 23, /*->5317*/
/*5294*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5296*/              OPC_EmitMergeInputChains1_0,
/*5297*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5300*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5308*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5317*/            0, /*End of Scope*/
/*5318*/          /*SwitchType*/ 50, MVT::v32i8,// ->5370
/*5320*/            OPC_Scope, 23, /*->5345*/ // 2 children in Scope
/*5322*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5324*/              OPC_EmitMergeInputChains1_0,
/*5325*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5328*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5336*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5345*/            /*Scope*/ 23, /*->5369*/
/*5346*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5348*/              OPC_EmitMergeInputChains1_0,
/*5349*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5352*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5360*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5369*/            0, /*End of Scope*/
/*5370*/          /*SwitchType*/ 50, MVT::v8i32,// ->5422
/*5372*/            OPC_Scope, 23, /*->5397*/ // 2 children in Scope
/*5374*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5376*/              OPC_EmitMergeInputChains1_0,
/*5377*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5380*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5388*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5397*/            /*Scope*/ 23, /*->5421*/
/*5398*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5400*/              OPC_EmitMergeInputChains1_0,
/*5401*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5404*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5412*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5421*/            0, /*End of Scope*/
/*5422*/          /*SwitchType*/ 50, MVT::v16i32,// ->5474
/*5424*/            OPC_Scope, 23, /*->5449*/ // 2 children in Scope
/*5426*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5428*/              OPC_EmitMergeInputChains1_0,
/*5429*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5432*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5440*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5449*/            /*Scope*/ 23, /*->5473*/
/*5450*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5452*/              OPC_EmitMergeInputChains1_0,
/*5453*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5456*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5464*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5473*/            0, /*End of Scope*/
/*5474*/          0, // EndSwitchType
/*5475*/        0, /*End of Scope*/
/*5476*/      /*Scope*/ 49|128,2/*305*/, /*->5783*/
/*5478*/        OPC_RecordChild1, // #1 = $sbase
/*5479*/        OPC_CheckChild1Type, MVT::i64,
/*5481*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*5483*/        OPC_CheckPredicate, 34, // Predicate_load
/*5485*/        OPC_Scope, 56|128,1/*184*/, /*->5672*/ // 3 children in Scope
/*5488*/          OPC_CheckPredicate, 57, // Predicate_constant_load
/*5490*/          OPC_SwitchType /*5 cases */, 34, MVT::v2i32,// ->5527
/*5493*/            OPC_Scope, 15, /*->5510*/ // 2 children in Scope
/*5495*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5497*/              OPC_EmitMergeInputChains1_0,
/*5498*/              OPC_EmitInteger, MVT::i32, 0, 
/*5501*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5510*/            /*Scope*/ 15, /*->5526*/
/*5511*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5513*/              OPC_EmitMergeInputChains1_0,
/*5514*/              OPC_EmitInteger, MVT::i32, 0, 
/*5517*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5526*/            0, /*End of Scope*/
/*5527*/          /*SwitchType*/ 34, MVT::v4i32,// ->5563
/*5529*/            OPC_Scope, 15, /*->5546*/ // 2 children in Scope
/*5531*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5533*/              OPC_EmitMergeInputChains1_0,
/*5534*/              OPC_EmitInteger, MVT::i32, 0, 
/*5537*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5546*/            /*Scope*/ 15, /*->5562*/
/*5547*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5549*/              OPC_EmitMergeInputChains1_0,
/*5550*/              OPC_EmitInteger, MVT::i32, 0, 
/*5553*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5562*/            0, /*End of Scope*/
/*5563*/          /*SwitchType*/ 34, MVT::v32i8,// ->5599
/*5565*/            OPC_Scope, 15, /*->5582*/ // 2 children in Scope
/*5567*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5569*/              OPC_EmitMergeInputChains1_0,
/*5570*/              OPC_EmitInteger, MVT::i32, 0, 
/*5573*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5582*/            /*Scope*/ 15, /*->5598*/
/*5583*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5585*/              OPC_EmitMergeInputChains1_0,
/*5586*/              OPC_EmitInteger, MVT::i32, 0, 
/*5589*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5598*/            0, /*End of Scope*/
/*5599*/          /*SwitchType*/ 34, MVT::v8i32,// ->5635
/*5601*/            OPC_Scope, 15, /*->5618*/ // 2 children in Scope
/*5603*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5605*/              OPC_EmitMergeInputChains1_0,
/*5606*/              OPC_EmitInteger, MVT::i32, 0, 
/*5609*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5618*/            /*Scope*/ 15, /*->5634*/
/*5619*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5621*/              OPC_EmitMergeInputChains1_0,
/*5622*/              OPC_EmitInteger, MVT::i32, 0, 
/*5625*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5634*/            0, /*End of Scope*/
/*5635*/          /*SwitchType*/ 34, MVT::v16i32,// ->5671
/*5637*/            OPC_Scope, 15, /*->5654*/ // 2 children in Scope
/*5639*/              OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5641*/              OPC_EmitMergeInputChains1_0,
/*5642*/              OPC_EmitInteger, MVT::i32, 0, 
/*5645*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5654*/            /*Scope*/ 15, /*->5670*/
/*5655*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5657*/              OPC_EmitMergeInputChains1_0,
/*5658*/              OPC_EmitInteger, MVT::i32, 0, 
/*5661*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5670*/            0, /*End of Scope*/
/*5671*/          0, // EndSwitchType
/*5672*/        /*Scope*/ 54, /*->5727*/
/*5673*/          OPC_CheckPredicate, 64, // Predicate_flat_load
/*5675*/          OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->5701
/*5678*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*5680*/            OPC_EmitMergeInputChains1_0,
/*5681*/            OPC_EmitInteger, MVT::i1, 0, 
/*5684*/            OPC_EmitInteger, MVT::i1, 0, 
/*5687*/            OPC_EmitInteger, MVT::i1, 0, 
/*5690*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v2i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*5701*/          /*SwitchType*/ 23, MVT::v4i32,// ->5726
/*5703*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*5705*/            OPC_EmitMergeInputChains1_0,
/*5706*/            OPC_EmitInteger, MVT::i1, 0, 
/*5709*/            OPC_EmitInteger, MVT::i1, 0, 
/*5712*/            OPC_EmitInteger, MVT::i1, 0, 
/*5715*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v4i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*5726*/          0, // EndSwitchType
/*5727*/        /*Scope*/ 54, /*->5782*/
/*5728*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*5730*/          OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->5756
/*5733*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5735*/            OPC_EmitMergeInputChains1_0,
/*5736*/            OPC_EmitInteger, MVT::i1, 0, 
/*5739*/            OPC_EmitInteger, MVT::i1, 0, 
/*5742*/            OPC_EmitInteger, MVT::i1, 0, 
/*5745*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v2i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*5756*/          /*SwitchType*/ 23, MVT::v4i32,// ->5781
/*5758*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5760*/            OPC_EmitMergeInputChains1_0,
/*5761*/            OPC_EmitInteger, MVT::i1, 0, 
/*5764*/            OPC_EmitInteger, MVT::i1, 0, 
/*5767*/            OPC_EmitInteger, MVT::i1, 0, 
/*5770*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v4i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*5781*/          0, // EndSwitchType
/*5782*/        0, /*End of Scope*/
/*5783*/      0, /*End of Scope*/
/*5784*/    /*SwitchOpcode*/ 117|128,9/*1269*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->7057
/*5788*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*5789*/      OPC_Scope, 79, /*->5870*/ // 11 children in Scope
/*5791*/        OPC_CheckChild1Integer, 9|128,39/*5001*/, 
/*5794*/        OPC_RecordChild2, // #1 = $en
/*5795*/        OPC_MoveChild, 2,
/*5797*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5800*/        OPC_MoveParent,
/*5801*/        OPC_RecordChild3, // #2 = $vm
/*5802*/        OPC_MoveChild, 3,
/*5804*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5807*/        OPC_MoveParent,
/*5808*/        OPC_RecordChild4, // #3 = $done
/*5809*/        OPC_MoveChild, 4,
/*5811*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5814*/        OPC_MoveParent,
/*5815*/        OPC_RecordChild5, // #4 = $tgt
/*5816*/        OPC_MoveChild, 5,
/*5818*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5821*/        OPC_MoveParent,
/*5822*/        OPC_RecordChild6, // #5 = $compr
/*5823*/        OPC_MoveChild, 6,
/*5825*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5828*/        OPC_MoveParent,
/*5829*/        OPC_RecordChild7, // #6 = $src0
/*5830*/        OPC_MoveChild, 8,
/*5832*/        OPC_RecordNode, // #7 = $src1
/*5833*/        OPC_MoveParent,
/*5834*/        OPC_MoveChild, 9,
/*5836*/        OPC_RecordNode, // #8 = $src2
/*5837*/        OPC_MoveParent,
/*5838*/        OPC_MoveChild, 10,
/*5840*/        OPC_RecordNode, // #9 = $src3
/*5841*/        OPC_MoveParent,
/*5842*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5844*/        OPC_EmitMergeInputChains1_0,
/*5845*/        OPC_EmitConvertToTarget, 1,
/*5847*/        OPC_EmitConvertToTarget, 4,
/*5849*/        OPC_EmitConvertToTarget, 5,
/*5851*/        OPC_EmitConvertToTarget, 3,
/*5853*/        OPC_EmitConvertToTarget, 2,
/*5855*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 5001:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*5870*/      /*Scope*/ 77|128,2/*333*/, /*->6205*/
/*5872*/        OPC_CheckChild1Integer, 122|128,38/*4986*/, 
/*5875*/        OPC_RecordChild2, // #1 = $src
/*5876*/        OPC_RecordChild3, // #2 = $arraybase
/*5877*/        OPC_MoveChild, 3,
/*5879*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5882*/        OPC_MoveParent,
/*5883*/        OPC_Scope, 79, /*->5964*/ // 4 children in Scope
/*5885*/          OPC_CheckChild4Integer, 0, 
/*5887*/          OPC_RecordChild5, // #3 = $mask
/*5888*/          OPC_MoveChild, 5,
/*5890*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5893*/          OPC_MoveParent,
/*5894*/          OPC_Scope, 33, /*->5929*/ // 2 children in Scope
/*5896*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5898*/            OPC_EmitMergeInputChains1_0,
/*5899*/            OPC_EmitInteger, MVT::i32, 0, 
/*5902*/            OPC_EmitConvertToTarget, 2,
/*5904*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5908*/            OPC_EmitConvertToTarget, 3,
/*5910*/            OPC_EmitInteger, MVT::i32, 32, 
/*5913*/            OPC_EmitInteger, MVT::i32, 0, 
/*5916*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4986:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*5929*/          /*Scope*/ 33, /*->5963*/
/*5930*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5932*/            OPC_EmitMergeInputChains1_0,
/*5933*/            OPC_EmitInteger, MVT::i32, 0, 
/*5936*/            OPC_EmitConvertToTarget, 2,
/*5938*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5942*/            OPC_EmitConvertToTarget, 3,
/*5944*/            OPC_EmitInteger, MVT::i32, 64, 
/*5947*/            OPC_EmitInteger, MVT::i32, 0, 
/*5950*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4986:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*5963*/          0, /*End of Scope*/
/*5964*/        /*Scope*/ 79, /*->6044*/
/*5965*/          OPC_CheckChild4Integer, 1, 
/*5967*/          OPC_RecordChild5, // #3 = $mask
/*5968*/          OPC_MoveChild, 5,
/*5970*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5973*/          OPC_MoveParent,
/*5974*/          OPC_Scope, 33, /*->6009*/ // 2 children in Scope
/*5976*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5978*/            OPC_EmitMergeInputChains1_0,
/*5979*/            OPC_EmitInteger, MVT::i32, 0, 
/*5982*/            OPC_EmitConvertToTarget, 2,
/*5984*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5988*/            OPC_EmitConvertToTarget, 3,
/*5990*/            OPC_EmitInteger, MVT::i32, 33, 
/*5993*/            OPC_EmitInteger, MVT::i32, 0, 
/*5996*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4986:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*6009*/          /*Scope*/ 33, /*->6043*/
/*6010*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6012*/            OPC_EmitMergeInputChains1_0,
/*6013*/            OPC_EmitInteger, MVT::i32, 0, 
/*6016*/            OPC_EmitConvertToTarget, 2,
/*6018*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*6022*/            OPC_EmitConvertToTarget, 3,
/*6024*/            OPC_EmitInteger, MVT::i32, 65, 
/*6027*/            OPC_EmitInteger, MVT::i32, 0, 
/*6030*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4986:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*6043*/          0, /*End of Scope*/
/*6044*/        /*Scope*/ 79, /*->6124*/
/*6045*/          OPC_CheckChild4Integer, 2, 
/*6047*/          OPC_RecordChild5, // #3 = $mask
/*6048*/          OPC_MoveChild, 5,
/*6050*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6053*/          OPC_MoveParent,
/*6054*/          OPC_Scope, 33, /*->6089*/ // 2 children in Scope
/*6056*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6058*/            OPC_EmitMergeInputChains1_0,
/*6059*/            OPC_EmitInteger, MVT::i32, 0, 
/*6062*/            OPC_EmitConvertToTarget, 2,
/*6064*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*6068*/            OPC_EmitConvertToTarget, 3,
/*6070*/            OPC_EmitInteger, MVT::i32, 34, 
/*6073*/            OPC_EmitInteger, MVT::i32, 0, 
/*6076*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4986:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*6089*/          /*Scope*/ 33, /*->6123*/
/*6090*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6092*/            OPC_EmitMergeInputChains1_0,
/*6093*/            OPC_EmitInteger, MVT::i32, 0, 
/*6096*/            OPC_EmitConvertToTarget, 2,
/*6098*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*6102*/            OPC_EmitConvertToTarget, 3,
/*6104*/            OPC_EmitInteger, MVT::i32, 66, 
/*6107*/            OPC_EmitInteger, MVT::i32, 0, 
/*6110*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4986:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*6123*/          0, /*End of Scope*/
/*6124*/        /*Scope*/ 79, /*->6204*/
/*6125*/          OPC_CheckChild4Integer, 3, 
/*6127*/          OPC_RecordChild5, // #3 = $mask
/*6128*/          OPC_MoveChild, 5,
/*6130*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6133*/          OPC_MoveParent,
/*6134*/          OPC_Scope, 33, /*->6169*/ // 2 children in Scope
/*6136*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6138*/            OPC_EmitMergeInputChains1_0,
/*6139*/            OPC_EmitInteger, MVT::i32, 0, 
/*6142*/            OPC_EmitConvertToTarget, 2,
/*6144*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*6148*/            OPC_EmitConvertToTarget, 3,
/*6150*/            OPC_EmitInteger, MVT::i32, 35, 
/*6153*/            OPC_EmitInteger, MVT::i32, 0, 
/*6156*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4986:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*6169*/          /*Scope*/ 33, /*->6203*/
/*6170*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6172*/            OPC_EmitMergeInputChains1_0,
/*6173*/            OPC_EmitInteger, MVT::i32, 0, 
/*6176*/            OPC_EmitConvertToTarget, 2,
/*6178*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*6182*/            OPC_EmitConvertToTarget, 3,
/*6184*/            OPC_EmitInteger, MVT::i32, 67, 
/*6187*/            OPC_EmitInteger, MVT::i32, 0, 
/*6190*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4986:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*6203*/          0, /*End of Scope*/
/*6204*/        0, /*End of Scope*/
/*6205*/      /*Scope*/ 90|128,1/*218*/, /*->6425*/
/*6207*/        OPC_CheckChild1Integer, 119|128,38/*4983*/, 
/*6210*/        OPC_Scope, 104, /*->6316*/ // 2 children in Scope
/*6212*/          OPC_CheckChild2Integer, 1, 
/*6214*/          OPC_Scope, 49, /*->6265*/ // 2 children in Scope
/*6216*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6218*/            OPC_EmitMergeInputChains1_0,
/*6219*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*6226*/            OPC_EmitInteger, MVT::i32, 1, 
/*6229*/            OPC_EmitInteger, MVT::i32, 60, 
/*6232*/            OPC_EmitInteger, MVT::i32, 7, 
/*6235*/            OPC_EmitInteger, MVT::i32, 7, 
/*6238*/            OPC_EmitInteger, MVT::i32, 7, 
/*6241*/            OPC_EmitInteger, MVT::i32, 7, 
/*6244*/            OPC_EmitInteger, MVT::i32, 39, 
/*6247*/            OPC_EmitInteger, MVT::i32, 0, 
/*6250*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4983:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6265*/          /*Scope*/ 49, /*->6315*/
/*6266*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6268*/            OPC_EmitMergeInputChains1_0,
/*6269*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*6276*/            OPC_EmitInteger, MVT::i32, 1, 
/*6279*/            OPC_EmitInteger, MVT::i32, 60, 
/*6282*/            OPC_EmitInteger, MVT::i32, 7, 
/*6285*/            OPC_EmitInteger, MVT::i32, 7, 
/*6288*/            OPC_EmitInteger, MVT::i32, 7, 
/*6291*/            OPC_EmitInteger, MVT::i32, 7, 
/*6294*/            OPC_EmitInteger, MVT::i32, 83, 
/*6297*/            OPC_EmitInteger, MVT::i32, 0, 
/*6300*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4983:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6315*/          0, /*End of Scope*/
/*6316*/        /*Scope*/ 107, /*->6424*/
/*6317*/          OPC_RecordChild2, // #1 = $type
/*6318*/          OPC_MoveChild, 2,
/*6320*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6323*/          OPC_MoveParent,
/*6324*/          OPC_Scope, 48, /*->6374*/ // 2 children in Scope
/*6326*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6328*/            OPC_EmitMergeInputChains1_0,
/*6329*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6336*/            OPC_EmitConvertToTarget, 1,
/*6338*/            OPC_EmitInteger, MVT::i32, 0, 
/*6341*/            OPC_EmitInteger, MVT::i32, 7, 
/*6344*/            OPC_EmitInteger, MVT::i32, 7, 
/*6347*/            OPC_EmitInteger, MVT::i32, 7, 
/*6350*/            OPC_EmitInteger, MVT::i32, 7, 
/*6353*/            OPC_EmitInteger, MVT::i32, 39, 
/*6356*/            OPC_EmitInteger, MVT::i32, 0, 
/*6359*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4983:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6374*/          /*Scope*/ 48, /*->6423*/
/*6375*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6377*/            OPC_EmitMergeInputChains1_0,
/*6378*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6385*/            OPC_EmitConvertToTarget, 1,
/*6387*/            OPC_EmitInteger, MVT::i32, 0, 
/*6390*/            OPC_EmitInteger, MVT::i32, 7, 
/*6393*/            OPC_EmitInteger, MVT::i32, 7, 
/*6396*/            OPC_EmitInteger, MVT::i32, 7, 
/*6399*/            OPC_EmitInteger, MVT::i32, 7, 
/*6402*/            OPC_EmitInteger, MVT::i32, 83, 
/*6405*/            OPC_EmitInteger, MVT::i32, 0, 
/*6408*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4983:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6423*/          0, /*End of Scope*/
/*6424*/        0, /*End of Scope*/
/*6425*/      /*Scope*/ 25, /*->6451*/
/*6426*/        OPC_CheckChild1Integer, 57|128,38/*4921*/, 
/*6429*/        OPC_Scope, 9, /*->6440*/ // 2 children in Scope
/*6431*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6433*/          OPC_EmitMergeInputChains1_0,
/*6434*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4921:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6440*/        /*Scope*/ 9, /*->6450*/
/*6441*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6443*/          OPC_EmitMergeInputChains1_0,
/*6444*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4921:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6450*/        0, /*End of Scope*/
/*6451*/      /*Scope*/ 25, /*->6477*/
/*6452*/        OPC_CheckChild1Integer, 56|128,38/*4920*/, 
/*6455*/        OPC_Scope, 9, /*->6466*/ // 2 children in Scope
/*6457*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6459*/          OPC_EmitMergeInputChains1_0,
/*6460*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4920:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6466*/        /*Scope*/ 9, /*->6476*/
/*6467*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6469*/          OPC_EmitMergeInputChains1_0,
/*6470*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4920:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6476*/        0, /*End of Scope*/
/*6477*/      /*Scope*/ 22, /*->6500*/
/*6478*/        OPC_CheckChild1Integer, 84|128,39/*5076*/, 
/*6481*/        OPC_RecordChild2, // #1 = $saved
/*6482*/        OPC_RecordChild3, // #2 = $target
/*6483*/        OPC_MoveChild, 3,
/*6485*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*6488*/        OPC_MoveParent,
/*6489*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6491*/        OPC_EmitMergeInputChains1_0,
/*6492*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 5076:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*6500*/      /*Scope*/ 14, /*->6515*/
/*6501*/        OPC_CheckChild1Integer, 8|128,39/*5000*/, 
/*6504*/        OPC_RecordChild2, // #1 = $saved
/*6505*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6507*/        OPC_EmitMergeInputChains1_0,
/*6508*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 5000:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*6515*/      /*Scope*/ 2|128,1/*130*/, /*->6647*/
/*6517*/        OPC_CheckChild1Integer, 80|128,38/*4944*/, 
/*6520*/        OPC_RecordChild2, // #1 = $src
/*6521*/        OPC_Scope, 10, /*->6533*/ // 2 children in Scope
/*6523*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6525*/          OPC_EmitMergeInputChains1_0,
/*6526*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4944:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*6533*/        /*Scope*/ 112, /*->6646*/
/*6534*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6536*/          OPC_EmitMergeInputChains1_0,
/*6537*/          OPC_EmitInteger, MVT::i32, 0, 
/*6540*/          OPC_EmitInteger, MVT::i32, 0, 
/*6543*/          OPC_EmitInteger, MVT::i32, 1, 
/*6546*/          OPC_EmitInteger, MVT::i32, 0, 
/*6549*/          OPC_EmitInteger, MVT::i32, 0, 
/*6552*/          OPC_EmitInteger, MVT::i32, 0, 
/*6555*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6558*/          OPC_EmitInteger, MVT::i32, 0, 
/*6561*/          OPC_EmitInteger, MVT::i32, 0, 
/*6564*/          OPC_EmitInteger, MVT::i32, 0, 
/*6567*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6579*/          OPC_EmitInteger, MVT::i32, 0, 
/*6582*/          OPC_EmitInteger, MVT::i32, 0, 
/*6585*/          OPC_EmitInteger, MVT::i32, 0, 
/*6588*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6600*/          OPC_EmitInteger, MVT::i32, 1, 
/*6603*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6606*/          OPC_EmitInteger, MVT::i32, 0, 
/*6609*/          OPC_EmitInteger, MVT::i32, 0, 
/*6612*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6639*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4944:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*6646*/        0, /*End of Scope*/
/*6647*/      /*Scope*/ 11|128,1/*139*/, /*->6788*/
/*6649*/        OPC_CheckChild1Integer, 81|128,38/*4945*/, 
/*6652*/        OPC_Scope, 17, /*->6671*/ // 2 children in Scope
/*6654*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6656*/          OPC_EmitMergeInputChains1_0,
/*6657*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*6664*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4945:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*6671*/        /*Scope*/ 115, /*->6787*/
/*6672*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6674*/          OPC_EmitMergeInputChains1_0,
/*6675*/          OPC_EmitInteger, MVT::i32, 0, 
/*6678*/          OPC_EmitInteger, MVT::i32, 0, 
/*6681*/          OPC_EmitInteger, MVT::i32, 1, 
/*6684*/          OPC_EmitInteger, MVT::i32, 0, 
/*6687*/          OPC_EmitInteger, MVT::i32, 0, 
/*6690*/          OPC_EmitInteger, MVT::i32, 0, 
/*6693*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*6696*/          OPC_EmitInteger, MVT::i32, 0, 
/*6699*/          OPC_EmitInteger, MVT::i32, 0, 
/*6702*/          OPC_EmitInteger, MVT::i32, 0, 
/*6705*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6717*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6720*/          OPC_EmitInteger, MVT::i32, 0, 
/*6723*/          OPC_EmitInteger, MVT::i32, 0, 
/*6726*/          OPC_EmitInteger, MVT::i32, 0, 
/*6729*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6741*/          OPC_EmitInteger, MVT::i32, 1, 
/*6744*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6747*/          OPC_EmitInteger, MVT::i32, 0, 
/*6750*/          OPC_EmitInteger, MVT::i32, 0, 
/*6753*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6780*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4945:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*6787*/        0, /*End of Scope*/
/*6788*/      /*Scope*/ 4|128,1/*132*/, /*->6922*/
/*6790*/        OPC_CheckChild1Integer, 120|128,38/*4984*/, 
/*6793*/        OPC_RecordChild2, // #1 = $reg
/*6794*/        OPC_Scope, 62, /*->6858*/ // 2 children in Scope
/*6796*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6798*/          OPC_EmitMergeInputChains1_0,
/*6799*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6806*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6809*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6819*/          OPC_EmitInteger, MVT::i32, 0, 
/*6822*/          OPC_EmitInteger, MVT::i32, 61, 
/*6825*/          OPC_EmitInteger, MVT::i32, 0, 
/*6828*/          OPC_EmitInteger, MVT::i32, 7, 
/*6831*/          OPC_EmitInteger, MVT::i32, 7, 
/*6834*/          OPC_EmitInteger, MVT::i32, 7, 
/*6837*/          OPC_EmitInteger, MVT::i32, 39, 
/*6840*/          OPC_EmitInteger, MVT::i32, 0, 
/*6843*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4984:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6858*/        /*Scope*/ 62, /*->6921*/
/*6859*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6861*/          OPC_EmitMergeInputChains1_0,
/*6862*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6869*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6872*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6882*/          OPC_EmitInteger, MVT::i32, 0, 
/*6885*/          OPC_EmitInteger, MVT::i32, 61, 
/*6888*/          OPC_EmitInteger, MVT::i32, 0, 
/*6891*/          OPC_EmitInteger, MVT::i32, 7, 
/*6894*/          OPC_EmitInteger, MVT::i32, 7, 
/*6897*/          OPC_EmitInteger, MVT::i32, 7, 
/*6900*/          OPC_EmitInteger, MVT::i32, 83, 
/*6903*/          OPC_EmitInteger, MVT::i32, 0, 
/*6906*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4984:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6921*/        0, /*End of Scope*/
/*6922*/      /*Scope*/ 4|128,1/*132*/, /*->7056*/
/*6924*/        OPC_CheckChild1Integer, 121|128,38/*4985*/, 
/*6927*/        OPC_RecordChild2, // #1 = $reg
/*6928*/        OPC_Scope, 62, /*->6992*/ // 2 children in Scope
/*6930*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6932*/          OPC_EmitMergeInputChains1_0,
/*6933*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6940*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6943*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6953*/          OPC_EmitInteger, MVT::i32, 0, 
/*6956*/          OPC_EmitInteger, MVT::i32, 61, 
/*6959*/          OPC_EmitInteger, MVT::i32, 7, 
/*6962*/          OPC_EmitInteger, MVT::i32, 0, 
/*6965*/          OPC_EmitInteger, MVT::i32, 7, 
/*6968*/          OPC_EmitInteger, MVT::i32, 7, 
/*6971*/          OPC_EmitInteger, MVT::i32, 39, 
/*6974*/          OPC_EmitInteger, MVT::i32, 0, 
/*6977*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4985:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6992*/        /*Scope*/ 62, /*->7055*/
/*6993*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6995*/          OPC_EmitMergeInputChains1_0,
/*6996*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*7003*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7006*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*7016*/          OPC_EmitInteger, MVT::i32, 0, 
/*7019*/          OPC_EmitInteger, MVT::i32, 61, 
/*7022*/          OPC_EmitInteger, MVT::i32, 7, 
/*7025*/          OPC_EmitInteger, MVT::i32, 0, 
/*7028*/          OPC_EmitInteger, MVT::i32, 7, 
/*7031*/          OPC_EmitInteger, MVT::i32, 7, 
/*7034*/          OPC_EmitInteger, MVT::i32, 83, 
/*7037*/          OPC_EmitInteger, MVT::i32, 0, 
/*7040*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4985:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*7055*/        0, /*End of Scope*/
/*7056*/      0, /*End of Scope*/
/*7057*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->7265
/*7061*/      OPC_RecordMemRef,
/*7062*/      OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*7063*/      OPC_Scope, 45, /*->7110*/ // 3 children in Scope
/*7065*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7066*/        OPC_RecordChild2, // #2 = $vdata_in
/*7067*/        OPC_CheckPredicate, 73, // Predicate_atomic_swap_global
/*7069*/        OPC_CheckType, MVT::i32,
/*7071*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7073*/        OPC_Scope, 17, /*->7092*/ // 2 children in Scope
/*7075*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7078*/          OPC_EmitMergeInputChains1_0,
/*7079*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7092*/        /*Scope*/ 16, /*->7109*/
/*7093*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7096*/          OPC_EmitMergeInputChains1_0,
/*7097*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7109*/        0, /*End of Scope*/
/*7110*/      /*Scope*/ 57, /*->7168*/
/*7111*/        OPC_CaptureGlueInput,
/*7112*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7113*/        OPC_RecordChild2, // #2 = $value
/*7114*/        OPC_CheckPredicate, 74, // Predicate_si_atomic_swap_local
/*7116*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7142
/*7119*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7121*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7124*/          OPC_EmitMergeInputChains1_0,
/*7125*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7128*/          OPC_EmitInteger, MVT::i1, 0, 
/*7131*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7142*/        /*SwitchType*/ 23, MVT::i64,// ->7167
/*7144*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7146*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7149*/          OPC_EmitMergeInputChains1_0,
/*7150*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7153*/          OPC_EmitInteger, MVT::i1, 0, 
/*7156*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7167*/        0, // EndSwitchType
/*7168*/      /*Scope*/ 95, /*->7264*/
/*7169*/        OPC_RecordChild1, // #1 = $addr
/*7170*/        OPC_CheckType, MVT::i32,
/*7172*/        OPC_Scope, 25, /*->7199*/ // 2 children in Scope
/*7174*/          OPC_CheckChild1Type, MVT::i64,
/*7176*/          OPC_RecordChild2, // #2 = $data
/*7177*/          OPC_CheckPredicate, 73, // Predicate_atomic_swap_global
/*7179*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7181*/          OPC_EmitMergeInputChains1_0,
/*7182*/          OPC_EmitInteger, MVT::i1, 0, 
/*7185*/          OPC_EmitInteger, MVT::i1, 0, 
/*7188*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_swap:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7199*/        /*Scope*/ 63, /*->7263*/
/*7200*/          OPC_CheckChild1Type, MVT::i32,
/*7202*/          OPC_RecordChild2, // #2 = $src1
/*7203*/          OPC_CheckPredicate, 75, // Predicate_atomic_swap_local
/*7205*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7207*/          OPC_EmitMergeInputChains1_0,
/*7208*/          OPC_EmitInteger, MVT::i32, 0, 
/*7211*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7223*/          OPC_EmitInteger, MVT::i32, 0, 
/*7226*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7238*/          OPC_EmitInteger, MVT::i32, 1, 
/*7241*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7244*/          OPC_EmitInteger, MVT::i32, 0, 
/*7247*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                  // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7263*/        0, /*End of Scope*/
/*7264*/      0, /*End of Scope*/
/*7265*/    /*SwitchOpcode*/ 49|128,2/*305*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->7574
/*7269*/      OPC_RecordMemRef,
/*7270*/      OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*7271*/      OPC_Scope, 45, /*->7318*/ // 3 children in Scope
/*7273*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7274*/        OPC_RecordChild2, // #2 = $vdata_in
/*7275*/        OPC_CheckPredicate, 76, // Predicate_atomic_add_global
/*7277*/        OPC_CheckType, MVT::i32,
/*7279*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7281*/        OPC_Scope, 17, /*->7300*/ // 2 children in Scope
/*7283*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7286*/          OPC_EmitMergeInputChains1_0,
/*7287*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7300*/        /*Scope*/ 16, /*->7317*/
/*7301*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7304*/          OPC_EmitMergeInputChains1_0,
/*7305*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7317*/        0, /*End of Scope*/
/*7318*/      /*Scope*/ 29|128,1/*157*/, /*->7477*/
/*7320*/        OPC_CaptureGlueInput,
/*7321*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7322*/        OPC_Scope, 96, /*->7420*/ // 2 children in Scope
/*7324*/          OPC_CheckChild2Integer, 1, 
/*7326*/          OPC_CheckPredicate, 77, // Predicate_si_atomic_load_add_local
/*7328*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->7374
/*7331*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7333*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7336*/            OPC_EmitMergeInputChains1_0,
/*7337*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7349*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*7357*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7360*/            OPC_EmitInteger, MVT::i1, 0, 
/*7363*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7374*/          /*SwitchType*/ 43, MVT::i64,// ->7419
/*7376*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7378*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7381*/            OPC_EmitMergeInputChains1_0,
/*7382*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7394*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*7402*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7405*/            OPC_EmitInteger, MVT::i1, 0, 
/*7408*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7419*/          0, // EndSwitchType
/*7420*/        /*Scope*/ 55, /*->7476*/
/*7421*/          OPC_RecordChild2, // #2 = $value
/*7422*/          OPC_CheckPredicate, 77, // Predicate_si_atomic_load_add_local
/*7424*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7450
/*7427*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7429*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7432*/            OPC_EmitMergeInputChains1_0,
/*7433*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7436*/            OPC_EmitInteger, MVT::i1, 0, 
/*7439*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7450*/          /*SwitchType*/ 23, MVT::i64,// ->7475
/*7452*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7454*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7457*/            OPC_EmitMergeInputChains1_0,
/*7458*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7461*/            OPC_EmitInteger, MVT::i1, 0, 
/*7464*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7475*/          0, // EndSwitchType
/*7476*/        0, /*End of Scope*/
/*7477*/      /*Scope*/ 95, /*->7573*/
/*7478*/        OPC_RecordChild1, // #1 = $addr
/*7479*/        OPC_CheckType, MVT::i32,
/*7481*/        OPC_Scope, 25, /*->7508*/ // 2 children in Scope
/*7483*/          OPC_CheckChild1Type, MVT::i64,
/*7485*/          OPC_RecordChild2, // #2 = $data
/*7486*/          OPC_CheckPredicate, 76, // Predicate_atomic_add_global
/*7488*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7490*/          OPC_EmitMergeInputChains1_0,
/*7491*/          OPC_EmitInteger, MVT::i1, 0, 
/*7494*/          OPC_EmitInteger, MVT::i1, 0, 
/*7497*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_add:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7508*/        /*Scope*/ 63, /*->7572*/
/*7509*/          OPC_CheckChild1Type, MVT::i32,
/*7511*/          OPC_RecordChild2, // #2 = $src1
/*7512*/          OPC_CheckPredicate, 78, // Predicate_atomic_load_add_local
/*7514*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7516*/          OPC_EmitMergeInputChains1_0,
/*7517*/          OPC_EmitInteger, MVT::i32, 0, 
/*7520*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7532*/          OPC_EmitInteger, MVT::i32, 0, 
/*7535*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7547*/          OPC_EmitInteger, MVT::i32, 1, 
/*7550*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7553*/          OPC_EmitInteger, MVT::i32, 0, 
/*7556*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                  // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7572*/        0, /*End of Scope*/
/*7573*/      0, /*End of Scope*/
/*7574*/    /*SwitchOpcode*/ 49|128,2/*305*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->7883
/*7578*/      OPC_RecordMemRef,
/*7579*/      OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*7580*/      OPC_Scope, 45, /*->7627*/ // 3 children in Scope
/*7582*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7583*/        OPC_RecordChild2, // #2 = $vdata_in
/*7584*/        OPC_CheckPredicate, 79, // Predicate_atomic_sub_global
/*7586*/        OPC_CheckType, MVT::i32,
/*7588*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7590*/        OPC_Scope, 17, /*->7609*/ // 2 children in Scope
/*7592*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7595*/          OPC_EmitMergeInputChains1_0,
/*7596*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7609*/        /*Scope*/ 16, /*->7626*/
/*7610*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7613*/          OPC_EmitMergeInputChains1_0,
/*7614*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7626*/        0, /*End of Scope*/
/*7627*/      /*Scope*/ 29|128,1/*157*/, /*->7786*/
/*7629*/        OPC_CaptureGlueInput,
/*7630*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7631*/        OPC_Scope, 96, /*->7729*/ // 2 children in Scope
/*7633*/          OPC_CheckChild2Integer, 1, 
/*7635*/          OPC_CheckPredicate, 80, // Predicate_si_atomic_load_sub_local
/*7637*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->7683
/*7640*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7642*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7645*/            OPC_EmitMergeInputChains1_0,
/*7646*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7658*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*7666*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7669*/            OPC_EmitInteger, MVT::i1, 0, 
/*7672*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7683*/          /*SwitchType*/ 43, MVT::i64,// ->7728
/*7685*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7687*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7690*/            OPC_EmitMergeInputChains1_0,
/*7691*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7703*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*7711*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7714*/            OPC_EmitInteger, MVT::i1, 0, 
/*7717*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7728*/          0, // EndSwitchType
/*7729*/        /*Scope*/ 55, /*->7785*/
/*7730*/          OPC_RecordChild2, // #2 = $value
/*7731*/          OPC_CheckPredicate, 80, // Predicate_si_atomic_load_sub_local
/*7733*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7759
/*7736*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7738*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7741*/            OPC_EmitMergeInputChains1_0,
/*7742*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7745*/            OPC_EmitInteger, MVT::i1, 0, 
/*7748*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7759*/          /*SwitchType*/ 23, MVT::i64,// ->7784
/*7761*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7763*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7766*/            OPC_EmitMergeInputChains1_0,
/*7767*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7770*/            OPC_EmitInteger, MVT::i1, 0, 
/*7773*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7784*/          0, // EndSwitchType
/*7785*/        0, /*End of Scope*/
/*7786*/      /*Scope*/ 95, /*->7882*/
/*7787*/        OPC_RecordChild1, // #1 = $addr
/*7788*/        OPC_CheckType, MVT::i32,
/*7790*/        OPC_Scope, 25, /*->7817*/ // 2 children in Scope
/*7792*/          OPC_CheckChild1Type, MVT::i64,
/*7794*/          OPC_RecordChild2, // #2 = $data
/*7795*/          OPC_CheckPredicate, 79, // Predicate_atomic_sub_global
/*7797*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7799*/          OPC_EmitMergeInputChains1_0,
/*7800*/          OPC_EmitInteger, MVT::i1, 0, 
/*7803*/          OPC_EmitInteger, MVT::i1, 0, 
/*7806*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_sub:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7817*/        /*Scope*/ 63, /*->7881*/
/*7818*/          OPC_CheckChild1Type, MVT::i32,
/*7820*/          OPC_RecordChild2, // #2 = $src1
/*7821*/          OPC_CheckPredicate, 81, // Predicate_atomic_load_sub_local
/*7823*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7825*/          OPC_EmitMergeInputChains1_0,
/*7826*/          OPC_EmitInteger, MVT::i32, 0, 
/*7829*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7841*/          OPC_EmitInteger, MVT::i32, 0, 
/*7844*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7856*/          OPC_EmitInteger, MVT::i32, 1, 
/*7859*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7862*/          OPC_EmitInteger, MVT::i32, 0, 
/*7865*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                  // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7881*/        0, /*End of Scope*/
/*7882*/      0, /*End of Scope*/
/*7883*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->8091
/*7887*/      OPC_RecordMemRef,
/*7888*/      OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*7889*/      OPC_Scope, 45, /*->7936*/ // 3 children in Scope
/*7891*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7892*/        OPC_RecordChild2, // #2 = $vdata_in
/*7893*/        OPC_CheckPredicate, 82, // Predicate_atomic_min_global
/*7895*/        OPC_CheckType, MVT::i32,
/*7897*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7899*/        OPC_Scope, 17, /*->7918*/ // 2 children in Scope
/*7901*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7904*/          OPC_EmitMergeInputChains1_0,
/*7905*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7918*/        /*Scope*/ 16, /*->7935*/
/*7919*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7922*/          OPC_EmitMergeInputChains1_0,
/*7923*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7935*/        0, /*End of Scope*/
/*7936*/      /*Scope*/ 57, /*->7994*/
/*7937*/        OPC_CaptureGlueInput,
/*7938*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7939*/        OPC_RecordChild2, // #2 = $value
/*7940*/        OPC_CheckPredicate, 83, // Predicate_si_atomic_load_min_local
/*7942*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7968
/*7945*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7947*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7950*/          OPC_EmitMergeInputChains1_0,
/*7951*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7954*/          OPC_EmitInteger, MVT::i1, 0, 
/*7957*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7968*/        /*SwitchType*/ 23, MVT::i64,// ->7993
/*7970*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7972*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7975*/          OPC_EmitMergeInputChains1_0,
/*7976*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7979*/          OPC_EmitInteger, MVT::i1, 0, 
/*7982*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7993*/        0, // EndSwitchType
/*7994*/      /*Scope*/ 95, /*->8090*/
/*7995*/        OPC_RecordChild1, // #1 = $addr
/*7996*/        OPC_CheckType, MVT::i32,
/*7998*/        OPC_Scope, 25, /*->8025*/ // 2 children in Scope
/*8000*/          OPC_CheckChild1Type, MVT::i64,
/*8002*/          OPC_RecordChild2, // #2 = $data
/*8003*/          OPC_CheckPredicate, 82, // Predicate_atomic_min_global
/*8005*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8007*/          OPC_EmitMergeInputChains1_0,
/*8008*/          OPC_EmitInteger, MVT::i1, 0, 
/*8011*/          OPC_EmitInteger, MVT::i1, 0, 
/*8014*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_min:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8025*/        /*Scope*/ 63, /*->8089*/
/*8026*/          OPC_CheckChild1Type, MVT::i32,
/*8028*/          OPC_RecordChild2, // #2 = $src1
/*8029*/          OPC_CheckPredicate, 84, // Predicate_atomic_load_min_local
/*8031*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8033*/          OPC_EmitMergeInputChains1_0,
/*8034*/          OPC_EmitInteger, MVT::i32, 0, 
/*8037*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8049*/          OPC_EmitInteger, MVT::i32, 0, 
/*8052*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8064*/          OPC_EmitInteger, MVT::i32, 1, 
/*8067*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8070*/          OPC_EmitInteger, MVT::i32, 0, 
/*8073*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                  // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8089*/        0, /*End of Scope*/
/*8090*/      0, /*End of Scope*/
/*8091*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->8299
/*8095*/      OPC_RecordMemRef,
/*8096*/      OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*8097*/      OPC_Scope, 45, /*->8144*/ // 3 children in Scope
/*8099*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8100*/        OPC_RecordChild2, // #2 = $vdata_in
/*8101*/        OPC_CheckPredicate, 85, // Predicate_atomic_umin_global
/*8103*/        OPC_CheckType, MVT::i32,
/*8105*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8107*/        OPC_Scope, 17, /*->8126*/ // 2 children in Scope
/*8109*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8112*/          OPC_EmitMergeInputChains1_0,
/*8113*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8126*/        /*Scope*/ 16, /*->8143*/
/*8127*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8130*/          OPC_EmitMergeInputChains1_0,
/*8131*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8143*/        0, /*End of Scope*/
/*8144*/      /*Scope*/ 57, /*->8202*/
/*8145*/        OPC_CaptureGlueInput,
/*8146*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8147*/        OPC_RecordChild2, // #2 = $value
/*8148*/        OPC_CheckPredicate, 86, // Predicate_si_atomic_load_umin_local
/*8150*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8176
/*8153*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8155*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8158*/          OPC_EmitMergeInputChains1_0,
/*8159*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8162*/          OPC_EmitInteger, MVT::i1, 0, 
/*8165*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8176*/        /*SwitchType*/ 23, MVT::i64,// ->8201
/*8178*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8180*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8183*/          OPC_EmitMergeInputChains1_0,
/*8184*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8187*/          OPC_EmitInteger, MVT::i1, 0, 
/*8190*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8201*/        0, // EndSwitchType
/*8202*/      /*Scope*/ 95, /*->8298*/
/*8203*/        OPC_RecordChild1, // #1 = $addr
/*8204*/        OPC_CheckType, MVT::i32,
/*8206*/        OPC_Scope, 25, /*->8233*/ // 2 children in Scope
/*8208*/          OPC_CheckChild1Type, MVT::i64,
/*8210*/          OPC_RecordChild2, // #2 = $data
/*8211*/          OPC_CheckPredicate, 85, // Predicate_atomic_umin_global
/*8213*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8215*/          OPC_EmitMergeInputChains1_0,
/*8216*/          OPC_EmitInteger, MVT::i1, 0, 
/*8219*/          OPC_EmitInteger, MVT::i1, 0, 
/*8222*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_umin:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8233*/        /*Scope*/ 63, /*->8297*/
/*8234*/          OPC_CheckChild1Type, MVT::i32,
/*8236*/          OPC_RecordChild2, // #2 = $src1
/*8237*/          OPC_CheckPredicate, 87, // Predicate_atomic_load_umin_local
/*8239*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8241*/          OPC_EmitMergeInputChains1_0,
/*8242*/          OPC_EmitInteger, MVT::i32, 0, 
/*8245*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8257*/          OPC_EmitInteger, MVT::i32, 0, 
/*8260*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8272*/          OPC_EmitInteger, MVT::i32, 1, 
/*8275*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8278*/          OPC_EmitInteger, MVT::i32, 0, 
/*8281*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                  // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8297*/        0, /*End of Scope*/
/*8298*/      0, /*End of Scope*/
/*8299*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->8507
/*8303*/      OPC_RecordMemRef,
/*8304*/      OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*8305*/      OPC_Scope, 45, /*->8352*/ // 3 children in Scope
/*8307*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8308*/        OPC_RecordChild2, // #2 = $vdata_in
/*8309*/        OPC_CheckPredicate, 88, // Predicate_atomic_max_global
/*8311*/        OPC_CheckType, MVT::i32,
/*8313*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8315*/        OPC_Scope, 17, /*->8334*/ // 2 children in Scope
/*8317*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8320*/          OPC_EmitMergeInputChains1_0,
/*8321*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8334*/        /*Scope*/ 16, /*->8351*/
/*8335*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8338*/          OPC_EmitMergeInputChains1_0,
/*8339*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8351*/        0, /*End of Scope*/
/*8352*/      /*Scope*/ 57, /*->8410*/
/*8353*/        OPC_CaptureGlueInput,
/*8354*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8355*/        OPC_RecordChild2, // #2 = $value
/*8356*/        OPC_CheckPredicate, 89, // Predicate_si_atomic_load_max_local
/*8358*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8384
/*8361*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8363*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8366*/          OPC_EmitMergeInputChains1_0,
/*8367*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8370*/          OPC_EmitInteger, MVT::i1, 0, 
/*8373*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8384*/        /*SwitchType*/ 23, MVT::i64,// ->8409
/*8386*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8388*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8391*/          OPC_EmitMergeInputChains1_0,
/*8392*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8395*/          OPC_EmitInteger, MVT::i1, 0, 
/*8398*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8409*/        0, // EndSwitchType
/*8410*/      /*Scope*/ 95, /*->8506*/
/*8411*/        OPC_RecordChild1, // #1 = $addr
/*8412*/        OPC_CheckType, MVT::i32,
/*8414*/        OPC_Scope, 25, /*->8441*/ // 2 children in Scope
/*8416*/          OPC_CheckChild1Type, MVT::i64,
/*8418*/          OPC_RecordChild2, // #2 = $data
/*8419*/          OPC_CheckPredicate, 88, // Predicate_atomic_max_global
/*8421*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8423*/          OPC_EmitMergeInputChains1_0,
/*8424*/          OPC_EmitInteger, MVT::i1, 0, 
/*8427*/          OPC_EmitInteger, MVT::i1, 0, 
/*8430*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_max:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8441*/        /*Scope*/ 63, /*->8505*/
/*8442*/          OPC_CheckChild1Type, MVT::i32,
/*8444*/          OPC_RecordChild2, // #2 = $src1
/*8445*/          OPC_CheckPredicate, 90, // Predicate_atomic_load_max_local
/*8447*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8449*/          OPC_EmitMergeInputChains1_0,
/*8450*/          OPC_EmitInteger, MVT::i32, 0, 
/*8453*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8465*/          OPC_EmitInteger, MVT::i32, 0, 
/*8468*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8480*/          OPC_EmitInteger, MVT::i32, 1, 
/*8483*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8486*/          OPC_EmitInteger, MVT::i32, 0, 
/*8489*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                  // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8505*/        0, /*End of Scope*/
/*8506*/      0, /*End of Scope*/
/*8507*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->8715
/*8511*/      OPC_RecordMemRef,
/*8512*/      OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*8513*/      OPC_Scope, 45, /*->8560*/ // 3 children in Scope
/*8515*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8516*/        OPC_RecordChild2, // #2 = $vdata_in
/*8517*/        OPC_CheckPredicate, 91, // Predicate_atomic_umax_global
/*8519*/        OPC_CheckType, MVT::i32,
/*8521*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8523*/        OPC_Scope, 17, /*->8542*/ // 2 children in Scope
/*8525*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8528*/          OPC_EmitMergeInputChains1_0,
/*8529*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8542*/        /*Scope*/ 16, /*->8559*/
/*8543*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8546*/          OPC_EmitMergeInputChains1_0,
/*8547*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8559*/        0, /*End of Scope*/
/*8560*/      /*Scope*/ 57, /*->8618*/
/*8561*/        OPC_CaptureGlueInput,
/*8562*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8563*/        OPC_RecordChild2, // #2 = $value
/*8564*/        OPC_CheckPredicate, 92, // Predicate_si_atomic_load_umax_local
/*8566*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8592
/*8569*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8571*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8574*/          OPC_EmitMergeInputChains1_0,
/*8575*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8578*/          OPC_EmitInteger, MVT::i1, 0, 
/*8581*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8592*/        /*SwitchType*/ 23, MVT::i64,// ->8617
/*8594*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8596*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8599*/          OPC_EmitMergeInputChains1_0,
/*8600*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8603*/          OPC_EmitInteger, MVT::i1, 0, 
/*8606*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8617*/        0, // EndSwitchType
/*8618*/      /*Scope*/ 95, /*->8714*/
/*8619*/        OPC_RecordChild1, // #1 = $addr
/*8620*/        OPC_CheckType, MVT::i32,
/*8622*/        OPC_Scope, 25, /*->8649*/ // 2 children in Scope
/*8624*/          OPC_CheckChild1Type, MVT::i64,
/*8626*/          OPC_RecordChild2, // #2 = $data
/*8627*/          OPC_CheckPredicate, 91, // Predicate_atomic_umax_global
/*8629*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8631*/          OPC_EmitMergeInputChains1_0,
/*8632*/          OPC_EmitInteger, MVT::i1, 0, 
/*8635*/          OPC_EmitInteger, MVT::i1, 0, 
/*8638*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_umax:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8649*/        /*Scope*/ 63, /*->8713*/
/*8650*/          OPC_CheckChild1Type, MVT::i32,
/*8652*/          OPC_RecordChild2, // #2 = $src1
/*8653*/          OPC_CheckPredicate, 93, // Predicate_atomic_load_umax_local
/*8655*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8657*/          OPC_EmitMergeInputChains1_0,
/*8658*/          OPC_EmitInteger, MVT::i32, 0, 
/*8661*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8673*/          OPC_EmitInteger, MVT::i32, 0, 
/*8676*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8688*/          OPC_EmitInteger, MVT::i32, 1, 
/*8691*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8694*/          OPC_EmitInteger, MVT::i32, 0, 
/*8697*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                  // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8713*/        0, /*End of Scope*/
/*8714*/      0, /*End of Scope*/
/*8715*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->8923
/*8719*/      OPC_RecordMemRef,
/*8720*/      OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*8721*/      OPC_Scope, 45, /*->8768*/ // 3 children in Scope
/*8723*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8724*/        OPC_RecordChild2, // #2 = $vdata_in
/*8725*/        OPC_CheckPredicate, 94, // Predicate_atomic_and_global
/*8727*/        OPC_CheckType, MVT::i32,
/*8729*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8731*/        OPC_Scope, 17, /*->8750*/ // 2 children in Scope
/*8733*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8736*/          OPC_EmitMergeInputChains1_0,
/*8737*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8750*/        /*Scope*/ 16, /*->8767*/
/*8751*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8754*/          OPC_EmitMergeInputChains1_0,
/*8755*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8767*/        0, /*End of Scope*/
/*8768*/      /*Scope*/ 57, /*->8826*/
/*8769*/        OPC_CaptureGlueInput,
/*8770*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8771*/        OPC_RecordChild2, // #2 = $value
/*8772*/        OPC_CheckPredicate, 95, // Predicate_si_atomic_load_and_local
/*8774*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8800
/*8777*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8779*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8782*/          OPC_EmitMergeInputChains1_0,
/*8783*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8786*/          OPC_EmitInteger, MVT::i1, 0, 
/*8789*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8800*/        /*SwitchType*/ 23, MVT::i64,// ->8825
/*8802*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8804*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8807*/          OPC_EmitMergeInputChains1_0,
/*8808*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8811*/          OPC_EmitInteger, MVT::i1, 0, 
/*8814*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8825*/        0, // EndSwitchType
/*8826*/      /*Scope*/ 95, /*->8922*/
/*8827*/        OPC_RecordChild1, // #1 = $addr
/*8828*/        OPC_CheckType, MVT::i32,
/*8830*/        OPC_Scope, 25, /*->8857*/ // 2 children in Scope
/*8832*/          OPC_CheckChild1Type, MVT::i64,
/*8834*/          OPC_RecordChild2, // #2 = $data
/*8835*/          OPC_CheckPredicate, 94, // Predicate_atomic_and_global
/*8837*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8839*/          OPC_EmitMergeInputChains1_0,
/*8840*/          OPC_EmitInteger, MVT::i1, 0, 
/*8843*/          OPC_EmitInteger, MVT::i1, 0, 
/*8846*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_and:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8857*/        /*Scope*/ 63, /*->8921*/
/*8858*/          OPC_CheckChild1Type, MVT::i32,
/*8860*/          OPC_RecordChild2, // #2 = $src1
/*8861*/          OPC_CheckPredicate, 96, // Predicate_atomic_load_and_local
/*8863*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8865*/          OPC_EmitMergeInputChains1_0,
/*8866*/          OPC_EmitInteger, MVT::i32, 0, 
/*8869*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8881*/          OPC_EmitInteger, MVT::i32, 0, 
/*8884*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8896*/          OPC_EmitInteger, MVT::i32, 1, 
/*8899*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8902*/          OPC_EmitInteger, MVT::i32, 0, 
/*8905*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                  // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8921*/        0, /*End of Scope*/
/*8922*/      0, /*End of Scope*/
/*8923*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->9131
/*8927*/      OPC_RecordMemRef,
/*8928*/      OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*8929*/      OPC_Scope, 45, /*->8976*/ // 3 children in Scope
/*8931*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8932*/        OPC_RecordChild2, // #2 = $vdata_in
/*8933*/        OPC_CheckPredicate, 97, // Predicate_atomic_or_global
/*8935*/        OPC_CheckType, MVT::i32,
/*8937*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8939*/        OPC_Scope, 17, /*->8958*/ // 2 children in Scope
/*8941*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8944*/          OPC_EmitMergeInputChains1_0,
/*8945*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8958*/        /*Scope*/ 16, /*->8975*/
/*8959*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8962*/          OPC_EmitMergeInputChains1_0,
/*8963*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8975*/        0, /*End of Scope*/
/*8976*/      /*Scope*/ 57, /*->9034*/
/*8977*/        OPC_CaptureGlueInput,
/*8978*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8979*/        OPC_RecordChild2, // #2 = $value
/*8980*/        OPC_CheckPredicate, 98, // Predicate_si_atomic_load_or_local
/*8982*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->9008
/*8985*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8987*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8990*/          OPC_EmitMergeInputChains1_0,
/*8991*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8994*/          OPC_EmitInteger, MVT::i1, 0, 
/*8997*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*9008*/        /*SwitchType*/ 23, MVT::i64,// ->9033
/*9010*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9012*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9015*/          OPC_EmitMergeInputChains1_0,
/*9016*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9019*/          OPC_EmitInteger, MVT::i1, 0, 
/*9022*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*9033*/        0, // EndSwitchType
/*9034*/      /*Scope*/ 95, /*->9130*/
/*9035*/        OPC_RecordChild1, // #1 = $addr
/*9036*/        OPC_CheckType, MVT::i32,
/*9038*/        OPC_Scope, 25, /*->9065*/ // 2 children in Scope
/*9040*/          OPC_CheckChild1Type, MVT::i64,
/*9042*/          OPC_RecordChild2, // #2 = $data
/*9043*/          OPC_CheckPredicate, 97, // Predicate_atomic_or_global
/*9045*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*9047*/          OPC_EmitMergeInputChains1_0,
/*9048*/          OPC_EmitInteger, MVT::i1, 0, 
/*9051*/          OPC_EmitInteger, MVT::i1, 0, 
/*9054*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_or:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*9065*/        /*Scope*/ 63, /*->9129*/
/*9066*/          OPC_CheckChild1Type, MVT::i32,
/*9068*/          OPC_RecordChild2, // #2 = $src1
/*9069*/          OPC_CheckPredicate, 99, // Predicate_atomic_load_or_local
/*9071*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9073*/          OPC_EmitMergeInputChains1_0,
/*9074*/          OPC_EmitInteger, MVT::i32, 0, 
/*9077*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9089*/          OPC_EmitInteger, MVT::i32, 0, 
/*9092*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9104*/          OPC_EmitInteger, MVT::i32, 1, 
/*9107*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9110*/          OPC_EmitInteger, MVT::i32, 0, 
/*9113*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                  // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*9129*/        0, /*End of Scope*/
/*9130*/      0, /*End of Scope*/
/*9131*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->9339
/*9135*/      OPC_RecordMemRef,
/*9136*/      OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*9137*/      OPC_Scope, 45, /*->9184*/ // 3 children in Scope
/*9139*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*9140*/        OPC_RecordChild2, // #2 = $vdata_in
/*9141*/        OPC_CheckPredicate, 100, // Predicate_atomic_xor_global
/*9143*/        OPC_CheckType, MVT::i32,
/*9145*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*9147*/        OPC_Scope, 17, /*->9166*/ // 2 children in Scope
/*9149*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*9152*/          OPC_EmitMergeInputChains1_0,
/*9153*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*9166*/        /*Scope*/ 16, /*->9183*/
/*9167*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*9170*/          OPC_EmitMergeInputChains1_0,
/*9171*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*9183*/        0, /*End of Scope*/
/*9184*/      /*Scope*/ 57, /*->9242*/
/*9185*/        OPC_CaptureGlueInput,
/*9186*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*9187*/        OPC_RecordChild2, // #2 = $value
/*9188*/        OPC_CheckPredicate, 101, // Predicate_si_atomic_load_xor_local
/*9190*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->9216
/*9193*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9195*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9198*/          OPC_EmitMergeInputChains1_0,
/*9199*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9202*/          OPC_EmitInteger, MVT::i1, 0, 
/*9205*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*9216*/        /*SwitchType*/ 23, MVT::i64,// ->9241
/*9218*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9220*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9223*/          OPC_EmitMergeInputChains1_0,
/*9224*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9227*/          OPC_EmitInteger, MVT::i1, 0, 
/*9230*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*9241*/        0, // EndSwitchType
/*9242*/      /*Scope*/ 95, /*->9338*/
/*9243*/        OPC_RecordChild1, // #1 = $addr
/*9244*/        OPC_CheckType, MVT::i32,
/*9246*/        OPC_Scope, 25, /*->9273*/ // 2 children in Scope
/*9248*/          OPC_CheckChild1Type, MVT::i64,
/*9250*/          OPC_RecordChild2, // #2 = $data
/*9251*/          OPC_CheckPredicate, 100, // Predicate_atomic_xor_global
/*9253*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*9255*/          OPC_EmitMergeInputChains1_0,
/*9256*/          OPC_EmitInteger, MVT::i1, 0, 
/*9259*/          OPC_EmitInteger, MVT::i1, 0, 
/*9262*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_xor:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*9273*/        /*Scope*/ 63, /*->9337*/
/*9274*/          OPC_CheckChild1Type, MVT::i32,
/*9276*/          OPC_RecordChild2, // #2 = $src1
/*9277*/          OPC_CheckPredicate, 102, // Predicate_atomic_load_xor_local
/*9279*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9281*/          OPC_EmitMergeInputChains1_0,
/*9282*/          OPC_EmitInteger, MVT::i32, 0, 
/*9285*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9297*/          OPC_EmitInteger, MVT::i32, 0, 
/*9300*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9312*/          OPC_EmitInteger, MVT::i32, 1, 
/*9315*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9318*/          OPC_EmitInteger, MVT::i32, 0, 
/*9321*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                  // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*9337*/        0, /*End of Scope*/
/*9338*/      0, /*End of Scope*/
/*9339*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->9477
/*9343*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*9344*/      OPC_RecordChild1, // #1 = $src
/*9345*/      OPC_CheckChild1Type, MVT::v4f32,
/*9347*/      OPC_RecordChild2, // #2 = $base
/*9348*/      OPC_MoveChild, 2,
/*9350*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9353*/      OPC_CheckType, MVT::i32,
/*9355*/      OPC_MoveParent,
/*9356*/      OPC_RecordChild3, // #3 = $type
/*9357*/      OPC_MoveChild, 3,
/*9359*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9362*/      OPC_CheckType, MVT::i32,
/*9364*/      OPC_MoveParent,
/*9365*/      OPC_RecordChild4, // #4 = $swz_x
/*9366*/      OPC_MoveChild, 4,
/*9368*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9371*/      OPC_CheckType, MVT::i32,
/*9373*/      OPC_MoveParent,
/*9374*/      OPC_RecordChild5, // #5 = $swz_y
/*9375*/      OPC_MoveChild, 5,
/*9377*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9380*/      OPC_CheckType, MVT::i32,
/*9382*/      OPC_MoveParent,
/*9383*/      OPC_RecordChild6, // #6 = $swz_z
/*9384*/      OPC_MoveChild, 6,
/*9386*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9389*/      OPC_CheckType, MVT::i32,
/*9391*/      OPC_MoveParent,
/*9392*/      OPC_RecordChild7, // #7 = $swz_w
/*9393*/      OPC_MoveChild, 7,
/*9395*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9398*/      OPC_CheckType, MVT::i32,
/*9400*/      OPC_MoveParent,
/*9401*/      OPC_Scope, 36, /*->9439*/ // 2 children in Scope
/*9403*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*9405*/        OPC_EmitMergeInputChains1_0,
/*9406*/        OPC_EmitConvertToTarget, 3,
/*9408*/        OPC_EmitConvertToTarget, 2,
/*9410*/        OPC_EmitConvertToTarget, 4,
/*9412*/        OPC_EmitConvertToTarget, 5,
/*9414*/        OPC_EmitConvertToTarget, 6,
/*9416*/        OPC_EmitConvertToTarget, 7,
/*9418*/        OPC_EmitInteger, MVT::i32, 39, 
/*9421*/        OPC_EmitInteger, MVT::i32, 0, 
/*9424*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*9439*/      /*Scope*/ 36, /*->9476*/
/*9440*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9442*/        OPC_EmitMergeInputChains1_0,
/*9443*/        OPC_EmitConvertToTarget, 3,
/*9445*/        OPC_EmitConvertToTarget, 2,
/*9447*/        OPC_EmitConvertToTarget, 4,
/*9449*/        OPC_EmitConvertToTarget, 5,
/*9451*/        OPC_EmitConvertToTarget, 6,
/*9453*/        OPC_EmitConvertToTarget, 7,
/*9455*/        OPC_EmitInteger, MVT::i32, 83, 
/*9458*/        OPC_EmitInteger, MVT::i32, 0, 
/*9461*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*9476*/      0, /*End of Scope*/
/*9477*/    /*SwitchOpcode*/ 33|128,2/*289*/, TARGET_VAL(ISD::SHL),// ->9770
/*9481*/      OPC_Scope, 44, /*->9527*/ // 2 children in Scope
/*9483*/        OPC_MoveChild, 0,
/*9485*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*9488*/        OPC_MoveChild, 0,
/*9490*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9493*/        OPC_CheckChild0Integer, 1, 
/*9495*/        OPC_RecordChild1, // #0 = $a
/*9496*/        OPC_CheckChild1Type, MVT::i32,
/*9498*/        OPC_MoveParent,
/*9499*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9510*/        OPC_MoveParent,
/*9511*/        OPC_RecordChild1, // #1 = $b
/*9512*/        OPC_CheckChild1Type, MVT::i32,
/*9514*/        OPC_CheckType, MVT::i32,
/*9516*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9518*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*9527*/      /*Scope*/ 112|128,1/*240*/, /*->9769*/
/*9529*/        OPC_RecordChild0, // #0 = $src0
/*9530*/        OPC_RecordChild1, // #1 = $src1
/*9531*/        OPC_CheckChild1Type, MVT::i32,
/*9533*/        OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->9755
/*9537*/          OPC_Scope, 11, /*->9550*/ // 3 children in Scope
/*9539*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*9541*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*9550*/          /*Scope*/ 101, /*->9652*/
/*9551*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*9553*/            OPC_EmitInteger, MVT::i32, 0, 
/*9556*/            OPC_EmitInteger, MVT::i32, 0, 
/*9559*/            OPC_EmitInteger, MVT::i32, 1, 
/*9562*/            OPC_EmitInteger, MVT::i32, 0, 
/*9565*/            OPC_EmitInteger, MVT::i32, 0, 
/*9568*/            OPC_EmitInteger, MVT::i32, 0, 
/*9571*/            OPC_EmitInteger, MVT::i32, 0, 
/*9574*/            OPC_EmitInteger, MVT::i32, 0, 
/*9577*/            OPC_EmitInteger, MVT::i32, 0, 
/*9580*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9592*/            OPC_EmitInteger, MVT::i32, 0, 
/*9595*/            OPC_EmitInteger, MVT::i32, 0, 
/*9598*/            OPC_EmitInteger, MVT::i32, 0, 
/*9601*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9613*/            OPC_EmitInteger, MVT::i32, 1, 
/*9616*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9619*/            OPC_EmitInteger, MVT::i32, 0, 
/*9622*/            OPC_EmitInteger, MVT::i32, 0, 
/*9625*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*9652*/          /*Scope*/ 101, /*->9754*/
/*9653*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9655*/            OPC_EmitInteger, MVT::i32, 0, 
/*9658*/            OPC_EmitInteger, MVT::i32, 0, 
/*9661*/            OPC_EmitInteger, MVT::i32, 1, 
/*9664*/            OPC_EmitInteger, MVT::i32, 0, 
/*9667*/            OPC_EmitInteger, MVT::i32, 0, 
/*9670*/            OPC_EmitInteger, MVT::i32, 0, 
/*9673*/            OPC_EmitInteger, MVT::i32, 0, 
/*9676*/            OPC_EmitInteger, MVT::i32, 0, 
/*9679*/            OPC_EmitInteger, MVT::i32, 0, 
/*9682*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9694*/            OPC_EmitInteger, MVT::i32, 0, 
/*9697*/            OPC_EmitInteger, MVT::i32, 0, 
/*9700*/            OPC_EmitInteger, MVT::i32, 0, 
/*9703*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9715*/            OPC_EmitInteger, MVT::i32, 1, 
/*9718*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9721*/            OPC_EmitInteger, MVT::i32, 0, 
/*9724*/            OPC_EmitInteger, MVT::i32, 0, 
/*9727*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*9754*/          0, /*End of Scope*/
/*9755*/        /*SwitchType*/ 11, MVT::i64,// ->9768
/*9757*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*9759*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*9768*/        0, // EndSwitchType
/*9769*/      0, /*End of Scope*/
/*9770*/    /*SwitchOpcode*/ 89|128,40/*5209*/, TARGET_VAL(ISD::OR),// ->14983
/*9774*/      OPC_Scope, 63|128,39/*5055*/, /*->14832*/ // 2 children in Scope
/*9777*/        OPC_MoveChild, 0,
/*9779*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9782*/        OPC_Scope, 71|128,2/*327*/, /*->10112*/ // 8 children in Scope
/*9785*/          OPC_RecordChild0, // #0 = $y
/*9786*/          OPC_Scope, 1|128,2/*257*/, /*->10046*/ // 2 children in Scope
/*9789*/            OPC_RecordChild1, // #1 = $x
/*9790*/            OPC_MoveParent,
/*9791*/            OPC_MoveChild, 1,
/*9793*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9796*/            OPC_Scope, 10|128,1/*138*/, /*->9937*/ // 4 children in Scope
/*9799*/              OPC_RecordChild0, // #2 = $z
/*9800*/              OPC_MoveChild, 1,
/*9802*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9805*/              OPC_CheckChild0Same, 1,
/*9807*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9818*/              OPC_MoveParent,
/*9819*/              OPC_MoveParent,
/*9820*/              OPC_CheckType, MVT::i32,
/*9822*/              OPC_Scope, 99, /*->9923*/ // 2 children in Scope
/*9824*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9826*/                OPC_EmitInteger, MVT::i32, 0, 
/*9829*/                OPC_EmitInteger, MVT::i32, 0, 
/*9832*/                OPC_EmitInteger, MVT::i32, 0, 
/*9835*/                OPC_EmitInteger, MVT::i32, 0, 
/*9838*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9850*/                OPC_EmitInteger, MVT::i32, 0, 
/*9853*/                OPC_EmitInteger, MVT::i32, 0, 
/*9856*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9868*/                OPC_EmitInteger, MVT::i32, 0, 
/*9871*/                OPC_EmitInteger, MVT::i32, 0, 
/*9874*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9886*/                OPC_EmitInteger, MVT::i32, 1, 
/*9889*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9892*/                OPC_EmitInteger, MVT::i32, 0, 
/*9895*/                OPC_EmitInteger, MVT::i32, 0, 
/*9898*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9923*/              /*Scope*/ 12, /*->9936*/
/*9924*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9926*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9936*/              0, /*End of Scope*/
/*9937*/            /*Scope*/ 35, /*->9973*/
/*9938*/              OPC_MoveChild, 0,
/*9940*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9943*/              OPC_CheckChild0Same, 1,
/*9945*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9956*/              OPC_MoveParent,
/*9957*/              OPC_RecordChild1, // #2 = $z
/*9958*/              OPC_MoveParent,
/*9959*/              OPC_CheckType, MVT::i32,
/*9961*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9963*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9973*/            /*Scope*/ 35, /*->10009*/
/*9974*/              OPC_RecordChild0, // #2 = $z
/*9975*/              OPC_MoveChild, 1,
/*9977*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9980*/              OPC_CheckChild0Same, 0,
/*9982*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9993*/              OPC_MoveParent,
/*9994*/              OPC_MoveParent,
/*9995*/              OPC_CheckType, MVT::i32,
/*9997*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9999*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10009*/           /*Scope*/ 35, /*->10045*/
/*10010*/             OPC_MoveChild, 0,
/*10012*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10015*/             OPC_CheckChild0Same, 0,
/*10017*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10028*/             OPC_MoveParent,
/*10029*/             OPC_RecordChild1, // #2 = $z
/*10030*/             OPC_MoveParent,
/*10031*/             OPC_CheckType, MVT::i32,
/*10033*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10035*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10045*/           0, /*End of Scope*/
/*10046*/         /*Scope*/ 64, /*->10111*/
/*10047*/           OPC_MoveChild, 1,
/*10049*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10052*/           OPC_RecordChild0, // #1 = $x
/*10053*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10064*/           OPC_MoveParent,
/*10065*/           OPC_MoveParent,
/*10066*/           OPC_MoveChild, 1,
/*10068*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10071*/           OPC_Scope, 18, /*->10091*/ // 2 children in Scope
/*10073*/             OPC_RecordChild0, // #2 = $y
/*10074*/             OPC_CheckChild1Same, 1,
/*10076*/             OPC_MoveParent,
/*10077*/             OPC_CheckType, MVT::i32,
/*10079*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10081*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10091*/           /*Scope*/ 18, /*->10110*/
/*10092*/             OPC_CheckChild0Same, 1,
/*10094*/             OPC_RecordChild1, // #2 = $y
/*10095*/             OPC_MoveParent,
/*10096*/             OPC_CheckType, MVT::i32,
/*10098*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10100*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10110*/           0, /*End of Scope*/
/*10111*/         0, /*End of Scope*/
/*10112*/       /*Scope*/ 65, /*->10178*/
/*10113*/         OPC_MoveChild, 0,
/*10115*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10118*/         OPC_RecordChild0, // #0 = $x
/*10119*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10130*/         OPC_MoveParent,
/*10131*/         OPC_RecordChild1, // #1 = $z
/*10132*/         OPC_MoveParent,
/*10133*/         OPC_MoveChild, 1,
/*10135*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10138*/         OPC_Scope, 18, /*->10158*/ // 2 children in Scope
/*10140*/           OPC_RecordChild0, // #2 = $y
/*10141*/           OPC_CheckChild1Same, 0,
/*10143*/           OPC_MoveParent,
/*10144*/           OPC_CheckType, MVT::i32,
/*10146*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10148*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10158*/         /*Scope*/ 18, /*->10177*/
/*10159*/           OPC_CheckChild0Same, 0,
/*10161*/           OPC_RecordChild1, // #2 = $y
/*10162*/           OPC_MoveParent,
/*10163*/           OPC_CheckType, MVT::i32,
/*10165*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10167*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10177*/         0, /*End of Scope*/
/*10178*/       /*Scope*/ 111|128,4/*623*/, /*->10803*/
/*10180*/         OPC_RecordChild0, // #0 = $y
/*10181*/         OPC_Scope, 122|128,2/*378*/, /*->10562*/ // 2 children in Scope
/*10184*/           OPC_RecordChild1, // #1 = $x
/*10185*/           OPC_MoveParent,
/*10186*/           OPC_MoveChild, 1,
/*10188*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10191*/           OPC_Scope, 122, /*->10315*/ // 3 children in Scope
/*10193*/             OPC_MoveChild, 0,
/*10195*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10198*/             OPC_CheckChild0Same, 1,
/*10200*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10211*/             OPC_MoveParent,
/*10212*/             OPC_RecordChild1, // #2 = $z
/*10213*/             OPC_MoveParent,
/*10214*/             OPC_CheckType, MVT::i32,
/*10216*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10218*/             OPC_EmitInteger, MVT::i32, 0, 
/*10221*/             OPC_EmitInteger, MVT::i32, 0, 
/*10224*/             OPC_EmitInteger, MVT::i32, 0, 
/*10227*/             OPC_EmitInteger, MVT::i32, 0, 
/*10230*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10242*/             OPC_EmitInteger, MVT::i32, 0, 
/*10245*/             OPC_EmitInteger, MVT::i32, 0, 
/*10248*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10260*/             OPC_EmitInteger, MVT::i32, 0, 
/*10263*/             OPC_EmitInteger, MVT::i32, 0, 
/*10266*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10278*/             OPC_EmitInteger, MVT::i32, 1, 
/*10281*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10284*/             OPC_EmitInteger, MVT::i32, 0, 
/*10287*/             OPC_EmitInteger, MVT::i32, 0, 
/*10290*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10315*/           /*Scope*/ 122, /*->10438*/
/*10316*/             OPC_RecordChild0, // #2 = $z
/*10317*/             OPC_MoveChild, 1,
/*10319*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10322*/             OPC_CheckChild0Same, 0,
/*10324*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10335*/             OPC_MoveParent,
/*10336*/             OPC_MoveParent,
/*10337*/             OPC_CheckType, MVT::i32,
/*10339*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10341*/             OPC_EmitInteger, MVT::i32, 0, 
/*10344*/             OPC_EmitInteger, MVT::i32, 0, 
/*10347*/             OPC_EmitInteger, MVT::i32, 0, 
/*10350*/             OPC_EmitInteger, MVT::i32, 0, 
/*10353*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10365*/             OPC_EmitInteger, MVT::i32, 0, 
/*10368*/             OPC_EmitInteger, MVT::i32, 0, 
/*10371*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10383*/             OPC_EmitInteger, MVT::i32, 0, 
/*10386*/             OPC_EmitInteger, MVT::i32, 0, 
/*10389*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10401*/             OPC_EmitInteger, MVT::i32, 1, 
/*10404*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10407*/             OPC_EmitInteger, MVT::i32, 0, 
/*10410*/             OPC_EmitInteger, MVT::i32, 0, 
/*10413*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10438*/           /*Scope*/ 122, /*->10561*/
/*10439*/             OPC_MoveChild, 0,
/*10441*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10444*/             OPC_CheckChild0Same, 0,
/*10446*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10457*/             OPC_MoveParent,
/*10458*/             OPC_RecordChild1, // #2 = $z
/*10459*/             OPC_MoveParent,
/*10460*/             OPC_CheckType, MVT::i32,
/*10462*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10464*/             OPC_EmitInteger, MVT::i32, 0, 
/*10467*/             OPC_EmitInteger, MVT::i32, 0, 
/*10470*/             OPC_EmitInteger, MVT::i32, 0, 
/*10473*/             OPC_EmitInteger, MVT::i32, 0, 
/*10476*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10488*/             OPC_EmitInteger, MVT::i32, 0, 
/*10491*/             OPC_EmitInteger, MVT::i32, 0, 
/*10494*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10506*/             OPC_EmitInteger, MVT::i32, 0, 
/*10509*/             OPC_EmitInteger, MVT::i32, 0, 
/*10512*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10524*/             OPC_EmitInteger, MVT::i32, 1, 
/*10527*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10530*/             OPC_EmitInteger, MVT::i32, 0, 
/*10533*/             OPC_EmitInteger, MVT::i32, 0, 
/*10536*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10561*/           0, /*End of Scope*/
/*10562*/         /*Scope*/ 110|128,1/*238*/, /*->10802*/
/*10564*/           OPC_MoveChild, 1,
/*10566*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10569*/           OPC_RecordChild0, // #1 = $x
/*10570*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10581*/           OPC_MoveParent,
/*10582*/           OPC_MoveParent,
/*10583*/           OPC_MoveChild, 1,
/*10585*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10588*/           OPC_Scope, 105, /*->10695*/ // 2 children in Scope
/*10590*/             OPC_RecordChild0, // #2 = $y
/*10591*/             OPC_CheckChild1Same, 1,
/*10593*/             OPC_MoveParent,
/*10594*/             OPC_CheckType, MVT::i32,
/*10596*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10598*/             OPC_EmitInteger, MVT::i32, 0, 
/*10601*/             OPC_EmitInteger, MVT::i32, 0, 
/*10604*/             OPC_EmitInteger, MVT::i32, 0, 
/*10607*/             OPC_EmitInteger, MVT::i32, 0, 
/*10610*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10622*/             OPC_EmitInteger, MVT::i32, 0, 
/*10625*/             OPC_EmitInteger, MVT::i32, 0, 
/*10628*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10640*/             OPC_EmitInteger, MVT::i32, 0, 
/*10643*/             OPC_EmitInteger, MVT::i32, 0, 
/*10646*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10658*/             OPC_EmitInteger, MVT::i32, 1, 
/*10661*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10664*/             OPC_EmitInteger, MVT::i32, 0, 
/*10667*/             OPC_EmitInteger, MVT::i32, 0, 
/*10670*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10695*/           /*Scope*/ 105, /*->10801*/
/*10696*/             OPC_CheckChild0Same, 1,
/*10698*/             OPC_RecordChild1, // #2 = $y
/*10699*/             OPC_MoveParent,
/*10700*/             OPC_CheckType, MVT::i32,
/*10702*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10704*/             OPC_EmitInteger, MVT::i32, 0, 
/*10707*/             OPC_EmitInteger, MVT::i32, 0, 
/*10710*/             OPC_EmitInteger, MVT::i32, 0, 
/*10713*/             OPC_EmitInteger, MVT::i32, 0, 
/*10716*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10728*/             OPC_EmitInteger, MVT::i32, 0, 
/*10731*/             OPC_EmitInteger, MVT::i32, 0, 
/*10734*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10746*/             OPC_EmitInteger, MVT::i32, 0, 
/*10749*/             OPC_EmitInteger, MVT::i32, 0, 
/*10752*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10764*/             OPC_EmitInteger, MVT::i32, 1, 
/*10767*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10770*/             OPC_EmitInteger, MVT::i32, 0, 
/*10773*/             OPC_EmitInteger, MVT::i32, 0, 
/*10776*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10801*/           0, /*End of Scope*/
/*10802*/         0, /*End of Scope*/
/*10803*/       /*Scope*/ 111|128,1/*239*/, /*->11044*/
/*10805*/         OPC_MoveChild, 0,
/*10807*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10810*/         OPC_RecordChild0, // #0 = $x
/*10811*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10822*/         OPC_MoveParent,
/*10823*/         OPC_RecordChild1, // #1 = $z
/*10824*/         OPC_MoveParent,
/*10825*/         OPC_MoveChild, 1,
/*10827*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10830*/         OPC_Scope, 105, /*->10937*/ // 2 children in Scope
/*10832*/           OPC_RecordChild0, // #2 = $y
/*10833*/           OPC_CheckChild1Same, 0,
/*10835*/           OPC_MoveParent,
/*10836*/           OPC_CheckType, MVT::i32,
/*10838*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10840*/           OPC_EmitInteger, MVT::i32, 0, 
/*10843*/           OPC_EmitInteger, MVT::i32, 0, 
/*10846*/           OPC_EmitInteger, MVT::i32, 0, 
/*10849*/           OPC_EmitInteger, MVT::i32, 0, 
/*10852*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10864*/           OPC_EmitInteger, MVT::i32, 0, 
/*10867*/           OPC_EmitInteger, MVT::i32, 0, 
/*10870*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10882*/           OPC_EmitInteger, MVT::i32, 0, 
/*10885*/           OPC_EmitInteger, MVT::i32, 0, 
/*10888*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10900*/           OPC_EmitInteger, MVT::i32, 1, 
/*10903*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10906*/           OPC_EmitInteger, MVT::i32, 0, 
/*10909*/           OPC_EmitInteger, MVT::i32, 0, 
/*10912*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10937*/         /*Scope*/ 105, /*->11043*/
/*10938*/           OPC_CheckChild0Same, 0,
/*10940*/           OPC_RecordChild1, // #2 = $y
/*10941*/           OPC_MoveParent,
/*10942*/           OPC_CheckType, MVT::i32,
/*10944*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10946*/           OPC_EmitInteger, MVT::i32, 0, 
/*10949*/           OPC_EmitInteger, MVT::i32, 0, 
/*10952*/           OPC_EmitInteger, MVT::i32, 0, 
/*10955*/           OPC_EmitInteger, MVT::i32, 0, 
/*10958*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10970*/           OPC_EmitInteger, MVT::i32, 0, 
/*10973*/           OPC_EmitInteger, MVT::i32, 0, 
/*10976*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10988*/           OPC_EmitInteger, MVT::i32, 0, 
/*10991*/           OPC_EmitInteger, MVT::i32, 0, 
/*10994*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11006*/           OPC_EmitInteger, MVT::i32, 1, 
/*11009*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11012*/           OPC_EmitInteger, MVT::i32, 0, 
/*11015*/           OPC_EmitInteger, MVT::i32, 0, 
/*11018*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*11043*/         0, /*End of Scope*/
/*11044*/       /*Scope*/ 112|128,4/*624*/, /*->11670*/
/*11046*/         OPC_RecordChild0, // #0 = $x
/*11047*/         OPC_Scope, 108|128,3/*492*/, /*->11542*/ // 2 children in Scope
/*11050*/           OPC_RecordChild1, // #1 = $z
/*11051*/           OPC_MoveParent,
/*11052*/           OPC_MoveChild, 1,
/*11054*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11057*/           OPC_Scope, 16|128,2/*272*/, /*->11332*/ // 4 children in Scope
/*11060*/             OPC_RecordChild0, // #2 = $y
/*11061*/             OPC_MoveChild, 1,
/*11063*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11066*/             OPC_Scope, 104|128,1/*232*/, /*->11301*/ // 2 children in Scope
/*11069*/               OPC_CheckChild0Same, 0,
/*11071*/               OPC_CheckChild1Same, 1,
/*11073*/               OPC_MoveParent,
/*11074*/               OPC_MoveParent,
/*11075*/               OPC_CheckType, MVT::i32,
/*11077*/               OPC_Scope, 70|128,1/*198*/, /*->11278*/ // 2 children in Scope
/*11080*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11082*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11085*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11088*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11091*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11094*/                 OPC_EmitInteger, MVT::i32, 1, 
/*11097*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11100*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11103*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11106*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11109*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11112*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11115*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11127*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11130*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11133*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11136*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11148*/                 OPC_EmitInteger, MVT::i32, 1, 
/*11151*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11154*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11157*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11160*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11187*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11190*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11193*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11205*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11208*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11211*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11223*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11226*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11229*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11241*/                 OPC_EmitInteger, MVT::i32, 1, 
/*11244*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11247*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11250*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11253*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11278*/               /*Scope*/ 21, /*->11300*/
/*11279*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11281*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11290*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11300*/               0, /*End of Scope*/
/*11301*/             /*Scope*/ 29, /*->11331*/
/*11302*/               OPC_CheckChild0Same, 1,
/*11304*/               OPC_CheckChild1Same, 0,
/*11306*/               OPC_MoveParent,
/*11307*/               OPC_MoveParent,
/*11308*/               OPC_CheckType, MVT::i32,
/*11310*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11312*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11321*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11331*/             0, /*End of Scope*/
/*11332*/           /*Scope*/ 69, /*->11402*/
/*11333*/             OPC_MoveChild, 0,
/*11335*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11338*/             OPC_Scope, 30, /*->11370*/ // 2 children in Scope
/*11340*/               OPC_CheckChild0Same, 0,
/*11342*/               OPC_CheckChild1Same, 1,
/*11344*/               OPC_MoveParent,
/*11345*/               OPC_RecordChild1, // #2 = $y
/*11346*/               OPC_MoveParent,
/*11347*/               OPC_CheckType, MVT::i32,
/*11349*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11351*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11360*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11370*/             /*Scope*/ 30, /*->11401*/
/*11371*/               OPC_CheckChild0Same, 1,
/*11373*/               OPC_CheckChild1Same, 0,
/*11375*/               OPC_MoveParent,
/*11376*/               OPC_RecordChild1, // #2 = $y
/*11377*/               OPC_MoveParent,
/*11378*/               OPC_CheckType, MVT::i32,
/*11380*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11382*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11391*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11401*/             0, /*End of Scope*/
/*11402*/           /*Scope*/ 68, /*->11471*/
/*11403*/             OPC_RecordChild0, // #2 = $y
/*11404*/             OPC_MoveChild, 1,
/*11406*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11409*/             OPC_Scope, 29, /*->11440*/ // 2 children in Scope
/*11411*/               OPC_CheckChild0Same, 1,
/*11413*/               OPC_CheckChild1Same, 0,
/*11415*/               OPC_MoveParent,
/*11416*/               OPC_MoveParent,
/*11417*/               OPC_CheckType, MVT::i32,
/*11419*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11421*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11430*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11440*/             /*Scope*/ 29, /*->11470*/
/*11441*/               OPC_CheckChild0Same, 0,
/*11443*/               OPC_CheckChild1Same, 1,
/*11445*/               OPC_MoveParent,
/*11446*/               OPC_MoveParent,
/*11447*/               OPC_CheckType, MVT::i32,
/*11449*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11451*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11460*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11470*/             0, /*End of Scope*/
/*11471*/           /*Scope*/ 69, /*->11541*/
/*11472*/             OPC_MoveChild, 0,
/*11474*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11477*/             OPC_Scope, 30, /*->11509*/ // 2 children in Scope
/*11479*/               OPC_CheckChild0Same, 1,
/*11481*/               OPC_CheckChild1Same, 0,
/*11483*/               OPC_MoveParent,
/*11484*/               OPC_RecordChild1, // #2 = $y
/*11485*/               OPC_MoveParent,
/*11486*/               OPC_CheckType, MVT::i32,
/*11488*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11490*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11499*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11509*/             /*Scope*/ 30, /*->11540*/
/*11510*/               OPC_CheckChild0Same, 0,
/*11512*/               OPC_CheckChild1Same, 1,
/*11514*/               OPC_MoveParent,
/*11515*/               OPC_RecordChild1, // #2 = $y
/*11516*/               OPC_MoveParent,
/*11517*/               OPC_CheckType, MVT::i32,
/*11519*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11521*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11530*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11540*/             0, /*End of Scope*/
/*11541*/           0, /*End of Scope*/
/*11542*/         /*Scope*/ 126, /*->11669*/
/*11543*/           OPC_MoveChild, 1,
/*11545*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11548*/           OPC_RecordChild0, // #1 = $x
/*11549*/           OPC_RecordChild1, // #2 = $z
/*11550*/           OPC_MoveParent,
/*11551*/           OPC_MoveParent,
/*11552*/           OPC_MoveChild, 1,
/*11554*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11557*/           OPC_Scope, 28, /*->11587*/ // 3 children in Scope
/*11559*/             OPC_CheckChild0Same, 1,
/*11561*/             OPC_CheckChild1Same, 2,
/*11563*/             OPC_MoveParent,
/*11564*/             OPC_CheckType, MVT::i32,
/*11566*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11568*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11577*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11587*/           /*Scope*/ 51, /*->11639*/
/*11588*/             OPC_CheckChild0Same, 2,
/*11590*/             OPC_CheckChild1Same, 1,
/*11592*/             OPC_MoveParent,
/*11593*/             OPC_CheckType, MVT::i32,
/*11595*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11597*/             OPC_Scope, 19, /*->11618*/ // 2 children in Scope
/*11599*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11608*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11618*/             /*Scope*/ 19, /*->11638*/
/*11619*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11628*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11638*/             0, /*End of Scope*/
/*11639*/           /*Scope*/ 28, /*->11668*/
/*11640*/             OPC_CheckChild0Same, 1,
/*11642*/             OPC_CheckChild1Same, 2,
/*11644*/             OPC_MoveParent,
/*11645*/             OPC_CheckType, MVT::i32,
/*11647*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11649*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11658*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11668*/           0, /*End of Scope*/
/*11669*/         0, /*End of Scope*/
/*11670*/       /*Scope*/ 127, /*->11798*/
/*11671*/         OPC_MoveChild, 0,
/*11673*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11676*/         OPC_RecordChild0, // #0 = $x
/*11677*/         OPC_RecordChild1, // #1 = $z
/*11678*/         OPC_MoveParent,
/*11679*/         OPC_RecordChild1, // #2 = $y
/*11680*/         OPC_MoveParent,
/*11681*/         OPC_MoveChild, 1,
/*11683*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11686*/         OPC_Scope, 28, /*->11716*/ // 3 children in Scope
/*11688*/           OPC_CheckChild0Same, 0,
/*11690*/           OPC_CheckChild1Same, 1,
/*11692*/           OPC_MoveParent,
/*11693*/           OPC_CheckType, MVT::i32,
/*11695*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11697*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11706*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11716*/         /*Scope*/ 51, /*->11768*/
/*11717*/           OPC_CheckChild0Same, 1,
/*11719*/           OPC_CheckChild1Same, 0,
/*11721*/           OPC_MoveParent,
/*11722*/           OPC_CheckType, MVT::i32,
/*11724*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11726*/           OPC_Scope, 19, /*->11747*/ // 2 children in Scope
/*11728*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11737*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11747*/           /*Scope*/ 19, /*->11767*/
/*11748*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11757*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11767*/           0, /*End of Scope*/
/*11768*/         /*Scope*/ 28, /*->11797*/
/*11769*/           OPC_CheckChild0Same, 0,
/*11771*/           OPC_CheckChild1Same, 1,
/*11773*/           OPC_MoveParent,
/*11774*/           OPC_CheckType, MVT::i32,
/*11776*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11778*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11787*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11797*/         0, /*End of Scope*/
/*11798*/       /*Scope*/ 93|128,17/*2269*/, /*->14069*/
/*11800*/         OPC_RecordChild0, // #0 = $x
/*11801*/         OPC_Scope, 95|128,11/*1503*/, /*->13307*/ // 2 children in Scope
/*11804*/           OPC_RecordChild1, // #1 = $z
/*11805*/           OPC_MoveParent,
/*11806*/           OPC_MoveChild, 1,
/*11808*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11811*/           OPC_Scope, 84|128,1/*212*/, /*->12026*/ // 4 children in Scope
/*11814*/             OPC_RecordChild0, // #2 = $y
/*11815*/             OPC_MoveChild, 1,
/*11817*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11820*/             OPC_CheckChild0Same, 1,
/*11822*/             OPC_CheckChild1Same, 0,
/*11824*/             OPC_MoveParent,
/*11825*/             OPC_MoveParent,
/*11826*/             OPC_CheckType, MVT::i32,
/*11828*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11830*/             OPC_EmitInteger, MVT::i32, 0, 
/*11833*/             OPC_EmitInteger, MVT::i32, 0, 
/*11836*/             OPC_EmitInteger, MVT::i32, 0, 
/*11839*/             OPC_EmitInteger, MVT::i32, 0, 
/*11842*/             OPC_EmitInteger, MVT::i32, 1, 
/*11845*/             OPC_EmitInteger, MVT::i32, 0, 
/*11848*/             OPC_EmitInteger, MVT::i32, 0, 
/*11851*/             OPC_EmitInteger, MVT::i32, 0, 
/*11854*/             OPC_EmitInteger, MVT::i32, 0, 
/*11857*/             OPC_EmitInteger, MVT::i32, 0, 
/*11860*/             OPC_EmitInteger, MVT::i32, 0, 
/*11863*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11875*/             OPC_EmitInteger, MVT::i32, 0, 
/*11878*/             OPC_EmitInteger, MVT::i32, 0, 
/*11881*/             OPC_EmitInteger, MVT::i32, 0, 
/*11884*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11896*/             OPC_EmitInteger, MVT::i32, 1, 
/*11899*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11902*/             OPC_EmitInteger, MVT::i32, 0, 
/*11905*/             OPC_EmitInteger, MVT::i32, 0, 
/*11908*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11935*/             OPC_EmitInteger, MVT::i32, 0, 
/*11938*/             OPC_EmitInteger, MVT::i32, 0, 
/*11941*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11953*/             OPC_EmitInteger, MVT::i32, 0, 
/*11956*/             OPC_EmitInteger, MVT::i32, 0, 
/*11959*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11971*/             OPC_EmitInteger, MVT::i32, 0, 
/*11974*/             OPC_EmitInteger, MVT::i32, 0, 
/*11977*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11989*/             OPC_EmitInteger, MVT::i32, 1, 
/*11992*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11995*/             OPC_EmitInteger, MVT::i32, 0, 
/*11998*/             OPC_EmitInteger, MVT::i32, 0, 
/*12001*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12026*/           /*Scope*/ 41|128,3/*425*/, /*->12453*/
/*12028*/             OPC_MoveChild, 0,
/*12030*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12033*/             OPC_Scope, 79|128,1/*207*/, /*->12243*/ // 2 children in Scope
/*12036*/               OPC_CheckChild0Same, 0,
/*12038*/               OPC_CheckChild1Same, 1,
/*12040*/               OPC_MoveParent,
/*12041*/               OPC_RecordChild1, // #2 = $y
/*12042*/               OPC_MoveParent,
/*12043*/               OPC_CheckType, MVT::i32,
/*12045*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12047*/               OPC_EmitInteger, MVT::i32, 0, 
/*12050*/               OPC_EmitInteger, MVT::i32, 0, 
/*12053*/               OPC_EmitInteger, MVT::i32, 0, 
/*12056*/               OPC_EmitInteger, MVT::i32, 0, 
/*12059*/               OPC_EmitInteger, MVT::i32, 1, 
/*12062*/               OPC_EmitInteger, MVT::i32, 0, 
/*12065*/               OPC_EmitInteger, MVT::i32, 0, 
/*12068*/               OPC_EmitInteger, MVT::i32, 0, 
/*12071*/               OPC_EmitInteger, MVT::i32, 0, 
/*12074*/               OPC_EmitInteger, MVT::i32, 0, 
/*12077*/               OPC_EmitInteger, MVT::i32, 0, 
/*12080*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12092*/               OPC_EmitInteger, MVT::i32, 0, 
/*12095*/               OPC_EmitInteger, MVT::i32, 0, 
/*12098*/               OPC_EmitInteger, MVT::i32, 0, 
/*12101*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12113*/               OPC_EmitInteger, MVT::i32, 1, 
/*12116*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12119*/               OPC_EmitInteger, MVT::i32, 0, 
/*12122*/               OPC_EmitInteger, MVT::i32, 0, 
/*12125*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12152*/               OPC_EmitInteger, MVT::i32, 0, 
/*12155*/               OPC_EmitInteger, MVT::i32, 0, 
/*12158*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12170*/               OPC_EmitInteger, MVT::i32, 0, 
/*12173*/               OPC_EmitInteger, MVT::i32, 0, 
/*12176*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12188*/               OPC_EmitInteger, MVT::i32, 0, 
/*12191*/               OPC_EmitInteger, MVT::i32, 0, 
/*12194*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12206*/               OPC_EmitInteger, MVT::i32, 1, 
/*12209*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12212*/               OPC_EmitInteger, MVT::i32, 0, 
/*12215*/               OPC_EmitInteger, MVT::i32, 0, 
/*12218*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12243*/             /*Scope*/ 79|128,1/*207*/, /*->12452*/
/*12245*/               OPC_CheckChild0Same, 1,
/*12247*/               OPC_CheckChild1Same, 0,
/*12249*/               OPC_MoveParent,
/*12250*/               OPC_RecordChild1, // #2 = $y
/*12251*/               OPC_MoveParent,
/*12252*/               OPC_CheckType, MVT::i32,
/*12254*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12256*/               OPC_EmitInteger, MVT::i32, 0, 
/*12259*/               OPC_EmitInteger, MVT::i32, 0, 
/*12262*/               OPC_EmitInteger, MVT::i32, 0, 
/*12265*/               OPC_EmitInteger, MVT::i32, 0, 
/*12268*/               OPC_EmitInteger, MVT::i32, 1, 
/*12271*/               OPC_EmitInteger, MVT::i32, 0, 
/*12274*/               OPC_EmitInteger, MVT::i32, 0, 
/*12277*/               OPC_EmitInteger, MVT::i32, 0, 
/*12280*/               OPC_EmitInteger, MVT::i32, 0, 
/*12283*/               OPC_EmitInteger, MVT::i32, 0, 
/*12286*/               OPC_EmitInteger, MVT::i32, 0, 
/*12289*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12301*/               OPC_EmitInteger, MVT::i32, 0, 
/*12304*/               OPC_EmitInteger, MVT::i32, 0, 
/*12307*/               OPC_EmitInteger, MVT::i32, 0, 
/*12310*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12322*/               OPC_EmitInteger, MVT::i32, 1, 
/*12325*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12328*/               OPC_EmitInteger, MVT::i32, 0, 
/*12331*/               OPC_EmitInteger, MVT::i32, 0, 
/*12334*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12361*/               OPC_EmitInteger, MVT::i32, 0, 
/*12364*/               OPC_EmitInteger, MVT::i32, 0, 
/*12367*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12379*/               OPC_EmitInteger, MVT::i32, 0, 
/*12382*/               OPC_EmitInteger, MVT::i32, 0, 
/*12385*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12397*/               OPC_EmitInteger, MVT::i32, 0, 
/*12400*/               OPC_EmitInteger, MVT::i32, 0, 
/*12403*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12415*/               OPC_EmitInteger, MVT::i32, 1, 
/*12418*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12421*/               OPC_EmitInteger, MVT::i32, 0, 
/*12424*/               OPC_EmitInteger, MVT::i32, 0, 
/*12427*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12452*/             0, /*End of Scope*/
/*12453*/           /*Scope*/ 40|128,3/*424*/, /*->12879*/
/*12455*/             OPC_RecordChild0, // #2 = $y
/*12456*/             OPC_MoveChild, 1,
/*12458*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12461*/             OPC_Scope, 78|128,1/*206*/, /*->12670*/ // 2 children in Scope
/*12464*/               OPC_CheckChild0Same, 1,
/*12466*/               OPC_CheckChild1Same, 0,
/*12468*/               OPC_MoveParent,
/*12469*/               OPC_MoveParent,
/*12470*/               OPC_CheckType, MVT::i32,
/*12472*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12474*/               OPC_EmitInteger, MVT::i32, 0, 
/*12477*/               OPC_EmitInteger, MVT::i32, 0, 
/*12480*/               OPC_EmitInteger, MVT::i32, 0, 
/*12483*/               OPC_EmitInteger, MVT::i32, 0, 
/*12486*/               OPC_EmitInteger, MVT::i32, 1, 
/*12489*/               OPC_EmitInteger, MVT::i32, 0, 
/*12492*/               OPC_EmitInteger, MVT::i32, 0, 
/*12495*/               OPC_EmitInteger, MVT::i32, 0, 
/*12498*/               OPC_EmitInteger, MVT::i32, 0, 
/*12501*/               OPC_EmitInteger, MVT::i32, 0, 
/*12504*/               OPC_EmitInteger, MVT::i32, 0, 
/*12507*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12519*/               OPC_EmitInteger, MVT::i32, 0, 
/*12522*/               OPC_EmitInteger, MVT::i32, 0, 
/*12525*/               OPC_EmitInteger, MVT::i32, 0, 
/*12528*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12540*/               OPC_EmitInteger, MVT::i32, 1, 
/*12543*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12546*/               OPC_EmitInteger, MVT::i32, 0, 
/*12549*/               OPC_EmitInteger, MVT::i32, 0, 
/*12552*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12579*/               OPC_EmitInteger, MVT::i32, 0, 
/*12582*/               OPC_EmitInteger, MVT::i32, 0, 
/*12585*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12597*/               OPC_EmitInteger, MVT::i32, 0, 
/*12600*/               OPC_EmitInteger, MVT::i32, 0, 
/*12603*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12615*/               OPC_EmitInteger, MVT::i32, 0, 
/*12618*/               OPC_EmitInteger, MVT::i32, 0, 
/*12621*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12633*/               OPC_EmitInteger, MVT::i32, 1, 
/*12636*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12639*/               OPC_EmitInteger, MVT::i32, 0, 
/*12642*/               OPC_EmitInteger, MVT::i32, 0, 
/*12645*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12670*/             /*Scope*/ 78|128,1/*206*/, /*->12878*/
/*12672*/               OPC_CheckChild0Same, 0,
/*12674*/               OPC_CheckChild1Same, 1,
/*12676*/               OPC_MoveParent,
/*12677*/               OPC_MoveParent,
/*12678*/               OPC_CheckType, MVT::i32,
/*12680*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12682*/               OPC_EmitInteger, MVT::i32, 0, 
/*12685*/               OPC_EmitInteger, MVT::i32, 0, 
/*12688*/               OPC_EmitInteger, MVT::i32, 0, 
/*12691*/               OPC_EmitInteger, MVT::i32, 0, 
/*12694*/               OPC_EmitInteger, MVT::i32, 1, 
/*12697*/               OPC_EmitInteger, MVT::i32, 0, 
/*12700*/               OPC_EmitInteger, MVT::i32, 0, 
/*12703*/               OPC_EmitInteger, MVT::i32, 0, 
/*12706*/               OPC_EmitInteger, MVT::i32, 0, 
/*12709*/               OPC_EmitInteger, MVT::i32, 0, 
/*12712*/               OPC_EmitInteger, MVT::i32, 0, 
/*12715*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12727*/               OPC_EmitInteger, MVT::i32, 0, 
/*12730*/               OPC_EmitInteger, MVT::i32, 0, 
/*12733*/               OPC_EmitInteger, MVT::i32, 0, 
/*12736*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12748*/               OPC_EmitInteger, MVT::i32, 1, 
/*12751*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12754*/               OPC_EmitInteger, MVT::i32, 0, 
/*12757*/               OPC_EmitInteger, MVT::i32, 0, 
/*12760*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12787*/               OPC_EmitInteger, MVT::i32, 0, 
/*12790*/               OPC_EmitInteger, MVT::i32, 0, 
/*12793*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12805*/               OPC_EmitInteger, MVT::i32, 0, 
/*12808*/               OPC_EmitInteger, MVT::i32, 0, 
/*12811*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12823*/               OPC_EmitInteger, MVT::i32, 0, 
/*12826*/               OPC_EmitInteger, MVT::i32, 0, 
/*12829*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12841*/               OPC_EmitInteger, MVT::i32, 1, 
/*12844*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12847*/               OPC_EmitInteger, MVT::i32, 0, 
/*12850*/               OPC_EmitInteger, MVT::i32, 0, 
/*12853*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12878*/             0, /*End of Scope*/
/*12879*/           /*Scope*/ 41|128,3/*425*/, /*->13306*/
/*12881*/             OPC_MoveChild, 0,
/*12883*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12886*/             OPC_Scope, 79|128,1/*207*/, /*->13096*/ // 2 children in Scope
/*12889*/               OPC_CheckChild0Same, 1,
/*12891*/               OPC_CheckChild1Same, 0,
/*12893*/               OPC_MoveParent,
/*12894*/               OPC_RecordChild1, // #2 = $y
/*12895*/               OPC_MoveParent,
/*12896*/               OPC_CheckType, MVT::i32,
/*12898*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12900*/               OPC_EmitInteger, MVT::i32, 0, 
/*12903*/               OPC_EmitInteger, MVT::i32, 0, 
/*12906*/               OPC_EmitInteger, MVT::i32, 0, 
/*12909*/               OPC_EmitInteger, MVT::i32, 0, 
/*12912*/               OPC_EmitInteger, MVT::i32, 1, 
/*12915*/               OPC_EmitInteger, MVT::i32, 0, 
/*12918*/               OPC_EmitInteger, MVT::i32, 0, 
/*12921*/               OPC_EmitInteger, MVT::i32, 0, 
/*12924*/               OPC_EmitInteger, MVT::i32, 0, 
/*12927*/               OPC_EmitInteger, MVT::i32, 0, 
/*12930*/               OPC_EmitInteger, MVT::i32, 0, 
/*12933*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12945*/               OPC_EmitInteger, MVT::i32, 0, 
/*12948*/               OPC_EmitInteger, MVT::i32, 0, 
/*12951*/               OPC_EmitInteger, MVT::i32, 0, 
/*12954*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12966*/               OPC_EmitInteger, MVT::i32, 1, 
/*12969*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12972*/               OPC_EmitInteger, MVT::i32, 0, 
/*12975*/               OPC_EmitInteger, MVT::i32, 0, 
/*12978*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13005*/               OPC_EmitInteger, MVT::i32, 0, 
/*13008*/               OPC_EmitInteger, MVT::i32, 0, 
/*13011*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13023*/               OPC_EmitInteger, MVT::i32, 0, 
/*13026*/               OPC_EmitInteger, MVT::i32, 0, 
/*13029*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13041*/               OPC_EmitInteger, MVT::i32, 0, 
/*13044*/               OPC_EmitInteger, MVT::i32, 0, 
/*13047*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13059*/               OPC_EmitInteger, MVT::i32, 1, 
/*13062*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13065*/               OPC_EmitInteger, MVT::i32, 0, 
/*13068*/               OPC_EmitInteger, MVT::i32, 0, 
/*13071*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13096*/             /*Scope*/ 79|128,1/*207*/, /*->13305*/
/*13098*/               OPC_CheckChild0Same, 0,
/*13100*/               OPC_CheckChild1Same, 1,
/*13102*/               OPC_MoveParent,
/*13103*/               OPC_RecordChild1, // #2 = $y
/*13104*/               OPC_MoveParent,
/*13105*/               OPC_CheckType, MVT::i32,
/*13107*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13109*/               OPC_EmitInteger, MVT::i32, 0, 
/*13112*/               OPC_EmitInteger, MVT::i32, 0, 
/*13115*/               OPC_EmitInteger, MVT::i32, 0, 
/*13118*/               OPC_EmitInteger, MVT::i32, 0, 
/*13121*/               OPC_EmitInteger, MVT::i32, 1, 
/*13124*/               OPC_EmitInteger, MVT::i32, 0, 
/*13127*/               OPC_EmitInteger, MVT::i32, 0, 
/*13130*/               OPC_EmitInteger, MVT::i32, 0, 
/*13133*/               OPC_EmitInteger, MVT::i32, 0, 
/*13136*/               OPC_EmitInteger, MVT::i32, 0, 
/*13139*/               OPC_EmitInteger, MVT::i32, 0, 
/*13142*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13154*/               OPC_EmitInteger, MVT::i32, 0, 
/*13157*/               OPC_EmitInteger, MVT::i32, 0, 
/*13160*/               OPC_EmitInteger, MVT::i32, 0, 
/*13163*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13175*/               OPC_EmitInteger, MVT::i32, 1, 
/*13178*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13181*/               OPC_EmitInteger, MVT::i32, 0, 
/*13184*/               OPC_EmitInteger, MVT::i32, 0, 
/*13187*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13214*/               OPC_EmitInteger, MVT::i32, 0, 
/*13217*/               OPC_EmitInteger, MVT::i32, 0, 
/*13220*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13232*/               OPC_EmitInteger, MVT::i32, 0, 
/*13235*/               OPC_EmitInteger, MVT::i32, 0, 
/*13238*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13250*/               OPC_EmitInteger, MVT::i32, 0, 
/*13253*/               OPC_EmitInteger, MVT::i32, 0, 
/*13256*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13268*/               OPC_EmitInteger, MVT::i32, 1, 
/*13271*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13274*/               OPC_EmitInteger, MVT::i32, 0, 
/*13277*/               OPC_EmitInteger, MVT::i32, 0, 
/*13280*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13305*/             0, /*End of Scope*/
/*13306*/           0, /*End of Scope*/
/*13307*/         /*Scope*/ 119|128,5/*759*/, /*->14068*/
/*13309*/           OPC_MoveChild, 1,
/*13311*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*13314*/           OPC_RecordChild0, // #1 = $x
/*13315*/           OPC_RecordChild1, // #2 = $z
/*13316*/           OPC_MoveParent,
/*13317*/           OPC_MoveParent,
/*13318*/           OPC_MoveChild, 1,
/*13320*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13323*/           OPC_Scope, 77|128,1/*205*/, /*->13531*/ // 3 children in Scope
/*13326*/             OPC_CheckChild0Same, 1,
/*13328*/             OPC_CheckChild1Same, 2,
/*13330*/             OPC_MoveParent,
/*13331*/             OPC_CheckType, MVT::i32,
/*13333*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13335*/             OPC_EmitInteger, MVT::i32, 0, 
/*13338*/             OPC_EmitInteger, MVT::i32, 0, 
/*13341*/             OPC_EmitInteger, MVT::i32, 0, 
/*13344*/             OPC_EmitInteger, MVT::i32, 0, 
/*13347*/             OPC_EmitInteger, MVT::i32, 1, 
/*13350*/             OPC_EmitInteger, MVT::i32, 0, 
/*13353*/             OPC_EmitInteger, MVT::i32, 0, 
/*13356*/             OPC_EmitInteger, MVT::i32, 0, 
/*13359*/             OPC_EmitInteger, MVT::i32, 0, 
/*13362*/             OPC_EmitInteger, MVT::i32, 0, 
/*13365*/             OPC_EmitInteger, MVT::i32, 0, 
/*13368*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13380*/             OPC_EmitInteger, MVT::i32, 0, 
/*13383*/             OPC_EmitInteger, MVT::i32, 0, 
/*13386*/             OPC_EmitInteger, MVT::i32, 0, 
/*13389*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13401*/             OPC_EmitInteger, MVT::i32, 1, 
/*13404*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13407*/             OPC_EmitInteger, MVT::i32, 0, 
/*13410*/             OPC_EmitInteger, MVT::i32, 0, 
/*13413*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13440*/             OPC_EmitInteger, MVT::i32, 0, 
/*13443*/             OPC_EmitInteger, MVT::i32, 0, 
/*13446*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13458*/             OPC_EmitInteger, MVT::i32, 0, 
/*13461*/             OPC_EmitInteger, MVT::i32, 0, 
/*13464*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13476*/             OPC_EmitInteger, MVT::i32, 0, 
/*13479*/             OPC_EmitInteger, MVT::i32, 0, 
/*13482*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13494*/             OPC_EmitInteger, MVT::i32, 1, 
/*13497*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13500*/             OPC_EmitInteger, MVT::i32, 0, 
/*13503*/             OPC_EmitInteger, MVT::i32, 0, 
/*13506*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13531*/           /*Scope*/ 71|128,2/*327*/, /*->13860*/
/*13533*/             OPC_CheckChild0Same, 2,
/*13535*/             OPC_CheckChild1Same, 1,
/*13537*/             OPC_MoveParent,
/*13538*/             OPC_CheckType, MVT::i32,
/*13540*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13542*/             OPC_EmitInteger, MVT::i32, 0, 
/*13545*/             OPC_EmitInteger, MVT::i32, 0, 
/*13548*/             OPC_EmitInteger, MVT::i32, 0, 
/*13551*/             OPC_EmitInteger, MVT::i32, 0, 
/*13554*/             OPC_EmitInteger, MVT::i32, 1, 
/*13557*/             OPC_EmitInteger, MVT::i32, 0, 
/*13560*/             OPC_EmitInteger, MVT::i32, 0, 
/*13563*/             OPC_EmitInteger, MVT::i32, 0, 
/*13566*/             OPC_EmitInteger, MVT::i32, 0, 
/*13569*/             OPC_EmitInteger, MVT::i32, 0, 
/*13572*/             OPC_EmitInteger, MVT::i32, 0, 
/*13575*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13587*/             OPC_EmitInteger, MVT::i32, 0, 
/*13590*/             OPC_EmitInteger, MVT::i32, 0, 
/*13593*/             OPC_EmitInteger, MVT::i32, 0, 
/*13596*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13608*/             OPC_EmitInteger, MVT::i32, 1, 
/*13611*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13614*/             OPC_EmitInteger, MVT::i32, 0, 
/*13617*/             OPC_EmitInteger, MVT::i32, 0, 
/*13620*/             OPC_Scope, 118, /*->13740*/ // 2 children in Scope
/*13622*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13649*/               OPC_EmitInteger, MVT::i32, 0, 
/*13652*/               OPC_EmitInteger, MVT::i32, 0, 
/*13655*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13667*/               OPC_EmitInteger, MVT::i32, 0, 
/*13670*/               OPC_EmitInteger, MVT::i32, 0, 
/*13673*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13685*/               OPC_EmitInteger, MVT::i32, 0, 
/*13688*/               OPC_EmitInteger, MVT::i32, 0, 
/*13691*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13703*/               OPC_EmitInteger, MVT::i32, 1, 
/*13706*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13709*/               OPC_EmitInteger, MVT::i32, 0, 
/*13712*/               OPC_EmitInteger, MVT::i32, 0, 
/*13715*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13740*/             /*Scope*/ 118, /*->13859*/
/*13741*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13768*/               OPC_EmitInteger, MVT::i32, 0, 
/*13771*/               OPC_EmitInteger, MVT::i32, 0, 
/*13774*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13786*/               OPC_EmitInteger, MVT::i32, 0, 
/*13789*/               OPC_EmitInteger, MVT::i32, 0, 
/*13792*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13804*/               OPC_EmitInteger, MVT::i32, 0, 
/*13807*/               OPC_EmitInteger, MVT::i32, 0, 
/*13810*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13822*/               OPC_EmitInteger, MVT::i32, 1, 
/*13825*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13828*/               OPC_EmitInteger, MVT::i32, 0, 
/*13831*/               OPC_EmitInteger, MVT::i32, 0, 
/*13834*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13859*/             0, /*End of Scope*/
/*13860*/           /*Scope*/ 77|128,1/*205*/, /*->14067*/
/*13862*/             OPC_CheckChild0Same, 1,
/*13864*/             OPC_CheckChild1Same, 2,
/*13866*/             OPC_MoveParent,
/*13867*/             OPC_CheckType, MVT::i32,
/*13869*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13871*/             OPC_EmitInteger, MVT::i32, 0, 
/*13874*/             OPC_EmitInteger, MVT::i32, 0, 
/*13877*/             OPC_EmitInteger, MVT::i32, 0, 
/*13880*/             OPC_EmitInteger, MVT::i32, 0, 
/*13883*/             OPC_EmitInteger, MVT::i32, 1, 
/*13886*/             OPC_EmitInteger, MVT::i32, 0, 
/*13889*/             OPC_EmitInteger, MVT::i32, 0, 
/*13892*/             OPC_EmitInteger, MVT::i32, 0, 
/*13895*/             OPC_EmitInteger, MVT::i32, 0, 
/*13898*/             OPC_EmitInteger, MVT::i32, 0, 
/*13901*/             OPC_EmitInteger, MVT::i32, 0, 
/*13904*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13916*/             OPC_EmitInteger, MVT::i32, 0, 
/*13919*/             OPC_EmitInteger, MVT::i32, 0, 
/*13922*/             OPC_EmitInteger, MVT::i32, 0, 
/*13925*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13937*/             OPC_EmitInteger, MVT::i32, 1, 
/*13940*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13943*/             OPC_EmitInteger, MVT::i32, 0, 
/*13946*/             OPC_EmitInteger, MVT::i32, 0, 
/*13949*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13976*/             OPC_EmitInteger, MVT::i32, 0, 
/*13979*/             OPC_EmitInteger, MVT::i32, 0, 
/*13982*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13994*/             OPC_EmitInteger, MVT::i32, 0, 
/*13997*/             OPC_EmitInteger, MVT::i32, 0, 
/*14000*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14012*/             OPC_EmitInteger, MVT::i32, 0, 
/*14015*/             OPC_EmitInteger, MVT::i32, 0, 
/*14018*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14030*/             OPC_EmitInteger, MVT::i32, 1, 
/*14033*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14036*/             OPC_EmitInteger, MVT::i32, 0, 
/*14039*/             OPC_EmitInteger, MVT::i32, 0, 
/*14042*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14067*/           0, /*End of Scope*/
/*14068*/         0, /*End of Scope*/
/*14069*/       /*Scope*/ 120|128,5/*760*/, /*->14831*/
/*14071*/         OPC_MoveChild, 0,
/*14073*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*14076*/         OPC_RecordChild0, // #0 = $x
/*14077*/         OPC_RecordChild1, // #1 = $z
/*14078*/         OPC_MoveParent,
/*14079*/         OPC_RecordChild1, // #2 = $y
/*14080*/         OPC_MoveParent,
/*14081*/         OPC_MoveChild, 1,
/*14083*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14086*/         OPC_Scope, 77|128,1/*205*/, /*->14294*/ // 3 children in Scope
/*14089*/           OPC_CheckChild0Same, 0,
/*14091*/           OPC_CheckChild1Same, 1,
/*14093*/           OPC_MoveParent,
/*14094*/           OPC_CheckType, MVT::i32,
/*14096*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14098*/           OPC_EmitInteger, MVT::i32, 0, 
/*14101*/           OPC_EmitInteger, MVT::i32, 0, 
/*14104*/           OPC_EmitInteger, MVT::i32, 0, 
/*14107*/           OPC_EmitInteger, MVT::i32, 0, 
/*14110*/           OPC_EmitInteger, MVT::i32, 1, 
/*14113*/           OPC_EmitInteger, MVT::i32, 0, 
/*14116*/           OPC_EmitInteger, MVT::i32, 0, 
/*14119*/           OPC_EmitInteger, MVT::i32, 0, 
/*14122*/           OPC_EmitInteger, MVT::i32, 0, 
/*14125*/           OPC_EmitInteger, MVT::i32, 0, 
/*14128*/           OPC_EmitInteger, MVT::i32, 0, 
/*14131*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14143*/           OPC_EmitInteger, MVT::i32, 0, 
/*14146*/           OPC_EmitInteger, MVT::i32, 0, 
/*14149*/           OPC_EmitInteger, MVT::i32, 0, 
/*14152*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14164*/           OPC_EmitInteger, MVT::i32, 1, 
/*14167*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14170*/           OPC_EmitInteger, MVT::i32, 0, 
/*14173*/           OPC_EmitInteger, MVT::i32, 0, 
/*14176*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14203*/           OPC_EmitInteger, MVT::i32, 0, 
/*14206*/           OPC_EmitInteger, MVT::i32, 0, 
/*14209*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14221*/           OPC_EmitInteger, MVT::i32, 0, 
/*14224*/           OPC_EmitInteger, MVT::i32, 0, 
/*14227*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14239*/           OPC_EmitInteger, MVT::i32, 0, 
/*14242*/           OPC_EmitInteger, MVT::i32, 0, 
/*14245*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14257*/           OPC_EmitInteger, MVT::i32, 1, 
/*14260*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14263*/           OPC_EmitInteger, MVT::i32, 0, 
/*14266*/           OPC_EmitInteger, MVT::i32, 0, 
/*14269*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14294*/         /*Scope*/ 71|128,2/*327*/, /*->14623*/
/*14296*/           OPC_CheckChild0Same, 1,
/*14298*/           OPC_CheckChild1Same, 0,
/*14300*/           OPC_MoveParent,
/*14301*/           OPC_CheckType, MVT::i32,
/*14303*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14305*/           OPC_EmitInteger, MVT::i32, 0, 
/*14308*/           OPC_EmitInteger, MVT::i32, 0, 
/*14311*/           OPC_EmitInteger, MVT::i32, 0, 
/*14314*/           OPC_EmitInteger, MVT::i32, 0, 
/*14317*/           OPC_EmitInteger, MVT::i32, 1, 
/*14320*/           OPC_EmitInteger, MVT::i32, 0, 
/*14323*/           OPC_EmitInteger, MVT::i32, 0, 
/*14326*/           OPC_EmitInteger, MVT::i32, 0, 
/*14329*/           OPC_EmitInteger, MVT::i32, 0, 
/*14332*/           OPC_EmitInteger, MVT::i32, 0, 
/*14335*/           OPC_EmitInteger, MVT::i32, 0, 
/*14338*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14350*/           OPC_EmitInteger, MVT::i32, 0, 
/*14353*/           OPC_EmitInteger, MVT::i32, 0, 
/*14356*/           OPC_EmitInteger, MVT::i32, 0, 
/*14359*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14371*/           OPC_EmitInteger, MVT::i32, 1, 
/*14374*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14377*/           OPC_EmitInteger, MVT::i32, 0, 
/*14380*/           OPC_EmitInteger, MVT::i32, 0, 
/*14383*/           OPC_Scope, 118, /*->14503*/ // 2 children in Scope
/*14385*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14412*/             OPC_EmitInteger, MVT::i32, 0, 
/*14415*/             OPC_EmitInteger, MVT::i32, 0, 
/*14418*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14430*/             OPC_EmitInteger, MVT::i32, 0, 
/*14433*/             OPC_EmitInteger, MVT::i32, 0, 
/*14436*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14448*/             OPC_EmitInteger, MVT::i32, 0, 
/*14451*/             OPC_EmitInteger, MVT::i32, 0, 
/*14454*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14466*/             OPC_EmitInteger, MVT::i32, 1, 
/*14469*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14472*/             OPC_EmitInteger, MVT::i32, 0, 
/*14475*/             OPC_EmitInteger, MVT::i32, 0, 
/*14478*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14503*/           /*Scope*/ 118, /*->14622*/
/*14504*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14531*/             OPC_EmitInteger, MVT::i32, 0, 
/*14534*/             OPC_EmitInteger, MVT::i32, 0, 
/*14537*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14549*/             OPC_EmitInteger, MVT::i32, 0, 
/*14552*/             OPC_EmitInteger, MVT::i32, 0, 
/*14555*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14567*/             OPC_EmitInteger, MVT::i32, 0, 
/*14570*/             OPC_EmitInteger, MVT::i32, 0, 
/*14573*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14585*/             OPC_EmitInteger, MVT::i32, 1, 
/*14588*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14591*/             OPC_EmitInteger, MVT::i32, 0, 
/*14594*/             OPC_EmitInteger, MVT::i32, 0, 
/*14597*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14622*/           0, /*End of Scope*/
/*14623*/         /*Scope*/ 77|128,1/*205*/, /*->14830*/
/*14625*/           OPC_CheckChild0Same, 0,
/*14627*/           OPC_CheckChild1Same, 1,
/*14629*/           OPC_MoveParent,
/*14630*/           OPC_CheckType, MVT::i32,
/*14632*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14634*/           OPC_EmitInteger, MVT::i32, 0, 
/*14637*/           OPC_EmitInteger, MVT::i32, 0, 
/*14640*/           OPC_EmitInteger, MVT::i32, 0, 
/*14643*/           OPC_EmitInteger, MVT::i32, 0, 
/*14646*/           OPC_EmitInteger, MVT::i32, 1, 
/*14649*/           OPC_EmitInteger, MVT::i32, 0, 
/*14652*/           OPC_EmitInteger, MVT::i32, 0, 
/*14655*/           OPC_EmitInteger, MVT::i32, 0, 
/*14658*/           OPC_EmitInteger, MVT::i32, 0, 
/*14661*/           OPC_EmitInteger, MVT::i32, 0, 
/*14664*/           OPC_EmitInteger, MVT::i32, 0, 
/*14667*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14679*/           OPC_EmitInteger, MVT::i32, 0, 
/*14682*/           OPC_EmitInteger, MVT::i32, 0, 
/*14685*/           OPC_EmitInteger, MVT::i32, 0, 
/*14688*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14700*/           OPC_EmitInteger, MVT::i32, 1, 
/*14703*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14706*/           OPC_EmitInteger, MVT::i32, 0, 
/*14709*/           OPC_EmitInteger, MVT::i32, 0, 
/*14712*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14739*/           OPC_EmitInteger, MVT::i32, 0, 
/*14742*/           OPC_EmitInteger, MVT::i32, 0, 
/*14745*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14757*/           OPC_EmitInteger, MVT::i32, 0, 
/*14760*/           OPC_EmitInteger, MVT::i32, 0, 
/*14763*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14775*/           OPC_EmitInteger, MVT::i32, 0, 
/*14778*/           OPC_EmitInteger, MVT::i32, 0, 
/*14781*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14793*/           OPC_EmitInteger, MVT::i32, 1, 
/*14796*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14799*/           OPC_EmitInteger, MVT::i32, 0, 
/*14802*/           OPC_EmitInteger, MVT::i32, 0, 
/*14805*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14830*/         0, /*End of Scope*/
/*14831*/       0, /*End of Scope*/
/*14832*/     /*Scope*/ 20|128,1/*148*/, /*->14982*/
/*14834*/       OPC_RecordChild0, // #0 = $src0
/*14835*/       OPC_RecordChild1, // #1 = $src1
/*14836*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->14955
/*14839*/         OPC_Scope, 101, /*->14942*/ // 2 children in Scope
/*14841*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14843*/           OPC_EmitInteger, MVT::i32, 0, 
/*14846*/           OPC_EmitInteger, MVT::i32, 0, 
/*14849*/           OPC_EmitInteger, MVT::i32, 1, 
/*14852*/           OPC_EmitInteger, MVT::i32, 0, 
/*14855*/           OPC_EmitInteger, MVT::i32, 0, 
/*14858*/           OPC_EmitInteger, MVT::i32, 0, 
/*14861*/           OPC_EmitInteger, MVT::i32, 0, 
/*14864*/           OPC_EmitInteger, MVT::i32, 0, 
/*14867*/           OPC_EmitInteger, MVT::i32, 0, 
/*14870*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14882*/           OPC_EmitInteger, MVT::i32, 0, 
/*14885*/           OPC_EmitInteger, MVT::i32, 0, 
/*14888*/           OPC_EmitInteger, MVT::i32, 0, 
/*14891*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14903*/           OPC_EmitInteger, MVT::i32, 1, 
/*14906*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14909*/           OPC_EmitInteger, MVT::i32, 0, 
/*14912*/           OPC_EmitInteger, MVT::i32, 0, 
/*14915*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*14942*/         /*Scope*/ 11, /*->14954*/
/*14943*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*14945*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*14954*/         0, /*End of Scope*/
/*14955*/       /*SwitchType*/ 11, MVT::i64,// ->14968
/*14957*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*14959*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*14968*/       /*SwitchType*/ 11, MVT::i1,// ->14981
/*14970*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14972*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*14981*/       0, // EndSwitchType
/*14982*/     0, /*End of Scope*/
/*14983*/   /*SwitchOpcode*/ 85|128,5/*725*/, TARGET_VAL(ISD::ADD),// ->15712
/*14987*/     OPC_Scope, 59|128,2/*315*/, /*->15305*/ // 2 children in Scope
/*14990*/       OPC_MoveChild, 0,
/*14992*/       OPC_SwitchOpcode /*4 cases */, 41, TARGET_VAL(ISD::SHL),// ->15037
/*14996*/         OPC_CheckChild0Integer, 1, 
/*14998*/         OPC_RecordChild1, // #0 = $a
/*14999*/         OPC_CheckChild1Type, MVT::i32,
/*15001*/         OPC_MoveParent,
/*15002*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15013*/         OPC_CheckType, MVT::i32,
/*15015*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15017*/         OPC_EmitInteger, MVT::i32, 0, 
/*15020*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*15028*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i32 0:i32))
/*15037*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_U24),// ->15161
/*15040*/         OPC_RecordChild0, // #0 = $src0
/*15041*/         OPC_RecordChild1, // #1 = $src1
/*15042*/         OPC_MoveParent,
/*15043*/         OPC_RecordChild1, // #2 = $src2
/*15044*/         OPC_CheckType, MVT::i32,
/*15046*/         OPC_Scope, 99, /*->15147*/ // 2 children in Scope
/*15048*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15050*/           OPC_EmitInteger, MVT::i32, 0, 
/*15053*/           OPC_EmitInteger, MVT::i32, 0, 
/*15056*/           OPC_EmitInteger, MVT::i32, 0, 
/*15059*/           OPC_EmitInteger, MVT::i32, 0, 
/*15062*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15074*/           OPC_EmitInteger, MVT::i32, 0, 
/*15077*/           OPC_EmitInteger, MVT::i32, 0, 
/*15080*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15092*/           OPC_EmitInteger, MVT::i32, 0, 
/*15095*/           OPC_EmitInteger, MVT::i32, 0, 
/*15098*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15110*/           OPC_EmitInteger, MVT::i32, 1, 
/*15113*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15116*/           OPC_EmitInteger, MVT::i32, 0, 
/*15119*/           OPC_EmitInteger, MVT::i32, 0, 
/*15122*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15147*/         /*Scope*/ 12, /*->15160*/
/*15148*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15150*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15160*/         0, /*End of Scope*/
/*15161*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_I24),// ->15285
/*15164*/         OPC_RecordChild0, // #0 = $src0
/*15165*/         OPC_RecordChild1, // #1 = $src1
/*15166*/         OPC_MoveParent,
/*15167*/         OPC_RecordChild1, // #2 = $src2
/*15168*/         OPC_CheckType, MVT::i32,
/*15170*/         OPC_Scope, 99, /*->15271*/ // 2 children in Scope
/*15172*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*15174*/           OPC_EmitInteger, MVT::i32, 0, 
/*15177*/           OPC_EmitInteger, MVT::i32, 0, 
/*15180*/           OPC_EmitInteger, MVT::i32, 0, 
/*15183*/           OPC_EmitInteger, MVT::i32, 0, 
/*15186*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15198*/           OPC_EmitInteger, MVT::i32, 0, 
/*15201*/           OPC_EmitInteger, MVT::i32, 0, 
/*15204*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15216*/           OPC_EmitInteger, MVT::i32, 0, 
/*15219*/           OPC_EmitInteger, MVT::i32, 0, 
/*15222*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15234*/           OPC_EmitInteger, MVT::i32, 1, 
/*15237*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15240*/           OPC_EmitInteger, MVT::i32, 0, 
/*15243*/           OPC_EmitInteger, MVT::i32, 0, 
/*15246*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15271*/         /*Scope*/ 12, /*->15284*/
/*15272*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15274*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15284*/         0, /*End of Scope*/
/*15285*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->15304
/*15288*/         OPC_RecordChild0, // #0 = $popcnt
/*15289*/         OPC_MoveParent,
/*15290*/         OPC_RecordChild1, // #1 = $val
/*15291*/         OPC_CheckType, MVT::i32,
/*15293*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15295*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*15304*/       0, // EndSwitchOpcode
/*15305*/     /*Scope*/ 20|128,3/*404*/, /*->15711*/
/*15307*/       OPC_RecordChild0, // #0 = $val
/*15308*/       OPC_Scope, 12|128,2/*268*/, /*->15579*/ // 2 children in Scope
/*15311*/         OPC_MoveChild, 1,
/*15313*/         OPC_SwitchOpcode /*3 cases */, 15, TARGET_VAL(ISD::CTPOP),// ->15332
/*15317*/           OPC_RecordChild0, // #1 = $popcnt
/*15318*/           OPC_MoveParent,
/*15319*/           OPC_CheckType, MVT::i32,
/*15321*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15323*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*15332*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_I24),// ->15455
/*15335*/           OPC_RecordChild0, // #1 = $src0
/*15336*/           OPC_RecordChild1, // #2 = $src1
/*15337*/           OPC_MoveParent,
/*15338*/           OPC_CheckType, MVT::i32,
/*15340*/           OPC_Scope, 12, /*->15354*/ // 2 children in Scope
/*15342*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15344*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15354*/           /*Scope*/ 99, /*->15454*/
/*15355*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*15357*/             OPC_EmitInteger, MVT::i32, 0, 
/*15360*/             OPC_EmitInteger, MVT::i32, 0, 
/*15363*/             OPC_EmitInteger, MVT::i32, 0, 
/*15366*/             OPC_EmitInteger, MVT::i32, 0, 
/*15369*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15381*/             OPC_EmitInteger, MVT::i32, 0, 
/*15384*/             OPC_EmitInteger, MVT::i32, 0, 
/*15387*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15399*/             OPC_EmitInteger, MVT::i32, 0, 
/*15402*/             OPC_EmitInteger, MVT::i32, 0, 
/*15405*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15417*/             OPC_EmitInteger, MVT::i32, 1, 
/*15420*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15423*/             OPC_EmitInteger, MVT::i32, 0, 
/*15426*/             OPC_EmitInteger, MVT::i32, 0, 
/*15429*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15454*/           0, /*End of Scope*/
/*15455*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_U24),// ->15578
/*15458*/           OPC_RecordChild0, // #1 = $src0
/*15459*/           OPC_RecordChild1, // #2 = $src1
/*15460*/           OPC_MoveParent,
/*15461*/           OPC_CheckType, MVT::i32,
/*15463*/           OPC_Scope, 12, /*->15477*/ // 2 children in Scope
/*15465*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15467*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15477*/           /*Scope*/ 99, /*->15577*/
/*15478*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15480*/             OPC_EmitInteger, MVT::i32, 0, 
/*15483*/             OPC_EmitInteger, MVT::i32, 0, 
/*15486*/             OPC_EmitInteger, MVT::i32, 0, 
/*15489*/             OPC_EmitInteger, MVT::i32, 0, 
/*15492*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15504*/             OPC_EmitInteger, MVT::i32, 0, 
/*15507*/             OPC_EmitInteger, MVT::i32, 0, 
/*15510*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15522*/             OPC_EmitInteger, MVT::i32, 0, 
/*15525*/             OPC_EmitInteger, MVT::i32, 0, 
/*15528*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15540*/             OPC_EmitInteger, MVT::i32, 1, 
/*15543*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15546*/             OPC_EmitInteger, MVT::i32, 0, 
/*15549*/             OPC_EmitInteger, MVT::i32, 0, 
/*15552*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15577*/           0, /*End of Scope*/
/*15578*/         0, // EndSwitchOpcode
/*15579*/       /*Scope*/ 1|128,1/*129*/, /*->15710*/
/*15581*/         OPC_RecordChild1, // #1 = $src1
/*15582*/         OPC_CheckType, MVT::i32,
/*15584*/         OPC_Scope, 101, /*->15687*/ // 3 children in Scope
/*15586*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15588*/           OPC_EmitInteger, MVT::i32, 0, 
/*15591*/           OPC_EmitInteger, MVT::i32, 0, 
/*15594*/           OPC_EmitInteger, MVT::i32, 1, 
/*15597*/           OPC_EmitInteger, MVT::i32, 0, 
/*15600*/           OPC_EmitInteger, MVT::i32, 0, 
/*15603*/           OPC_EmitInteger, MVT::i32, 0, 
/*15606*/           OPC_EmitInteger, MVT::i32, 0, 
/*15609*/           OPC_EmitInteger, MVT::i32, 0, 
/*15612*/           OPC_EmitInteger, MVT::i32, 0, 
/*15615*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15627*/           OPC_EmitInteger, MVT::i32, 0, 
/*15630*/           OPC_EmitInteger, MVT::i32, 0, 
/*15633*/           OPC_EmitInteger, MVT::i32, 0, 
/*15636*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15648*/           OPC_EmitInteger, MVT::i32, 1, 
/*15651*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15654*/           OPC_EmitInteger, MVT::i32, 0, 
/*15657*/           OPC_EmitInteger, MVT::i32, 0, 
/*15660*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*15687*/         /*Scope*/ 11, /*->15699*/
/*15688*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*15690*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                    // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*15699*/         /*Scope*/ 9, /*->15709*/
/*15700*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                    // Dst: (V_ADD_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*15709*/         0, /*End of Scope*/
/*15710*/       0, /*End of Scope*/
/*15711*/     0, /*End of Scope*/
/*15712*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->15744
/*15715*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*15716*/     OPC_RecordChild1, // #1 = $addr
/*15717*/     OPC_RecordChild2, // #2 = $chan
/*15718*/     OPC_MoveChild, 2,
/*15720*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15723*/     OPC_CheckType, MVT::i32,
/*15725*/     OPC_MoveParent,
/*15726*/     OPC_CheckType, MVT::i32,
/*15728*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15730*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*15733*/     OPC_EmitMergeInputChains1_0,
/*15734*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15744*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->15777
/*15747*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*15748*/     OPC_RecordChild1, // #1 = $val
/*15749*/     OPC_CheckChild1Type, MVT::i32,
/*15751*/     OPC_RecordChild2, // #2 = $addr
/*15752*/     OPC_RecordChild3, // #3 = $chan
/*15753*/     OPC_MoveChild, 3,
/*15755*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15758*/     OPC_CheckType, MVT::i32,
/*15760*/     OPC_MoveParent,
/*15761*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15763*/     OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*15766*/     OPC_EmitMergeInputChains1_0,
/*15767*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15777*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->18785
/*15781*/     OPC_RecordChild0, // #0 = $src0
/*15782*/     OPC_Scope, 25|128,12/*1561*/, /*->17346*/ // 2 children in Scope
/*15785*/       OPC_CheckChild0Type, MVT::f32,
/*15787*/       OPC_Scope, 10|128,7/*906*/, /*->16696*/ // 2 children in Scope
/*15790*/         OPC_RecordChild1, // #1 = $src1
/*15791*/         OPC_Scope, 64|128,3/*448*/, /*->16242*/ // 2 children in Scope
/*15794*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15805*/           OPC_CheckChild3Integer, 0, 
/*15807*/           OPC_MoveChild, 4,
/*15809*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15812*/           OPC_Scope, 106, /*->15920*/ // 4 children in Scope
/*15814*/             OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*15816*/             OPC_MoveParent,
/*15817*/             OPC_CheckType, MVT::i32,
/*15819*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15821*/             OPC_EmitInteger, MVT::i32, 0, 
/*15824*/             OPC_EmitInteger, MVT::i32, 0, 
/*15827*/             OPC_EmitInteger, MVT::i32, 1, 
/*15830*/             OPC_EmitInteger, MVT::i32, 0, 
/*15833*/             OPC_EmitInteger, MVT::i32, 0, 
/*15836*/             OPC_EmitInteger, MVT::i32, 0, 
/*15839*/             OPC_EmitInteger, MVT::i32, 0, 
/*15842*/             OPC_EmitInteger, MVT::i32, 0, 
/*15845*/             OPC_EmitInteger, MVT::i32, 0, 
/*15848*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15860*/             OPC_EmitInteger, MVT::i32, 0, 
/*15863*/             OPC_EmitInteger, MVT::i32, 0, 
/*15866*/             OPC_EmitInteger, MVT::i32, 0, 
/*15869*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15881*/             OPC_EmitInteger, MVT::i32, 1, 
/*15884*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15887*/             OPC_EmitInteger, MVT::i32, 0, 
/*15890*/             OPC_EmitInteger, MVT::i32, 0, 
/*15893*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15920*/           /*Scope*/ 106, /*->16027*/
/*15921*/             OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*15923*/             OPC_MoveParent,
/*15924*/             OPC_CheckType, MVT::i32,
/*15926*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15928*/             OPC_EmitInteger, MVT::i32, 0, 
/*15931*/             OPC_EmitInteger, MVT::i32, 0, 
/*15934*/             OPC_EmitInteger, MVT::i32, 1, 
/*15937*/             OPC_EmitInteger, MVT::i32, 0, 
/*15940*/             OPC_EmitInteger, MVT::i32, 0, 
/*15943*/             OPC_EmitInteger, MVT::i32, 0, 
/*15946*/             OPC_EmitInteger, MVT::i32, 0, 
/*15949*/             OPC_EmitInteger, MVT::i32, 0, 
/*15952*/             OPC_EmitInteger, MVT::i32, 0, 
/*15955*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15967*/             OPC_EmitInteger, MVT::i32, 0, 
/*15970*/             OPC_EmitInteger, MVT::i32, 0, 
/*15973*/             OPC_EmitInteger, MVT::i32, 0, 
/*15976*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15988*/             OPC_EmitInteger, MVT::i32, 1, 
/*15991*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15994*/             OPC_EmitInteger, MVT::i32, 0, 
/*15997*/             OPC_EmitInteger, MVT::i32, 0, 
/*16000*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*16027*/           /*Scope*/ 106, /*->16134*/
/*16028*/             OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*16030*/             OPC_MoveParent,
/*16031*/             OPC_CheckType, MVT::i32,
/*16033*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16035*/             OPC_EmitInteger, MVT::i32, 0, 
/*16038*/             OPC_EmitInteger, MVT::i32, 0, 
/*16041*/             OPC_EmitInteger, MVT::i32, 1, 
/*16044*/             OPC_EmitInteger, MVT::i32, 0, 
/*16047*/             OPC_EmitInteger, MVT::i32, 0, 
/*16050*/             OPC_EmitInteger, MVT::i32, 0, 
/*16053*/             OPC_EmitInteger, MVT::i32, 0, 
/*16056*/             OPC_EmitInteger, MVT::i32, 0, 
/*16059*/             OPC_EmitInteger, MVT::i32, 0, 
/*16062*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16074*/             OPC_EmitInteger, MVT::i32, 0, 
/*16077*/             OPC_EmitInteger, MVT::i32, 0, 
/*16080*/             OPC_EmitInteger, MVT::i32, 0, 
/*16083*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16095*/             OPC_EmitInteger, MVT::i32, 1, 
/*16098*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16101*/             OPC_EmitInteger, MVT::i32, 0, 
/*16104*/             OPC_EmitInteger, MVT::i32, 0, 
/*16107*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*16134*/           /*Scope*/ 106, /*->16241*/
/*16135*/             OPC_CheckPredicate, 106, // Predicate_COND_UNE_NE
/*16137*/             OPC_MoveParent,
/*16138*/             OPC_CheckType, MVT::i32,
/*16140*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16142*/             OPC_EmitInteger, MVT::i32, 0, 
/*16145*/             OPC_EmitInteger, MVT::i32, 0, 
/*16148*/             OPC_EmitInteger, MVT::i32, 1, 
/*16151*/             OPC_EmitInteger, MVT::i32, 0, 
/*16154*/             OPC_EmitInteger, MVT::i32, 0, 
/*16157*/             OPC_EmitInteger, MVT::i32, 0, 
/*16160*/             OPC_EmitInteger, MVT::i32, 0, 
/*16163*/             OPC_EmitInteger, MVT::i32, 0, 
/*16166*/             OPC_EmitInteger, MVT::i32, 0, 
/*16169*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16181*/             OPC_EmitInteger, MVT::i32, 0, 
/*16184*/             OPC_EmitInteger, MVT::i32, 0, 
/*16187*/             OPC_EmitInteger, MVT::i32, 0, 
/*16190*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16202*/             OPC_EmitInteger, MVT::i32, 1, 
/*16205*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16208*/             OPC_EmitInteger, MVT::i32, 0, 
/*16211*/             OPC_EmitInteger, MVT::i32, 0, 
/*16214*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*16241*/           0, /*End of Scope*/
/*16242*/         /*Scope*/ 67|128,3/*451*/, /*->16695*/
/*16244*/           OPC_MoveChild, 2,
/*16246*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*16249*/           OPC_CheckPredicate, 107, // Predicate_FP_ONE
/*16251*/           OPC_MoveParent,
/*16252*/           OPC_MoveChild, 3,
/*16254*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*16257*/           OPC_CheckPredicate, 108, // Predicate_FP_ZERO
/*16259*/           OPC_MoveParent,
/*16260*/           OPC_MoveChild, 4,
/*16262*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*16265*/           OPC_Scope, 106, /*->16373*/ // 4 children in Scope
/*16267*/             OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*16269*/             OPC_MoveParent,
/*16270*/             OPC_CheckType, MVT::f32,
/*16272*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16274*/             OPC_EmitInteger, MVT::i32, 0, 
/*16277*/             OPC_EmitInteger, MVT::i32, 0, 
/*16280*/             OPC_EmitInteger, MVT::i32, 1, 
/*16283*/             OPC_EmitInteger, MVT::i32, 0, 
/*16286*/             OPC_EmitInteger, MVT::i32, 0, 
/*16289*/             OPC_EmitInteger, MVT::i32, 0, 
/*16292*/             OPC_EmitInteger, MVT::i32, 0, 
/*16295*/             OPC_EmitInteger, MVT::i32, 0, 
/*16298*/             OPC_EmitInteger, MVT::i32, 0, 
/*16301*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16313*/             OPC_EmitInteger, MVT::i32, 0, 
/*16316*/             OPC_EmitInteger, MVT::i32, 0, 
/*16319*/             OPC_EmitInteger, MVT::i32, 0, 
/*16322*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16334*/             OPC_EmitInteger, MVT::i32, 1, 
/*16337*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16340*/             OPC_EmitInteger, MVT::i32, 0, 
/*16343*/             OPC_EmitInteger, MVT::i32, 0, 
/*16346*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*16373*/           /*Scope*/ 106, /*->16480*/
/*16374*/             OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*16376*/             OPC_MoveParent,
/*16377*/             OPC_CheckType, MVT::f32,
/*16379*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16381*/             OPC_EmitInteger, MVT::i32, 0, 
/*16384*/             OPC_EmitInteger, MVT::i32, 0, 
/*16387*/             OPC_EmitInteger, MVT::i32, 1, 
/*16390*/             OPC_EmitInteger, MVT::i32, 0, 
/*16393*/             OPC_EmitInteger, MVT::i32, 0, 
/*16396*/             OPC_EmitInteger, MVT::i32, 0, 
/*16399*/             OPC_EmitInteger, MVT::i32, 0, 
/*16402*/             OPC_EmitInteger, MVT::i32, 0, 
/*16405*/             OPC_EmitInteger, MVT::i32, 0, 
/*16408*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16420*/             OPC_EmitInteger, MVT::i32, 0, 
/*16423*/             OPC_EmitInteger, MVT::i32, 0, 
/*16426*/             OPC_EmitInteger, MVT::i32, 0, 
/*16429*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16441*/             OPC_EmitInteger, MVT::i32, 1, 
/*16444*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16447*/             OPC_EmitInteger, MVT::i32, 0, 
/*16450*/             OPC_EmitInteger, MVT::i32, 0, 
/*16453*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*16480*/           /*Scope*/ 106, /*->16587*/
/*16481*/             OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*16483*/             OPC_MoveParent,
/*16484*/             OPC_CheckType, MVT::f32,
/*16486*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16488*/             OPC_EmitInteger, MVT::i32, 0, 
/*16491*/             OPC_EmitInteger, MVT::i32, 0, 
/*16494*/             OPC_EmitInteger, MVT::i32, 1, 
/*16497*/             OPC_EmitInteger, MVT::i32, 0, 
/*16500*/             OPC_EmitInteger, MVT::i32, 0, 
/*16503*/             OPC_EmitInteger, MVT::i32, 0, 
/*16506*/             OPC_EmitInteger, MVT::i32, 0, 
/*16509*/             OPC_EmitInteger, MVT::i32, 0, 
/*16512*/             OPC_EmitInteger, MVT::i32, 0, 
/*16515*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16527*/             OPC_EmitInteger, MVT::i32, 0, 
/*16530*/             OPC_EmitInteger, MVT::i32, 0, 
/*16533*/             OPC_EmitInteger, MVT::i32, 0, 
/*16536*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16548*/             OPC_EmitInteger, MVT::i32, 1, 
/*16551*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16554*/             OPC_EmitInteger, MVT::i32, 0, 
/*16557*/             OPC_EmitInteger, MVT::i32, 0, 
/*16560*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*16587*/           /*Scope*/ 106, /*->16694*/
/*16588*/             OPC_CheckPredicate, 106, // Predicate_COND_UNE_NE
/*16590*/             OPC_MoveParent,
/*16591*/             OPC_CheckType, MVT::f32,
/*16593*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16595*/             OPC_EmitInteger, MVT::i32, 0, 
/*16598*/             OPC_EmitInteger, MVT::i32, 0, 
/*16601*/             OPC_EmitInteger, MVT::i32, 1, 
/*16604*/             OPC_EmitInteger, MVT::i32, 0, 
/*16607*/             OPC_EmitInteger, MVT::i32, 0, 
/*16610*/             OPC_EmitInteger, MVT::i32, 0, 
/*16613*/             OPC_EmitInteger, MVT::i32, 0, 
/*16616*/             OPC_EmitInteger, MVT::i32, 0, 
/*16619*/             OPC_EmitInteger, MVT::i32, 0, 
/*16622*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16634*/             OPC_EmitInteger, MVT::i32, 0, 
/*16637*/             OPC_EmitInteger, MVT::i32, 0, 
/*16640*/             OPC_EmitInteger, MVT::i32, 0, 
/*16643*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16655*/             OPC_EmitInteger, MVT::i32, 1, 
/*16658*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16661*/             OPC_EmitInteger, MVT::i32, 0, 
/*16664*/             OPC_EmitInteger, MVT::i32, 0, 
/*16667*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*16694*/           0, /*End of Scope*/
/*16695*/         0, /*End of Scope*/
/*16696*/       /*Scope*/ 7|128,5/*647*/, /*->17345*/
/*16698*/         OPC_MoveChild, 1,
/*16700*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*16703*/         OPC_CheckPredicate, 108, // Predicate_FP_ZERO
/*16705*/         OPC_MoveParent,
/*16706*/         OPC_RecordChild2, // #1 = $src1
/*16707*/         OPC_RecordChild3, // #2 = $src2
/*16708*/         OPC_MoveChild, 4,
/*16710*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*16713*/         OPC_Scope, 104, /*->16819*/ // 6 children in Scope
/*16715*/           OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*16717*/           OPC_MoveParent,
/*16718*/           OPC_CheckType, MVT::f32,
/*16720*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16722*/           OPC_EmitInteger, MVT::i32, 0, 
/*16725*/           OPC_EmitInteger, MVT::i32, 0, 
/*16728*/           OPC_EmitInteger, MVT::i32, 0, 
/*16731*/           OPC_EmitInteger, MVT::i32, 0, 
/*16734*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16746*/           OPC_EmitInteger, MVT::i32, 0, 
/*16749*/           OPC_EmitInteger, MVT::i32, 0, 
/*16752*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16764*/           OPC_EmitInteger, MVT::i32, 0, 
/*16767*/           OPC_EmitInteger, MVT::i32, 0, 
/*16770*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16782*/           OPC_EmitInteger, MVT::i32, 1, 
/*16785*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16788*/           OPC_EmitInteger, MVT::i32, 0, 
/*16791*/           OPC_EmitInteger, MVT::i32, 0, 
/*16794*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16819*/         /*Scope*/ 104, /*->16924*/
/*16820*/           OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*16822*/           OPC_MoveParent,
/*16823*/           OPC_CheckType, MVT::f32,
/*16825*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16827*/           OPC_EmitInteger, MVT::i32, 0, 
/*16830*/           OPC_EmitInteger, MVT::i32, 0, 
/*16833*/           OPC_EmitInteger, MVT::i32, 0, 
/*16836*/           OPC_EmitInteger, MVT::i32, 0, 
/*16839*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16851*/           OPC_EmitInteger, MVT::i32, 0, 
/*16854*/           OPC_EmitInteger, MVT::i32, 0, 
/*16857*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16869*/           OPC_EmitInteger, MVT::i32, 0, 
/*16872*/           OPC_EmitInteger, MVT::i32, 0, 
/*16875*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16887*/           OPC_EmitInteger, MVT::i32, 1, 
/*16890*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16893*/           OPC_EmitInteger, MVT::i32, 0, 
/*16896*/           OPC_EmitInteger, MVT::i32, 0, 
/*16899*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16924*/         /*Scope*/ 104, /*->17029*/
/*16925*/           OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*16927*/           OPC_MoveParent,
/*16928*/           OPC_CheckType, MVT::f32,
/*16930*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16932*/           OPC_EmitInteger, MVT::i32, 0, 
/*16935*/           OPC_EmitInteger, MVT::i32, 0, 
/*16938*/           OPC_EmitInteger, MVT::i32, 0, 
/*16941*/           OPC_EmitInteger, MVT::i32, 0, 
/*16944*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16956*/           OPC_EmitInteger, MVT::i32, 0, 
/*16959*/           OPC_EmitInteger, MVT::i32, 0, 
/*16962*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16974*/           OPC_EmitInteger, MVT::i32, 0, 
/*16977*/           OPC_EmitInteger, MVT::i32, 0, 
/*16980*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16992*/           OPC_EmitInteger, MVT::i32, 1, 
/*16995*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16998*/           OPC_EmitInteger, MVT::i32, 0, 
/*17001*/           OPC_EmitInteger, MVT::i32, 0, 
/*17004*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*17029*/         /*Scope*/ 104, /*->17134*/
/*17030*/           OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*17032*/           OPC_MoveParent,
/*17033*/           OPC_CheckType, MVT::f32,
/*17035*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17037*/           OPC_EmitInteger, MVT::i32, 0, 
/*17040*/           OPC_EmitInteger, MVT::i32, 0, 
/*17043*/           OPC_EmitInteger, MVT::i32, 0, 
/*17046*/           OPC_EmitInteger, MVT::i32, 0, 
/*17049*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17061*/           OPC_EmitInteger, MVT::i32, 0, 
/*17064*/           OPC_EmitInteger, MVT::i32, 0, 
/*17067*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17079*/           OPC_EmitInteger, MVT::i32, 0, 
/*17082*/           OPC_EmitInteger, MVT::i32, 0, 
/*17085*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17097*/           OPC_EmitInteger, MVT::i32, 1, 
/*17100*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17103*/           OPC_EmitInteger, MVT::i32, 0, 
/*17106*/           OPC_EmitInteger, MVT::i32, 0, 
/*17109*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*17134*/         /*Scope*/ 104, /*->17239*/
/*17135*/           OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*17137*/           OPC_MoveParent,
/*17138*/           OPC_CheckType, MVT::f32,
/*17140*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17142*/           OPC_EmitInteger, MVT::i32, 0, 
/*17145*/           OPC_EmitInteger, MVT::i32, 0, 
/*17148*/           OPC_EmitInteger, MVT::i32, 0, 
/*17151*/           OPC_EmitInteger, MVT::i32, 0, 
/*17154*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17166*/           OPC_EmitInteger, MVT::i32, 0, 
/*17169*/           OPC_EmitInteger, MVT::i32, 0, 
/*17172*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17184*/           OPC_EmitInteger, MVT::i32, 0, 
/*17187*/           OPC_EmitInteger, MVT::i32, 0, 
/*17190*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17202*/           OPC_EmitInteger, MVT::i32, 1, 
/*17205*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17208*/           OPC_EmitInteger, MVT::i32, 0, 
/*17211*/           OPC_EmitInteger, MVT::i32, 0, 
/*17214*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*17239*/         /*Scope*/ 104, /*->17344*/
/*17240*/           OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*17242*/           OPC_MoveParent,
/*17243*/           OPC_CheckType, MVT::f32,
/*17245*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17247*/           OPC_EmitInteger, MVT::i32, 0, 
/*17250*/           OPC_EmitInteger, MVT::i32, 0, 
/*17253*/           OPC_EmitInteger, MVT::i32, 0, 
/*17256*/           OPC_EmitInteger, MVT::i32, 0, 
/*17259*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17271*/           OPC_EmitInteger, MVT::i32, 0, 
/*17274*/           OPC_EmitInteger, MVT::i32, 0, 
/*17277*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17289*/           OPC_EmitInteger, MVT::i32, 0, 
/*17292*/           OPC_EmitInteger, MVT::i32, 0, 
/*17295*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17307*/           OPC_EmitInteger, MVT::i32, 1, 
/*17310*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17313*/           OPC_EmitInteger, MVT::i32, 0, 
/*17316*/           OPC_EmitInteger, MVT::i32, 0, 
/*17319*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*17344*/         0, /*End of Scope*/
/*17345*/       0, /*End of Scope*/
/*17346*/     /*Scope*/ 28|128,11/*1436*/, /*->18784*/
/*17348*/       OPC_CheckChild0Type, MVT::i32,
/*17350*/       OPC_Scope, 20|128,5/*660*/, /*->18013*/ // 3 children in Scope
/*17353*/         OPC_RecordChild1, // #1 = $src1
/*17354*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17365*/         OPC_CheckChild3Integer, 0, 
/*17367*/         OPC_MoveChild, 4,
/*17369*/         OPC_Scope, 106, /*->17477*/ // 6 children in Scope
/*17371*/           OPC_CheckCondCode, ISD::SETEQ,
/*17373*/           OPC_MoveParent,
/*17374*/           OPC_CheckType, MVT::i32,
/*17376*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17378*/           OPC_EmitInteger, MVT::i32, 0, 
/*17381*/           OPC_EmitInteger, MVT::i32, 0, 
/*17384*/           OPC_EmitInteger, MVT::i32, 1, 
/*17387*/           OPC_EmitInteger, MVT::i32, 0, 
/*17390*/           OPC_EmitInteger, MVT::i32, 0, 
/*17393*/           OPC_EmitInteger, MVT::i32, 0, 
/*17396*/           OPC_EmitInteger, MVT::i32, 0, 
/*17399*/           OPC_EmitInteger, MVT::i32, 0, 
/*17402*/           OPC_EmitInteger, MVT::i32, 0, 
/*17405*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17417*/           OPC_EmitInteger, MVT::i32, 0, 
/*17420*/           OPC_EmitInteger, MVT::i32, 0, 
/*17423*/           OPC_EmitInteger, MVT::i32, 0, 
/*17426*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17438*/           OPC_EmitInteger, MVT::i32, 1, 
/*17441*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17444*/           OPC_EmitInteger, MVT::i32, 0, 
/*17447*/           OPC_EmitInteger, MVT::i32, 0, 
/*17450*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17477*/         /*Scope*/ 106, /*->17584*/
/*17478*/           OPC_CheckCondCode, ISD::SETGT,
/*17480*/           OPC_MoveParent,
/*17481*/           OPC_CheckType, MVT::i32,
/*17483*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17485*/           OPC_EmitInteger, MVT::i32, 0, 
/*17488*/           OPC_EmitInteger, MVT::i32, 0, 
/*17491*/           OPC_EmitInteger, MVT::i32, 1, 
/*17494*/           OPC_EmitInteger, MVT::i32, 0, 
/*17497*/           OPC_EmitInteger, MVT::i32, 0, 
/*17500*/           OPC_EmitInteger, MVT::i32, 0, 
/*17503*/           OPC_EmitInteger, MVT::i32, 0, 
/*17506*/           OPC_EmitInteger, MVT::i32, 0, 
/*17509*/           OPC_EmitInteger, MVT::i32, 0, 
/*17512*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17524*/           OPC_EmitInteger, MVT::i32, 0, 
/*17527*/           OPC_EmitInteger, MVT::i32, 0, 
/*17530*/           OPC_EmitInteger, MVT::i32, 0, 
/*17533*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17545*/           OPC_EmitInteger, MVT::i32, 1, 
/*17548*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17551*/           OPC_EmitInteger, MVT::i32, 0, 
/*17554*/           OPC_EmitInteger, MVT::i32, 0, 
/*17557*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17584*/         /*Scope*/ 106, /*->17691*/
/*17585*/           OPC_CheckCondCode, ISD::SETGE,
/*17587*/           OPC_MoveParent,
/*17588*/           OPC_CheckType, MVT::i32,
/*17590*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17592*/           OPC_EmitInteger, MVT::i32, 0, 
/*17595*/           OPC_EmitInteger, MVT::i32, 0, 
/*17598*/           OPC_EmitInteger, MVT::i32, 1, 
/*17601*/           OPC_EmitInteger, MVT::i32, 0, 
/*17604*/           OPC_EmitInteger, MVT::i32, 0, 
/*17607*/           OPC_EmitInteger, MVT::i32, 0, 
/*17610*/           OPC_EmitInteger, MVT::i32, 0, 
/*17613*/           OPC_EmitInteger, MVT::i32, 0, 
/*17616*/           OPC_EmitInteger, MVT::i32, 0, 
/*17619*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17631*/           OPC_EmitInteger, MVT::i32, 0, 
/*17634*/           OPC_EmitInteger, MVT::i32, 0, 
/*17637*/           OPC_EmitInteger, MVT::i32, 0, 
/*17640*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17652*/           OPC_EmitInteger, MVT::i32, 1, 
/*17655*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17658*/           OPC_EmitInteger, MVT::i32, 0, 
/*17661*/           OPC_EmitInteger, MVT::i32, 0, 
/*17664*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17691*/         /*Scope*/ 106, /*->17798*/
/*17692*/           OPC_CheckCondCode, ISD::SETNE,
/*17694*/           OPC_MoveParent,
/*17695*/           OPC_CheckType, MVT::i32,
/*17697*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17699*/           OPC_EmitInteger, MVT::i32, 0, 
/*17702*/           OPC_EmitInteger, MVT::i32, 0, 
/*17705*/           OPC_EmitInteger, MVT::i32, 1, 
/*17708*/           OPC_EmitInteger, MVT::i32, 0, 
/*17711*/           OPC_EmitInteger, MVT::i32, 0, 
/*17714*/           OPC_EmitInteger, MVT::i32, 0, 
/*17717*/           OPC_EmitInteger, MVT::i32, 0, 
/*17720*/           OPC_EmitInteger, MVT::i32, 0, 
/*17723*/           OPC_EmitInteger, MVT::i32, 0, 
/*17726*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17738*/           OPC_EmitInteger, MVT::i32, 0, 
/*17741*/           OPC_EmitInteger, MVT::i32, 0, 
/*17744*/           OPC_EmitInteger, MVT::i32, 0, 
/*17747*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17759*/           OPC_EmitInteger, MVT::i32, 1, 
/*17762*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17765*/           OPC_EmitInteger, MVT::i32, 0, 
/*17768*/           OPC_EmitInteger, MVT::i32, 0, 
/*17771*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17798*/         /*Scope*/ 106, /*->17905*/
/*17799*/           OPC_CheckCondCode, ISD::SETUGT,
/*17801*/           OPC_MoveParent,
/*17802*/           OPC_CheckType, MVT::i32,
/*17804*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17806*/           OPC_EmitInteger, MVT::i32, 0, 
/*17809*/           OPC_EmitInteger, MVT::i32, 0, 
/*17812*/           OPC_EmitInteger, MVT::i32, 1, 
/*17815*/           OPC_EmitInteger, MVT::i32, 0, 
/*17818*/           OPC_EmitInteger, MVT::i32, 0, 
/*17821*/           OPC_EmitInteger, MVT::i32, 0, 
/*17824*/           OPC_EmitInteger, MVT::i32, 0, 
/*17827*/           OPC_EmitInteger, MVT::i32, 0, 
/*17830*/           OPC_EmitInteger, MVT::i32, 0, 
/*17833*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17845*/           OPC_EmitInteger, MVT::i32, 0, 
/*17848*/           OPC_EmitInteger, MVT::i32, 0, 
/*17851*/           OPC_EmitInteger, MVT::i32, 0, 
/*17854*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17866*/           OPC_EmitInteger, MVT::i32, 1, 
/*17869*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17872*/           OPC_EmitInteger, MVT::i32, 0, 
/*17875*/           OPC_EmitInteger, MVT::i32, 0, 
/*17878*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17905*/         /*Scope*/ 106, /*->18012*/
/*17906*/           OPC_CheckCondCode, ISD::SETUGE,
/*17908*/           OPC_MoveParent,
/*17909*/           OPC_CheckType, MVT::i32,
/*17911*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17913*/           OPC_EmitInteger, MVT::i32, 0, 
/*17916*/           OPC_EmitInteger, MVT::i32, 0, 
/*17919*/           OPC_EmitInteger, MVT::i32, 1, 
/*17922*/           OPC_EmitInteger, MVT::i32, 0, 
/*17925*/           OPC_EmitInteger, MVT::i32, 0, 
/*17928*/           OPC_EmitInteger, MVT::i32, 0, 
/*17931*/           OPC_EmitInteger, MVT::i32, 0, 
/*17934*/           OPC_EmitInteger, MVT::i32, 0, 
/*17937*/           OPC_EmitInteger, MVT::i32, 0, 
/*17940*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17952*/           OPC_EmitInteger, MVT::i32, 0, 
/*17955*/           OPC_EmitInteger, MVT::i32, 0, 
/*17958*/           OPC_EmitInteger, MVT::i32, 0, 
/*17961*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17973*/           OPC_EmitInteger, MVT::i32, 1, 
/*17976*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17979*/           OPC_EmitInteger, MVT::i32, 0, 
/*17982*/           OPC_EmitInteger, MVT::i32, 0, 
/*17985*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*18012*/         0, /*End of Scope*/
/*18013*/       /*Scope*/ 5|128,5/*645*/, /*->18660*/
/*18015*/         OPC_CheckChild1Integer, 0, 
/*18017*/         OPC_RecordChild2, // #1 = $src1
/*18018*/         OPC_RecordChild3, // #2 = $src2
/*18019*/         OPC_MoveChild, 4,
/*18021*/         OPC_Scope, 64|128,2/*320*/, /*->18344*/ // 4 children in Scope
/*18024*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*18027*/           OPC_Scope, 104, /*->18133*/ // 3 children in Scope
/*18029*/             OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*18031*/             OPC_MoveParent,
/*18032*/             OPC_CheckType, MVT::i32,
/*18034*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18036*/             OPC_EmitInteger, MVT::i32, 0, 
/*18039*/             OPC_EmitInteger, MVT::i32, 0, 
/*18042*/             OPC_EmitInteger, MVT::i32, 0, 
/*18045*/             OPC_EmitInteger, MVT::i32, 0, 
/*18048*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18060*/             OPC_EmitInteger, MVT::i32, 0, 
/*18063*/             OPC_EmitInteger, MVT::i32, 0, 
/*18066*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18078*/             OPC_EmitInteger, MVT::i32, 0, 
/*18081*/             OPC_EmitInteger, MVT::i32, 0, 
/*18084*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18096*/             OPC_EmitInteger, MVT::i32, 1, 
/*18099*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18102*/             OPC_EmitInteger, MVT::i32, 0, 
/*18105*/             OPC_EmitInteger, MVT::i32, 0, 
/*18108*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18133*/           /*Scope*/ 104, /*->18238*/
/*18134*/             OPC_CheckPredicate, 110, // Predicate_COND_SGE
/*18136*/             OPC_MoveParent,
/*18137*/             OPC_CheckType, MVT::i32,
/*18139*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18141*/             OPC_EmitInteger, MVT::i32, 0, 
/*18144*/             OPC_EmitInteger, MVT::i32, 0, 
/*18147*/             OPC_EmitInteger, MVT::i32, 0, 
/*18150*/             OPC_EmitInteger, MVT::i32, 0, 
/*18153*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18165*/             OPC_EmitInteger, MVT::i32, 0, 
/*18168*/             OPC_EmitInteger, MVT::i32, 0, 
/*18171*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18183*/             OPC_EmitInteger, MVT::i32, 0, 
/*18186*/             OPC_EmitInteger, MVT::i32, 0, 
/*18189*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18201*/             OPC_EmitInteger, MVT::i32, 1, 
/*18204*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18207*/             OPC_EmitInteger, MVT::i32, 0, 
/*18210*/             OPC_EmitInteger, MVT::i32, 0, 
/*18213*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18238*/           /*Scope*/ 104, /*->18343*/
/*18239*/             OPC_CheckPredicate, 111, // Predicate_COND_SGT
/*18241*/             OPC_MoveParent,
/*18242*/             OPC_CheckType, MVT::i32,
/*18244*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18246*/             OPC_EmitInteger, MVT::i32, 0, 
/*18249*/             OPC_EmitInteger, MVT::i32, 0, 
/*18252*/             OPC_EmitInteger, MVT::i32, 0, 
/*18255*/             OPC_EmitInteger, MVT::i32, 0, 
/*18258*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18270*/             OPC_EmitInteger, MVT::i32, 0, 
/*18273*/             OPC_EmitInteger, MVT::i32, 0, 
/*18276*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18288*/             OPC_EmitInteger, MVT::i32, 0, 
/*18291*/             OPC_EmitInteger, MVT::i32, 0, 
/*18294*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18306*/             OPC_EmitInteger, MVT::i32, 1, 
/*18309*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18312*/             OPC_EmitInteger, MVT::i32, 0, 
/*18315*/             OPC_EmitInteger, MVT::i32, 0, 
/*18318*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18343*/           0, /*End of Scope*/
/*18344*/         /*Scope*/ 104, /*->18449*/
/*18345*/           OPC_CheckCondCode, ISD::SETEQ,
/*18347*/           OPC_MoveParent,
/*18348*/           OPC_CheckType, MVT::f32,
/*18350*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18352*/           OPC_EmitInteger, MVT::i32, 0, 
/*18355*/           OPC_EmitInteger, MVT::i32, 0, 
/*18358*/           OPC_EmitInteger, MVT::i32, 0, 
/*18361*/           OPC_EmitInteger, MVT::i32, 0, 
/*18364*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18376*/           OPC_EmitInteger, MVT::i32, 0, 
/*18379*/           OPC_EmitInteger, MVT::i32, 0, 
/*18382*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18394*/           OPC_EmitInteger, MVT::i32, 0, 
/*18397*/           OPC_EmitInteger, MVT::i32, 0, 
/*18400*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18412*/           OPC_EmitInteger, MVT::i32, 1, 
/*18415*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18418*/           OPC_EmitInteger, MVT::i32, 0, 
/*18421*/           OPC_EmitInteger, MVT::i32, 0, 
/*18424*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*18449*/         /*Scope*/ 104, /*->18554*/
/*18450*/           OPC_CheckCondCode, ISD::SETGT,
/*18452*/           OPC_MoveParent,
/*18453*/           OPC_CheckType, MVT::f32,
/*18455*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18457*/           OPC_EmitInteger, MVT::i32, 0, 
/*18460*/           OPC_EmitInteger, MVT::i32, 0, 
/*18463*/           OPC_EmitInteger, MVT::i32, 0, 
/*18466*/           OPC_EmitInteger, MVT::i32, 0, 
/*18469*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18481*/           OPC_EmitInteger, MVT::i32, 0, 
/*18484*/           OPC_EmitInteger, MVT::i32, 0, 
/*18487*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18499*/           OPC_EmitInteger, MVT::i32, 0, 
/*18502*/           OPC_EmitInteger, MVT::i32, 0, 
/*18505*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18517*/           OPC_EmitInteger, MVT::i32, 1, 
/*18520*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18523*/           OPC_EmitInteger, MVT::i32, 0, 
/*18526*/           OPC_EmitInteger, MVT::i32, 0, 
/*18529*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*18554*/         /*Scope*/ 104, /*->18659*/
/*18555*/           OPC_CheckCondCode, ISD::SETGE,
/*18557*/           OPC_MoveParent,
/*18558*/           OPC_CheckType, MVT::f32,
/*18560*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18562*/           OPC_EmitInteger, MVT::i32, 0, 
/*18565*/           OPC_EmitInteger, MVT::i32, 0, 
/*18568*/           OPC_EmitInteger, MVT::i32, 0, 
/*18571*/           OPC_EmitInteger, MVT::i32, 0, 
/*18574*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18586*/           OPC_EmitInteger, MVT::i32, 0, 
/*18589*/           OPC_EmitInteger, MVT::i32, 0, 
/*18592*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18604*/           OPC_EmitInteger, MVT::i32, 0, 
/*18607*/           OPC_EmitInteger, MVT::i32, 0, 
/*18610*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18622*/           OPC_EmitInteger, MVT::i32, 1, 
/*18625*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18628*/           OPC_EmitInteger, MVT::i32, 0, 
/*18631*/           OPC_EmitInteger, MVT::i32, 0, 
/*18634*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*18659*/         0, /*End of Scope*/
/*18660*/       /*Scope*/ 122, /*->18783*/
/*18661*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18672*/         OPC_RecordChild2, // #1 = $src1
/*18673*/         OPC_RecordChild3, // #2 = $src2
/*18674*/         OPC_MoveChild, 4,
/*18676*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*18679*/         OPC_CheckPredicate, 111, // Predicate_COND_SGT
/*18681*/         OPC_MoveParent,
/*18682*/         OPC_CheckType, MVT::i32,
/*18684*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18686*/         OPC_EmitInteger, MVT::i32, 0, 
/*18689*/         OPC_EmitInteger, MVT::i32, 0, 
/*18692*/         OPC_EmitInteger, MVT::i32, 0, 
/*18695*/         OPC_EmitInteger, MVT::i32, 0, 
/*18698*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18710*/         OPC_EmitInteger, MVT::i32, 0, 
/*18713*/         OPC_EmitInteger, MVT::i32, 0, 
/*18716*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18728*/         OPC_EmitInteger, MVT::i32, 0, 
/*18731*/         OPC_EmitInteger, MVT::i32, 0, 
/*18734*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18746*/         OPC_EmitInteger, MVT::i32, 1, 
/*18749*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18752*/         OPC_EmitInteger, MVT::i32, 0, 
/*18755*/         OPC_EmitInteger, MVT::i32, 0, 
/*18758*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*18783*/       0, /*End of Scope*/
/*18784*/     0, /*End of Scope*/
/*18785*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->18942
/*18789*/     OPC_RecordMemRef,
/*18790*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*18791*/     OPC_Scope, 62, /*->18855*/ // 2 children in Scope
/*18793*/       OPC_CaptureGlueInput,
/*18794*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*18795*/       OPC_RecordChild2, // #2 = $cmp
/*18796*/       OPC_RecordChild3, // #3 = $swap
/*18797*/       OPC_SwitchType /*2 cases */, 26, MVT::i32,// ->18826
/*18800*/         OPC_CheckPredicate, 112, // Predicate_si_atomic_cmp_swap_32_local
/*18802*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18804*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18807*/         OPC_EmitMergeInputChains1_0,
/*18808*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18811*/         OPC_EmitInteger, MVT::i1, 0, 
/*18814*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*18826*/       /*SwitchType*/ 26, MVT::i64,// ->18854
/*18828*/         OPC_CheckPredicate, 113, // Predicate_si_atomic_cmp_swap_64_local
/*18830*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18832*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18835*/         OPC_EmitMergeInputChains1_0,
/*18836*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18839*/         OPC_EmitInteger, MVT::i1, 0, 
/*18842*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*18854*/       0, // EndSwitchType
/*18855*/     /*Scope*/ 85, /*->18941*/
/*18856*/       OPC_RecordChild1, // #1 = $src0
/*18857*/       OPC_CheckChild1Type, MVT::i32,
/*18859*/       OPC_RecordChild2, // #2 = $src1
/*18860*/       OPC_RecordChild3, // #3 = $src2
/*18861*/       OPC_CheckPredicate, 114, // Predicate_atomic_cmp_swap_32_local
/*18863*/       OPC_CheckType, MVT::i32,
/*18865*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18867*/       OPC_EmitMergeInputChains1_0,
/*18868*/       OPC_EmitInteger, MVT::i32, 0, 
/*18871*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18883*/       OPC_EmitInteger, MVT::i32, 0, 
/*18886*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18898*/       OPC_EmitInteger, MVT::i32, 0, 
/*18901*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18913*/       OPC_EmitInteger, MVT::i32, 1, 
/*18916*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18919*/       OPC_EmitInteger, MVT::i32, 0, 
/*18922*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18941*/     0, /*End of Scope*/
/*18942*/   /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::AND),// ->19258
/*18946*/     OPC_Scope, 30|128,1/*158*/, /*->19107*/ // 2 children in Scope
/*18949*/       OPC_MoveChild, 0,
/*18951*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18954*/       OPC_RecordChild0, // #0 = $src
/*18955*/       OPC_RecordChild1, // #1 = $rshift
/*18956*/       OPC_CheckChild1Type, MVT::i32,
/*18958*/       OPC_MoveParent,
/*18959*/       OPC_RecordChild1, // #2 = $mask
/*18960*/       OPC_MoveChild, 1,
/*18962*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18965*/       OPC_CheckPredicate, 115, // Predicate_IMMZeroBasedBitfieldMask
/*18967*/       OPC_MoveParent,
/*18968*/       OPC_CheckType, MVT::i32,
/*18970*/       OPC_Scope, 23, /*->18995*/ // 2 children in Scope
/*18972*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18974*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*18977*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*18985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18995*/       /*Scope*/ 110, /*->19106*/
/*18996*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18998*/         OPC_EmitInteger, MVT::i32, 0, 
/*19001*/         OPC_EmitInteger, MVT::i32, 0, 
/*19004*/         OPC_EmitInteger, MVT::i32, 0, 
/*19007*/         OPC_EmitInteger, MVT::i32, 0, 
/*19010*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19022*/         OPC_EmitInteger, MVT::i32, 0, 
/*19025*/         OPC_EmitInteger, MVT::i32, 0, 
/*19028*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19040*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*19043*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*19051*/         OPC_EmitInteger, MVT::i32, 0, 
/*19054*/         OPC_EmitInteger, MVT::i32, 0, 
/*19057*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19069*/         OPC_EmitInteger, MVT::i32, 1, 
/*19072*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19075*/         OPC_EmitInteger, MVT::i32, 0, 
/*19078*/         OPC_EmitInteger, MVT::i32, 0, 
/*19081*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*19106*/       0, /*End of Scope*/
/*19107*/     /*Scope*/ 20|128,1/*148*/, /*->19257*/
/*19109*/       OPC_RecordChild0, // #0 = $src0
/*19110*/       OPC_RecordChild1, // #1 = $src1
/*19111*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->19230
/*19114*/         OPC_Scope, 101, /*->19217*/ // 2 children in Scope
/*19116*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19118*/           OPC_EmitInteger, MVT::i32, 0, 
/*19121*/           OPC_EmitInteger, MVT::i32, 0, 
/*19124*/           OPC_EmitInteger, MVT::i32, 1, 
/*19127*/           OPC_EmitInteger, MVT::i32, 0, 
/*19130*/           OPC_EmitInteger, MVT::i32, 0, 
/*19133*/           OPC_EmitInteger, MVT::i32, 0, 
/*19136*/           OPC_EmitInteger, MVT::i32, 0, 
/*19139*/           OPC_EmitInteger, MVT::i32, 0, 
/*19142*/           OPC_EmitInteger, MVT::i32, 0, 
/*19145*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19157*/           OPC_EmitInteger, MVT::i32, 0, 
/*19160*/           OPC_EmitInteger, MVT::i32, 0, 
/*19163*/           OPC_EmitInteger, MVT::i32, 0, 
/*19166*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19178*/           OPC_EmitInteger, MVT::i32, 1, 
/*19181*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19184*/           OPC_EmitInteger, MVT::i32, 0, 
/*19187*/           OPC_EmitInteger, MVT::i32, 0, 
/*19190*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*19217*/         /*Scope*/ 11, /*->19229*/
/*19218*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*19220*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*19229*/         0, /*End of Scope*/
/*19230*/       /*SwitchType*/ 11, MVT::i64,// ->19243
/*19232*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*19234*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*19243*/       /*SwitchType*/ 11, MVT::i1,// ->19256
/*19245*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19247*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*19256*/       0, // EndSwitchType
/*19257*/     0, /*End of Scope*/
/*19258*/   /*SwitchOpcode*/ 93|128,10/*1373*/, TARGET_VAL(ISD::XOR),// ->20635
/*19262*/     OPC_Scope, 83|128,1/*211*/, /*->19476*/ // 5 children in Scope
/*19265*/       OPC_RecordChild0, // #0 = $z
/*19266*/       OPC_MoveChild, 1,
/*19268*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19271*/       OPC_Scope, 23|128,1/*151*/, /*->19425*/ // 2 children in Scope
/*19274*/         OPC_RecordChild0, // #1 = $x
/*19275*/         OPC_MoveChild, 1,
/*19277*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19280*/         OPC_Scope, 122, /*->19404*/ // 2 children in Scope
/*19282*/           OPC_RecordChild0, // #2 = $y
/*19283*/           OPC_CheckChild1Same, 0,
/*19285*/           OPC_MoveParent,
/*19286*/           OPC_MoveParent,
/*19287*/           OPC_CheckType, MVT::i32,
/*19289*/           OPC_Scope, 99, /*->19390*/ // 2 children in Scope
/*19291*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19293*/             OPC_EmitInteger, MVT::i32, 0, 
/*19296*/             OPC_EmitInteger, MVT::i32, 0, 
/*19299*/             OPC_EmitInteger, MVT::i32, 0, 
/*19302*/             OPC_EmitInteger, MVT::i32, 0, 
/*19305*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19317*/             OPC_EmitInteger, MVT::i32, 0, 
/*19320*/             OPC_EmitInteger, MVT::i32, 0, 
/*19323*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19335*/             OPC_EmitInteger, MVT::i32, 0, 
/*19338*/             OPC_EmitInteger, MVT::i32, 0, 
/*19341*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19353*/             OPC_EmitInteger, MVT::i32, 1, 
/*19356*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19359*/             OPC_EmitInteger, MVT::i32, 0, 
/*19362*/             OPC_EmitInteger, MVT::i32, 0, 
/*19365*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19390*/           /*Scope*/ 12, /*->19403*/
/*19391*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19393*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19403*/           0, /*End of Scope*/
/*19404*/         /*Scope*/ 19, /*->19424*/
/*19405*/           OPC_CheckChild0Same, 0,
/*19407*/           OPC_RecordChild1, // #2 = $y
/*19408*/           OPC_MoveParent,
/*19409*/           OPC_MoveParent,
/*19410*/           OPC_CheckType, MVT::i32,
/*19412*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19414*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19424*/         0, /*End of Scope*/
/*19425*/       /*Scope*/ 49, /*->19475*/
/*19426*/         OPC_MoveChild, 0,
/*19428*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19431*/         OPC_Scope, 20, /*->19453*/ // 2 children in Scope
/*19433*/           OPC_RecordChild0, // #1 = $y
/*19434*/           OPC_CheckChild1Same, 0,
/*19436*/           OPC_MoveParent,
/*19437*/           OPC_RecordChild1, // #2 = $x
/*19438*/           OPC_MoveParent,
/*19439*/           OPC_CheckType, MVT::i32,
/*19441*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19443*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19453*/         /*Scope*/ 20, /*->19474*/
/*19454*/           OPC_CheckChild0Same, 0,
/*19456*/           OPC_RecordChild1, // #1 = $y
/*19457*/           OPC_MoveParent,
/*19458*/           OPC_RecordChild1, // #2 = $x
/*19459*/           OPC_MoveParent,
/*19460*/           OPC_CheckType, MVT::i32,
/*19462*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19464*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19474*/         0, /*End of Scope*/
/*19475*/       0, /*End of Scope*/
/*19476*/     /*Scope*/ 97, /*->19574*/
/*19477*/       OPC_MoveChild, 0,
/*19479*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19482*/       OPC_Scope, 44, /*->19528*/ // 2 children in Scope
/*19484*/         OPC_RecordChild0, // #0 = $x
/*19485*/         OPC_MoveChild, 1,
/*19487*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19490*/         OPC_RecordChild0, // #1 = $y
/*19491*/         OPC_RecordChild1, // #2 = $z
/*19492*/         OPC_MoveParent,
/*19493*/         OPC_MoveParent,
/*19494*/         OPC_CheckType, MVT::i32,
/*19496*/         OPC_Scope, 14, /*->19512*/ // 2 children in Scope
/*19498*/           OPC_CheckChild1Same, 2,
/*19500*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19502*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19512*/         /*Scope*/ 14, /*->19527*/
/*19513*/           OPC_CheckChild1Same, 1,
/*19515*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19517*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19527*/         0, /*End of Scope*/
/*19528*/       /*Scope*/ 44, /*->19573*/
/*19529*/         OPC_MoveChild, 0,
/*19531*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19534*/         OPC_RecordChild0, // #0 = $y
/*19535*/         OPC_RecordChild1, // #1 = $z
/*19536*/         OPC_MoveParent,
/*19537*/         OPC_RecordChild1, // #2 = $x
/*19538*/         OPC_MoveParent,
/*19539*/         OPC_CheckType, MVT::i32,
/*19541*/         OPC_Scope, 14, /*->19557*/ // 2 children in Scope
/*19543*/           OPC_CheckChild1Same, 1,
/*19545*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19547*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19557*/         /*Scope*/ 14, /*->19572*/
/*19558*/           OPC_CheckChild1Same, 0,
/*19560*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19562*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19572*/         0, /*End of Scope*/
/*19573*/       0, /*End of Scope*/
/*19574*/     /*Scope*/ 90|128,2/*346*/, /*->19922*/
/*19576*/       OPC_RecordChild0, // #0 = $z
/*19577*/       OPC_MoveChild, 1,
/*19579*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19582*/       OPC_Scope, 112, /*->19696*/ // 2 children in Scope
/*19584*/         OPC_RecordChild0, // #1 = $x
/*19585*/         OPC_MoveChild, 1,
/*19587*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19590*/         OPC_CheckChild0Same, 0,
/*19592*/         OPC_RecordChild1, // #2 = $y
/*19593*/         OPC_MoveParent,
/*19594*/         OPC_MoveParent,
/*19595*/         OPC_CheckType, MVT::i32,
/*19597*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19599*/         OPC_EmitInteger, MVT::i32, 0, 
/*19602*/         OPC_EmitInteger, MVT::i32, 0, 
/*19605*/         OPC_EmitInteger, MVT::i32, 0, 
/*19608*/         OPC_EmitInteger, MVT::i32, 0, 
/*19611*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19623*/         OPC_EmitInteger, MVT::i32, 0, 
/*19626*/         OPC_EmitInteger, MVT::i32, 0, 
/*19629*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19641*/         OPC_EmitInteger, MVT::i32, 0, 
/*19644*/         OPC_EmitInteger, MVT::i32, 0, 
/*19647*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19659*/         OPC_EmitInteger, MVT::i32, 1, 
/*19662*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19665*/         OPC_EmitInteger, MVT::i32, 0, 
/*19668*/         OPC_EmitInteger, MVT::i32, 0, 
/*19671*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19696*/       /*Scope*/ 95|128,1/*223*/, /*->19921*/
/*19698*/         OPC_MoveChild, 0,
/*19700*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19703*/         OPC_Scope, 107, /*->19812*/ // 2 children in Scope
/*19705*/           OPC_RecordChild0, // #1 = $y
/*19706*/           OPC_CheckChild1Same, 0,
/*19708*/           OPC_MoveParent,
/*19709*/           OPC_RecordChild1, // #2 = $x
/*19710*/           OPC_MoveParent,
/*19711*/           OPC_CheckType, MVT::i32,
/*19713*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19715*/           OPC_EmitInteger, MVT::i32, 0, 
/*19718*/           OPC_EmitInteger, MVT::i32, 0, 
/*19721*/           OPC_EmitInteger, MVT::i32, 0, 
/*19724*/           OPC_EmitInteger, MVT::i32, 0, 
/*19727*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19739*/           OPC_EmitInteger, MVT::i32, 0, 
/*19742*/           OPC_EmitInteger, MVT::i32, 0, 
/*19745*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19757*/           OPC_EmitInteger, MVT::i32, 0, 
/*19760*/           OPC_EmitInteger, MVT::i32, 0, 
/*19763*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19775*/           OPC_EmitInteger, MVT::i32, 1, 
/*19778*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19781*/           OPC_EmitInteger, MVT::i32, 0, 
/*19784*/           OPC_EmitInteger, MVT::i32, 0, 
/*19787*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19812*/         /*Scope*/ 107, /*->19920*/
/*19813*/           OPC_CheckChild0Same, 0,
/*19815*/           OPC_RecordChild1, // #1 = $y
/*19816*/           OPC_MoveParent,
/*19817*/           OPC_RecordChild1, // #2 = $x
/*19818*/           OPC_MoveParent,
/*19819*/           OPC_CheckType, MVT::i32,
/*19821*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19823*/           OPC_EmitInteger, MVT::i32, 0, 
/*19826*/           OPC_EmitInteger, MVT::i32, 0, 
/*19829*/           OPC_EmitInteger, MVT::i32, 0, 
/*19832*/           OPC_EmitInteger, MVT::i32, 0, 
/*19835*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19847*/           OPC_EmitInteger, MVT::i32, 0, 
/*19850*/           OPC_EmitInteger, MVT::i32, 0, 
/*19853*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19865*/           OPC_EmitInteger, MVT::i32, 0, 
/*19868*/           OPC_EmitInteger, MVT::i32, 0, 
/*19871*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19883*/           OPC_EmitInteger, MVT::i32, 1, 
/*19886*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19889*/           OPC_EmitInteger, MVT::i32, 0, 
/*19892*/           OPC_EmitInteger, MVT::i32, 0, 
/*19895*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19920*/         0, /*End of Scope*/
/*19921*/       0, /*End of Scope*/
/*19922*/     /*Scope*/ 63|128,3/*447*/, /*->20371*/
/*19924*/       OPC_MoveChild, 0,
/*19926*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19929*/       OPC_Scope, 90|128,1/*218*/, /*->20150*/ // 2 children in Scope
/*19932*/         OPC_RecordChild0, // #0 = $x
/*19933*/         OPC_MoveChild, 1,
/*19935*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19938*/         OPC_RecordChild0, // #1 = $y
/*19939*/         OPC_RecordChild1, // #2 = $z
/*19940*/         OPC_MoveParent,
/*19941*/         OPC_MoveParent,
/*19942*/         OPC_CheckType, MVT::i32,
/*19944*/         OPC_Scope, 101, /*->20047*/ // 2 children in Scope
/*19946*/           OPC_CheckChild1Same, 2,
/*19948*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19950*/           OPC_EmitInteger, MVT::i32, 0, 
/*19953*/           OPC_EmitInteger, MVT::i32, 0, 
/*19956*/           OPC_EmitInteger, MVT::i32, 0, 
/*19959*/           OPC_EmitInteger, MVT::i32, 0, 
/*19962*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19974*/           OPC_EmitInteger, MVT::i32, 0, 
/*19977*/           OPC_EmitInteger, MVT::i32, 0, 
/*19980*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19992*/           OPC_EmitInteger, MVT::i32, 0, 
/*19995*/           OPC_EmitInteger, MVT::i32, 0, 
/*19998*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20010*/           OPC_EmitInteger, MVT::i32, 1, 
/*20013*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20016*/           OPC_EmitInteger, MVT::i32, 0, 
/*20019*/           OPC_EmitInteger, MVT::i32, 0, 
/*20022*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*20047*/         /*Scope*/ 101, /*->20149*/
/*20048*/           OPC_CheckChild1Same, 1,
/*20050*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20052*/           OPC_EmitInteger, MVT::i32, 0, 
/*20055*/           OPC_EmitInteger, MVT::i32, 0, 
/*20058*/           OPC_EmitInteger, MVT::i32, 0, 
/*20061*/           OPC_EmitInteger, MVT::i32, 0, 
/*20064*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20076*/           OPC_EmitInteger, MVT::i32, 0, 
/*20079*/           OPC_EmitInteger, MVT::i32, 0, 
/*20082*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20094*/           OPC_EmitInteger, MVT::i32, 0, 
/*20097*/           OPC_EmitInteger, MVT::i32, 0, 
/*20100*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20112*/           OPC_EmitInteger, MVT::i32, 1, 
/*20115*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20118*/           OPC_EmitInteger, MVT::i32, 0, 
/*20121*/           OPC_EmitInteger, MVT::i32, 0, 
/*20124*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*20149*/         0, /*End of Scope*/
/*20150*/       /*Scope*/ 90|128,1/*218*/, /*->20370*/
/*20152*/         OPC_MoveChild, 0,
/*20154*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20157*/         OPC_RecordChild0, // #0 = $y
/*20158*/         OPC_RecordChild1, // #1 = $z
/*20159*/         OPC_MoveParent,
/*20160*/         OPC_RecordChild1, // #2 = $x
/*20161*/         OPC_MoveParent,
/*20162*/         OPC_CheckType, MVT::i32,
/*20164*/         OPC_Scope, 101, /*->20267*/ // 2 children in Scope
/*20166*/           OPC_CheckChild1Same, 1,
/*20168*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20170*/           OPC_EmitInteger, MVT::i32, 0, 
/*20173*/           OPC_EmitInteger, MVT::i32, 0, 
/*20176*/           OPC_EmitInteger, MVT::i32, 0, 
/*20179*/           OPC_EmitInteger, MVT::i32, 0, 
/*20182*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20194*/           OPC_EmitInteger, MVT::i32, 0, 
/*20197*/           OPC_EmitInteger, MVT::i32, 0, 
/*20200*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20212*/           OPC_EmitInteger, MVT::i32, 0, 
/*20215*/           OPC_EmitInteger, MVT::i32, 0, 
/*20218*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20230*/           OPC_EmitInteger, MVT::i32, 1, 
/*20233*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20236*/           OPC_EmitInteger, MVT::i32, 0, 
/*20239*/           OPC_EmitInteger, MVT::i32, 0, 
/*20242*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*20267*/         /*Scope*/ 101, /*->20369*/
/*20268*/           OPC_CheckChild1Same, 0,
/*20270*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20272*/           OPC_EmitInteger, MVT::i32, 0, 
/*20275*/           OPC_EmitInteger, MVT::i32, 0, 
/*20278*/           OPC_EmitInteger, MVT::i32, 0, 
/*20281*/           OPC_EmitInteger, MVT::i32, 0, 
/*20284*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20296*/           OPC_EmitInteger, MVT::i32, 0, 
/*20299*/           OPC_EmitInteger, MVT::i32, 0, 
/*20302*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20314*/           OPC_EmitInteger, MVT::i32, 0, 
/*20317*/           OPC_EmitInteger, MVT::i32, 0, 
/*20320*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20332*/           OPC_EmitInteger, MVT::i32, 1, 
/*20335*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20338*/           OPC_EmitInteger, MVT::i32, 0, 
/*20341*/           OPC_EmitInteger, MVT::i32, 0, 
/*20344*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*20369*/         0, /*End of Scope*/
/*20370*/       0, /*End of Scope*/
/*20371*/     /*Scope*/ 5|128,2/*261*/, /*->20634*/
/*20373*/       OPC_RecordChild0, // #0 = $src0
/*20374*/       OPC_Scope, 108, /*->20484*/ // 2 children in Scope
/*20376*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20387*/         OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->20471
/*20390*/           OPC_Scope, 67, /*->20459*/ // 2 children in Scope
/*20392*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20394*/             OPC_EmitInteger, MVT::i32, 1, 
/*20397*/             OPC_EmitInteger, MVT::i32, 0, 
/*20400*/             OPC_EmitInteger, MVT::i32, 0, 
/*20403*/             OPC_EmitInteger, MVT::i32, 0, 
/*20406*/             OPC_EmitInteger, MVT::i32, 0, 
/*20409*/             OPC_EmitInteger, MVT::i32, 0, 
/*20412*/             OPC_EmitInteger, MVT::i32, 0, 
/*20415*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20427*/             OPC_EmitInteger, MVT::i32, 1, 
/*20430*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20433*/             OPC_EmitInteger, MVT::i32, 0, 
/*20436*/             OPC_EmitInteger, MVT::i32, 0, 
/*20439*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*20459*/           /*Scope*/ 10, /*->20470*/
/*20460*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*20462*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*20470*/           0, /*End of Scope*/
/*20471*/         /*SwitchType*/ 10, MVT::i64,// ->20483
/*20473*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*20475*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*20483*/         0, // EndSwitchType
/*20484*/       /*Scope*/ 19|128,1/*147*/, /*->20633*/
/*20486*/         OPC_RecordChild1, // #1 = $src1
/*20487*/         OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->20606
/*20490*/           OPC_Scope, 101, /*->20593*/ // 2 children in Scope
/*20492*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20494*/             OPC_EmitInteger, MVT::i32, 0, 
/*20497*/             OPC_EmitInteger, MVT::i32, 0, 
/*20500*/             OPC_EmitInteger, MVT::i32, 1, 
/*20503*/             OPC_EmitInteger, MVT::i32, 0, 
/*20506*/             OPC_EmitInteger, MVT::i32, 0, 
/*20509*/             OPC_EmitInteger, MVT::i32, 0, 
/*20512*/             OPC_EmitInteger, MVT::i32, 0, 
/*20515*/             OPC_EmitInteger, MVT::i32, 0, 
/*20518*/             OPC_EmitInteger, MVT::i32, 0, 
/*20521*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20533*/             OPC_EmitInteger, MVT::i32, 0, 
/*20536*/             OPC_EmitInteger, MVT::i32, 0, 
/*20539*/             OPC_EmitInteger, MVT::i32, 0, 
/*20542*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20554*/             OPC_EmitInteger, MVT::i32, 1, 
/*20557*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20560*/             OPC_EmitInteger, MVT::i32, 0, 
/*20563*/             OPC_EmitInteger, MVT::i32, 0, 
/*20566*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*20593*/           /*Scope*/ 11, /*->20605*/
/*20594*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*20596*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*20605*/           0, /*End of Scope*/
/*20606*/         /*SwitchType*/ 11, MVT::i64,// ->20619
/*20608*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*20610*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*20619*/         /*SwitchType*/ 11, MVT::i1,// ->20632
/*20621*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20623*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*20632*/         0, // EndSwitchType
/*20633*/       0, /*End of Scope*/
/*20634*/     0, /*End of Scope*/
/*20635*/   /*SwitchOpcode*/ 33|128,15/*1953*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22592
/*20639*/     OPC_RecordChild0, // #0 = $vec
/*20640*/     OPC_Scope, 40|128,1/*168*/, /*->20811*/ // 8 children in Scope
/*20643*/       OPC_CheckChild0Type, MVT::v2i32,
/*20645*/       OPC_Scope, 33, /*->20680*/ // 5 children in Scope
/*20647*/         OPC_MoveChild, 1,
/*20649*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20652*/         OPC_RecordChild0, // #1 = $idx
/*20653*/         OPC_RecordChild1, // #2 = $off
/*20654*/         OPC_MoveChild, 1,
/*20656*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20659*/         OPC_MoveParent,
/*20660*/         OPC_CheckType, MVT::i32,
/*20662*/         OPC_MoveParent,
/*20663*/         OPC_CheckType, MVT::i32,
/*20665*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20667*/         OPC_EmitConvertToTarget, 2,
/*20669*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20680*/       /*Scope*/ 36, /*->20717*/
/*20681*/         OPC_CheckChild1Integer, 0, 
/*20683*/         OPC_CheckType, MVT::i32,
/*20685*/         OPC_Scope, 14, /*->20701*/ // 2 children in Scope
/*20687*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20689*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20692*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*20701*/         /*Scope*/ 14, /*->20716*/
/*20702*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20704*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20707*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*20716*/         0, /*End of Scope*/
/*20717*/       /*Scope*/ 36, /*->20754*/
/*20718*/         OPC_CheckChild1Integer, 1, 
/*20720*/         OPC_CheckType, MVT::i32,
/*20722*/         OPC_Scope, 14, /*->20738*/ // 2 children in Scope
/*20724*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20726*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20729*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*20738*/         /*Scope*/ 14, /*->20753*/
/*20739*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20741*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20744*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*20753*/         0, /*End of Scope*/
/*20754*/       /*Scope*/ 18, /*->20773*/
/*20755*/         OPC_CheckChild1Integer, 2, 
/*20757*/         OPC_CheckType, MVT::i32,
/*20759*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20761*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20764*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*20773*/       /*Scope*/ 36, /*->20810*/
/*20774*/         OPC_RecordChild1, // #1 = $index
/*20775*/         OPC_CheckChild1Type, MVT::i32,
/*20777*/         OPC_CheckType, MVT::i32,
/*20779*/         OPC_Scope, 11, /*->20792*/ // 2 children in Scope
/*20781*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20783*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*20792*/         /*Scope*/ 16, /*->20809*/
/*20793*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20795*/           OPC_EmitInteger, MVT::i32, 0, 
/*20798*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*20809*/         0, /*End of Scope*/
/*20810*/       0, /*End of Scope*/
/*20811*/     /*Scope*/ 95|128,1/*223*/, /*->21036*/
/*20813*/       OPC_CheckChild0Type, MVT::v4i32,
/*20815*/       OPC_Scope, 33, /*->20850*/ // 6 children in Scope
/*20817*/         OPC_MoveChild, 1,
/*20819*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20822*/         OPC_RecordChild0, // #1 = $idx
/*20823*/         OPC_RecordChild1, // #2 = $off
/*20824*/         OPC_MoveChild, 1,
/*20826*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20829*/         OPC_MoveParent,
/*20830*/         OPC_CheckType, MVT::i32,
/*20832*/         OPC_MoveParent,
/*20833*/         OPC_CheckType, MVT::i32,
/*20835*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20837*/         OPC_EmitConvertToTarget, 2,
/*20839*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20850*/       /*Scope*/ 36, /*->20887*/
/*20851*/         OPC_CheckChild1Integer, 0, 
/*20853*/         OPC_CheckType, MVT::i32,
/*20855*/         OPC_Scope, 14, /*->20871*/ // 2 children in Scope
/*20857*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20859*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20862*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20871*/         /*Scope*/ 14, /*->20886*/
/*20872*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20874*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20877*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20886*/         0, /*End of Scope*/
/*20887*/       /*Scope*/ 36, /*->20924*/
/*20888*/         OPC_CheckChild1Integer, 1, 
/*20890*/         OPC_CheckType, MVT::i32,
/*20892*/         OPC_Scope, 14, /*->20908*/ // 2 children in Scope
/*20894*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20896*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20899*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20908*/         /*Scope*/ 14, /*->20923*/
/*20909*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20911*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20914*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20923*/         0, /*End of Scope*/
/*20924*/       /*Scope*/ 36, /*->20961*/
/*20925*/         OPC_CheckChild1Integer, 2, 
/*20927*/         OPC_CheckType, MVT::i32,
/*20929*/         OPC_Scope, 14, /*->20945*/ // 2 children in Scope
/*20931*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20933*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20936*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20945*/         /*Scope*/ 14, /*->20960*/
/*20946*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20948*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20951*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20960*/         0, /*End of Scope*/
/*20961*/       /*Scope*/ 36, /*->20998*/
/*20962*/         OPC_CheckChild1Integer, 3, 
/*20964*/         OPC_CheckType, MVT::i32,
/*20966*/         OPC_Scope, 14, /*->20982*/ // 2 children in Scope
/*20968*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20970*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20973*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20982*/         /*Scope*/ 14, /*->20997*/
/*20983*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20985*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20988*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20997*/         0, /*End of Scope*/
/*20998*/       /*Scope*/ 36, /*->21035*/
/*20999*/         OPC_RecordChild1, // #1 = $index
/*21000*/         OPC_CheckChild1Type, MVT::i32,
/*21002*/         OPC_CheckType, MVT::i32,
/*21004*/         OPC_Scope, 11, /*->21017*/ // 2 children in Scope
/*21006*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21008*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*21017*/         /*Scope*/ 16, /*->21034*/
/*21018*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21020*/           OPC_EmitInteger, MVT::i32, 0, 
/*21023*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*21034*/         0, /*End of Scope*/
/*21035*/       0, /*End of Scope*/
/*21036*/     /*Scope*/ 84|128,1/*212*/, /*->21250*/
/*21038*/       OPC_CheckChild0Type, MVT::v8i32,
/*21040*/       OPC_Scope, 33, /*->21075*/ // 10 children in Scope
/*21042*/         OPC_MoveChild, 1,
/*21044*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21047*/         OPC_RecordChild0, // #1 = $idx
/*21048*/         OPC_RecordChild1, // #2 = $off
/*21049*/         OPC_MoveChild, 1,
/*21051*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21054*/         OPC_MoveParent,
/*21055*/         OPC_CheckType, MVT::i32,
/*21057*/         OPC_MoveParent,
/*21058*/         OPC_CheckType, MVT::i32,
/*21060*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21062*/         OPC_EmitConvertToTarget, 2,
/*21064*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21075*/       /*Scope*/ 18, /*->21094*/
/*21076*/         OPC_CheckChild1Integer, 0, 
/*21078*/         OPC_CheckType, MVT::i32,
/*21080*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21082*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21085*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*21094*/       /*Scope*/ 18, /*->21113*/
/*21095*/         OPC_CheckChild1Integer, 1, 
/*21097*/         OPC_CheckType, MVT::i32,
/*21099*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21101*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21104*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*21113*/       /*Scope*/ 18, /*->21132*/
/*21114*/         OPC_CheckChild1Integer, 2, 
/*21116*/         OPC_CheckType, MVT::i32,
/*21118*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21120*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21123*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*21132*/       /*Scope*/ 18, /*->21151*/
/*21133*/         OPC_CheckChild1Integer, 3, 
/*21135*/         OPC_CheckType, MVT::i32,
/*21137*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21139*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21142*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*21151*/       /*Scope*/ 18, /*->21170*/
/*21152*/         OPC_CheckChild1Integer, 4, 
/*21154*/         OPC_CheckType, MVT::i32,
/*21156*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21158*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21161*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*21170*/       /*Scope*/ 18, /*->21189*/
/*21171*/         OPC_CheckChild1Integer, 5, 
/*21173*/         OPC_CheckType, MVT::i32,
/*21175*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21177*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21180*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*21189*/       /*Scope*/ 18, /*->21208*/
/*21190*/         OPC_CheckChild1Integer, 6, 
/*21192*/         OPC_CheckType, MVT::i32,
/*21194*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21196*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21199*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*21208*/       /*Scope*/ 18, /*->21227*/
/*21209*/         OPC_CheckChild1Integer, 7, 
/*21211*/         OPC_CheckType, MVT::i32,
/*21213*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21215*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21218*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*21227*/       /*Scope*/ 21, /*->21249*/
/*21228*/         OPC_RecordChild1, // #1 = $idx
/*21229*/         OPC_CheckChild1Type, MVT::i32,
/*21231*/         OPC_CheckType, MVT::i32,
/*21233*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21235*/         OPC_EmitInteger, MVT::i32, 0, 
/*21238*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*21249*/       0, /*End of Scope*/
/*21250*/     /*Scope*/ 108|128,2/*364*/, /*->21616*/
/*21252*/       OPC_CheckChild0Type, MVT::v16i32,
/*21254*/       OPC_Scope, 33, /*->21289*/ // 18 children in Scope
/*21256*/         OPC_MoveChild, 1,
/*21258*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21261*/         OPC_RecordChild0, // #1 = $idx
/*21262*/         OPC_RecordChild1, // #2 = $off
/*21263*/         OPC_MoveChild, 1,
/*21265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21268*/         OPC_MoveParent,
/*21269*/         OPC_CheckType, MVT::i32,
/*21271*/         OPC_MoveParent,
/*21272*/         OPC_CheckType, MVT::i32,
/*21274*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21276*/         OPC_EmitConvertToTarget, 2,
/*21278*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21289*/       /*Scope*/ 18, /*->21308*/
/*21290*/         OPC_CheckChild1Integer, 0, 
/*21292*/         OPC_CheckType, MVT::i32,
/*21294*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21296*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21299*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*21308*/       /*Scope*/ 18, /*->21327*/
/*21309*/         OPC_CheckChild1Integer, 1, 
/*21311*/         OPC_CheckType, MVT::i32,
/*21313*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21315*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21318*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*21327*/       /*Scope*/ 18, /*->21346*/
/*21328*/         OPC_CheckChild1Integer, 2, 
/*21330*/         OPC_CheckType, MVT::i32,
/*21332*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21334*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21337*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*21346*/       /*Scope*/ 18, /*->21365*/
/*21347*/         OPC_CheckChild1Integer, 3, 
/*21349*/         OPC_CheckType, MVT::i32,
/*21351*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21353*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21356*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*21365*/       /*Scope*/ 18, /*->21384*/
/*21366*/         OPC_CheckChild1Integer, 4, 
/*21368*/         OPC_CheckType, MVT::i32,
/*21370*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21372*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21375*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*21384*/       /*Scope*/ 18, /*->21403*/
/*21385*/         OPC_CheckChild1Integer, 5, 
/*21387*/         OPC_CheckType, MVT::i32,
/*21389*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21391*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21394*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*21403*/       /*Scope*/ 18, /*->21422*/
/*21404*/         OPC_CheckChild1Integer, 6, 
/*21406*/         OPC_CheckType, MVT::i32,
/*21408*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21410*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21413*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*21422*/       /*Scope*/ 18, /*->21441*/
/*21423*/         OPC_CheckChild1Integer, 7, 
/*21425*/         OPC_CheckType, MVT::i32,
/*21427*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21429*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21432*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*21441*/       /*Scope*/ 18, /*->21460*/
/*21442*/         OPC_CheckChild1Integer, 8, 
/*21444*/         OPC_CheckType, MVT::i32,
/*21446*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21448*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*21451*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*21460*/       /*Scope*/ 18, /*->21479*/
/*21461*/         OPC_CheckChild1Integer, 9, 
/*21463*/         OPC_CheckType, MVT::i32,
/*21465*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21467*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*21470*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*21479*/       /*Scope*/ 18, /*->21498*/
/*21480*/         OPC_CheckChild1Integer, 10, 
/*21482*/         OPC_CheckType, MVT::i32,
/*21484*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21486*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*21489*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*21498*/       /*Scope*/ 18, /*->21517*/
/*21499*/         OPC_CheckChild1Integer, 11, 
/*21501*/         OPC_CheckType, MVT::i32,
/*21503*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21505*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*21508*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*21517*/       /*Scope*/ 18, /*->21536*/
/*21518*/         OPC_CheckChild1Integer, 12, 
/*21520*/         OPC_CheckType, MVT::i32,
/*21522*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21524*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*21527*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*21536*/       /*Scope*/ 18, /*->21555*/
/*21537*/         OPC_CheckChild1Integer, 13, 
/*21539*/         OPC_CheckType, MVT::i32,
/*21541*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21543*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*21546*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*21555*/       /*Scope*/ 18, /*->21574*/
/*21556*/         OPC_CheckChild1Integer, 14, 
/*21558*/         OPC_CheckType, MVT::i32,
/*21560*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21562*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*21565*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*21574*/       /*Scope*/ 18, /*->21593*/
/*21575*/         OPC_CheckChild1Integer, 15, 
/*21577*/         OPC_CheckType, MVT::i32,
/*21579*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21581*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*21584*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*21593*/       /*Scope*/ 21, /*->21615*/
/*21594*/         OPC_RecordChild1, // #1 = $idx
/*21595*/         OPC_CheckChild1Type, MVT::i32,
/*21597*/         OPC_CheckType, MVT::i32,
/*21599*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21601*/         OPC_EmitInteger, MVT::i32, 0, 
/*21604*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*21615*/       0, /*End of Scope*/
/*21616*/     /*Scope*/ 40|128,1/*168*/, /*->21786*/
/*21618*/       OPC_CheckChild0Type, MVT::v2f32,
/*21620*/       OPC_Scope, 33, /*->21655*/ // 5 children in Scope
/*21622*/         OPC_MoveChild, 1,
/*21624*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21627*/         OPC_RecordChild0, // #1 = $idx
/*21628*/         OPC_RecordChild1, // #2 = $off
/*21629*/         OPC_MoveChild, 1,
/*21631*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21634*/         OPC_MoveParent,
/*21635*/         OPC_CheckType, MVT::i32,
/*21637*/         OPC_MoveParent,
/*21638*/         OPC_CheckType, MVT::f32,
/*21640*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21642*/         OPC_EmitConvertToTarget, 2,
/*21644*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21655*/       /*Scope*/ 36, /*->21692*/
/*21656*/         OPC_CheckChild1Integer, 0, 
/*21658*/         OPC_CheckType, MVT::f32,
/*21660*/         OPC_Scope, 14, /*->21676*/ // 2 children in Scope
/*21662*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21664*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21667*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*21676*/         /*Scope*/ 14, /*->21691*/
/*21677*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21679*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21682*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*21691*/         0, /*End of Scope*/
/*21692*/       /*Scope*/ 36, /*->21729*/
/*21693*/         OPC_CheckChild1Integer, 1, 
/*21695*/         OPC_CheckType, MVT::f32,
/*21697*/         OPC_Scope, 14, /*->21713*/ // 2 children in Scope
/*21699*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21701*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21704*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*21713*/         /*Scope*/ 14, /*->21728*/
/*21714*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21716*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21719*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*21728*/         0, /*End of Scope*/
/*21729*/       /*Scope*/ 18, /*->21748*/
/*21730*/         OPC_CheckChild1Integer, 2, 
/*21732*/         OPC_CheckType, MVT::f32,
/*21734*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21736*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21739*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*21748*/       /*Scope*/ 36, /*->21785*/
/*21749*/         OPC_RecordChild1, // #1 = $index
/*21750*/         OPC_CheckChild1Type, MVT::i32,
/*21752*/         OPC_CheckType, MVT::f32,
/*21754*/         OPC_Scope, 11, /*->21767*/ // 2 children in Scope
/*21756*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21758*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*21767*/         /*Scope*/ 16, /*->21784*/
/*21768*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21770*/           OPC_EmitInteger, MVT::i32, 0, 
/*21773*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*21784*/         0, /*End of Scope*/
/*21785*/       0, /*End of Scope*/
/*21786*/     /*Scope*/ 95|128,1/*223*/, /*->22011*/
/*21788*/       OPC_CheckChild0Type, MVT::v4f32,
/*21790*/       OPC_Scope, 33, /*->21825*/ // 6 children in Scope
/*21792*/         OPC_MoveChild, 1,
/*21794*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21797*/         OPC_RecordChild0, // #1 = $idx
/*21798*/         OPC_RecordChild1, // #2 = $off
/*21799*/         OPC_MoveChild, 1,
/*21801*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21804*/         OPC_MoveParent,
/*21805*/         OPC_CheckType, MVT::i32,
/*21807*/         OPC_MoveParent,
/*21808*/         OPC_CheckType, MVT::f32,
/*21810*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21812*/         OPC_EmitConvertToTarget, 2,
/*21814*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21825*/       /*Scope*/ 36, /*->21862*/
/*21826*/         OPC_CheckChild1Integer, 0, 
/*21828*/         OPC_CheckType, MVT::f32,
/*21830*/         OPC_Scope, 14, /*->21846*/ // 2 children in Scope
/*21832*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21834*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21837*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21846*/         /*Scope*/ 14, /*->21861*/
/*21847*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21849*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21852*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21861*/         0, /*End of Scope*/
/*21862*/       /*Scope*/ 36, /*->21899*/
/*21863*/         OPC_CheckChild1Integer, 1, 
/*21865*/         OPC_CheckType, MVT::f32,
/*21867*/         OPC_Scope, 14, /*->21883*/ // 2 children in Scope
/*21869*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21871*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21874*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21883*/         /*Scope*/ 14, /*->21898*/
/*21884*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21886*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21889*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21898*/         0, /*End of Scope*/
/*21899*/       /*Scope*/ 36, /*->21936*/
/*21900*/         OPC_CheckChild1Integer, 2, 
/*21902*/         OPC_CheckType, MVT::f32,
/*21904*/         OPC_Scope, 14, /*->21920*/ // 2 children in Scope
/*21906*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21908*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21911*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21920*/         /*Scope*/ 14, /*->21935*/
/*21921*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21923*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21926*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21935*/         0, /*End of Scope*/
/*21936*/       /*Scope*/ 36, /*->21973*/
/*21937*/         OPC_CheckChild1Integer, 3, 
/*21939*/         OPC_CheckType, MVT::f32,
/*21941*/         OPC_Scope, 14, /*->21957*/ // 2 children in Scope
/*21943*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21945*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21948*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21957*/         /*Scope*/ 14, /*->21972*/
/*21958*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21960*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21963*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21972*/         0, /*End of Scope*/
/*21973*/       /*Scope*/ 36, /*->22010*/
/*21974*/         OPC_RecordChild1, // #1 = $index
/*21975*/         OPC_CheckChild1Type, MVT::i32,
/*21977*/         OPC_CheckType, MVT::f32,
/*21979*/         OPC_Scope, 11, /*->21992*/ // 2 children in Scope
/*21981*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21983*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*21992*/         /*Scope*/ 16, /*->22009*/
/*21993*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21995*/           OPC_EmitInteger, MVT::i32, 0, 
/*21998*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*22009*/         0, /*End of Scope*/
/*22010*/       0, /*End of Scope*/
/*22011*/     /*Scope*/ 84|128,1/*212*/, /*->22225*/
/*22013*/       OPC_CheckChild0Type, MVT::v8f32,
/*22015*/       OPC_Scope, 33, /*->22050*/ // 10 children in Scope
/*22017*/         OPC_MoveChild, 1,
/*22019*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*22022*/         OPC_RecordChild0, // #1 = $idx
/*22023*/         OPC_RecordChild1, // #2 = $off
/*22024*/         OPC_MoveChild, 1,
/*22026*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22029*/         OPC_MoveParent,
/*22030*/         OPC_CheckType, MVT::i32,
/*22032*/         OPC_MoveParent,
/*22033*/         OPC_CheckType, MVT::f32,
/*22035*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22037*/         OPC_EmitConvertToTarget, 2,
/*22039*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*22050*/       /*Scope*/ 18, /*->22069*/
/*22051*/         OPC_CheckChild1Integer, 0, 
/*22053*/         OPC_CheckType, MVT::f32,
/*22055*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22057*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22060*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*22069*/       /*Scope*/ 18, /*->22088*/
/*22070*/         OPC_CheckChild1Integer, 1, 
/*22072*/         OPC_CheckType, MVT::f32,
/*22074*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22076*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22079*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*22088*/       /*Scope*/ 18, /*->22107*/
/*22089*/         OPC_CheckChild1Integer, 2, 
/*22091*/         OPC_CheckType, MVT::f32,
/*22093*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22095*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22098*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*22107*/       /*Scope*/ 18, /*->22126*/
/*22108*/         OPC_CheckChild1Integer, 3, 
/*22110*/         OPC_CheckType, MVT::f32,
/*22112*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22114*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*22117*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*22126*/       /*Scope*/ 18, /*->22145*/
/*22127*/         OPC_CheckChild1Integer, 4, 
/*22129*/         OPC_CheckType, MVT::f32,
/*22131*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22133*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*22136*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*22145*/       /*Scope*/ 18, /*->22164*/
/*22146*/         OPC_CheckChild1Integer, 5, 
/*22148*/         OPC_CheckType, MVT::f32,
/*22150*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22152*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*22155*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*22164*/       /*Scope*/ 18, /*->22183*/
/*22165*/         OPC_CheckChild1Integer, 6, 
/*22167*/         OPC_CheckType, MVT::f32,
/*22169*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22171*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*22174*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*22183*/       /*Scope*/ 18, /*->22202*/
/*22184*/         OPC_CheckChild1Integer, 7, 
/*22186*/         OPC_CheckType, MVT::f32,
/*22188*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22190*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*22193*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*22202*/       /*Scope*/ 21, /*->22224*/
/*22203*/         OPC_RecordChild1, // #1 = $idx
/*22204*/         OPC_CheckChild1Type, MVT::i32,
/*22206*/         OPC_CheckType, MVT::f32,
/*22208*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22210*/         OPC_EmitInteger, MVT::i32, 0, 
/*22213*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*22224*/       0, /*End of Scope*/
/*22225*/     /*Scope*/ 108|128,2/*364*/, /*->22591*/
/*22227*/       OPC_CheckChild0Type, MVT::v16f32,
/*22229*/       OPC_Scope, 33, /*->22264*/ // 18 children in Scope
/*22231*/         OPC_MoveChild, 1,
/*22233*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*22236*/         OPC_RecordChild0, // #1 = $idx
/*22237*/         OPC_RecordChild1, // #2 = $off
/*22238*/         OPC_MoveChild, 1,
/*22240*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22243*/         OPC_MoveParent,
/*22244*/         OPC_CheckType, MVT::i32,
/*22246*/         OPC_MoveParent,
/*22247*/         OPC_CheckType, MVT::f32,
/*22249*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22251*/         OPC_EmitConvertToTarget, 2,
/*22253*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*22264*/       /*Scope*/ 18, /*->22283*/
/*22265*/         OPC_CheckChild1Integer, 0, 
/*22267*/         OPC_CheckType, MVT::f32,
/*22269*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22271*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22274*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*22283*/       /*Scope*/ 18, /*->22302*/
/*22284*/         OPC_CheckChild1Integer, 1, 
/*22286*/         OPC_CheckType, MVT::f32,
/*22288*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22290*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22293*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*22302*/       /*Scope*/ 18, /*->22321*/
/*22303*/         OPC_CheckChild1Integer, 2, 
/*22305*/         OPC_CheckType, MVT::f32,
/*22307*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22309*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22312*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*22321*/       /*Scope*/ 18, /*->22340*/
/*22322*/         OPC_CheckChild1Integer, 3, 
/*22324*/         OPC_CheckType, MVT::f32,
/*22326*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22328*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*22331*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*22340*/       /*Scope*/ 18, /*->22359*/
/*22341*/         OPC_CheckChild1Integer, 4, 
/*22343*/         OPC_CheckType, MVT::f32,
/*22345*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22347*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*22350*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*22359*/       /*Scope*/ 18, /*->22378*/
/*22360*/         OPC_CheckChild1Integer, 5, 
/*22362*/         OPC_CheckType, MVT::f32,
/*22364*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22366*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*22369*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*22378*/       /*Scope*/ 18, /*->22397*/
/*22379*/         OPC_CheckChild1Integer, 6, 
/*22381*/         OPC_CheckType, MVT::f32,
/*22383*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22385*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*22388*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*22397*/       /*Scope*/ 18, /*->22416*/
/*22398*/         OPC_CheckChild1Integer, 7, 
/*22400*/         OPC_CheckType, MVT::f32,
/*22402*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22404*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*22407*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*22416*/       /*Scope*/ 18, /*->22435*/
/*22417*/         OPC_CheckChild1Integer, 8, 
/*22419*/         OPC_CheckType, MVT::f32,
/*22421*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22423*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*22426*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*22435*/       /*Scope*/ 18, /*->22454*/
/*22436*/         OPC_CheckChild1Integer, 9, 
/*22438*/         OPC_CheckType, MVT::f32,
/*22440*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22442*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*22445*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*22454*/       /*Scope*/ 18, /*->22473*/
/*22455*/         OPC_CheckChild1Integer, 10, 
/*22457*/         OPC_CheckType, MVT::f32,
/*22459*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22461*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*22464*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*22473*/       /*Scope*/ 18, /*->22492*/
/*22474*/         OPC_CheckChild1Integer, 11, 
/*22476*/         OPC_CheckType, MVT::f32,
/*22478*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22480*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*22483*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*22492*/       /*Scope*/ 18, /*->22511*/
/*22493*/         OPC_CheckChild1Integer, 12, 
/*22495*/         OPC_CheckType, MVT::f32,
/*22497*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22499*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*22502*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*22511*/       /*Scope*/ 18, /*->22530*/
/*22512*/         OPC_CheckChild1Integer, 13, 
/*22514*/         OPC_CheckType, MVT::f32,
/*22516*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22518*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*22521*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*22530*/       /*Scope*/ 18, /*->22549*/
/*22531*/         OPC_CheckChild1Integer, 14, 
/*22533*/         OPC_CheckType, MVT::f32,
/*22535*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22537*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*22540*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*22549*/       /*Scope*/ 18, /*->22568*/
/*22550*/         OPC_CheckChild1Integer, 15, 
/*22552*/         OPC_CheckType, MVT::f32,
/*22554*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22556*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*22559*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*22568*/       /*Scope*/ 21, /*->22590*/
/*22569*/         OPC_RecordChild1, // #1 = $idx
/*22570*/         OPC_CheckChild1Type, MVT::i32,
/*22572*/         OPC_CheckType, MVT::f32,
/*22574*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22576*/         OPC_EmitInteger, MVT::i32, 0, 
/*22579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*22590*/       0, /*End of Scope*/
/*22591*/     0, /*End of Scope*/
/*22592*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->22645
/*22595*/     OPC_RecordChild0, // #0 = $src
/*22596*/     OPC_CheckChild0Type, MVT::i32,
/*22598*/     OPC_Scope, 15, /*->22615*/ // 2 children in Scope
/*22600*/       OPC_CheckType, MVT::i32,
/*22602*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22604*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*22607*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*22615*/     /*Scope*/ 28, /*->22644*/
/*22616*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*22617*/       OPC_MoveChild, 1,
/*22619*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22622*/       OPC_CheckType, MVT::i32,
/*22624*/       OPC_MoveParent,
/*22625*/       OPC_CheckType, MVT::v4i32,
/*22627*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22629*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*22632*/       OPC_EmitConvertToTarget, 1,
/*22634*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*22644*/     0, /*End of Scope*/
/*22645*/   /*SwitchOpcode*/ 25|128,27|128,1/*19865*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->42515
/*22650*/     OPC_Scope, 14, /*->22666*/ // 81 children in Scope
/*22652*/       OPC_CheckChild0Integer, 74|128,38/*4938*/, 
/*22655*/       OPC_RecordChild1, // #0 = $src0
/*22656*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*22658*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 4938:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*22666*/     /*Scope*/ 40, /*->22707*/
/*22667*/       OPC_CheckChild0Integer, 93|128,39/*5085*/, 
/*22670*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22672*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22679*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22686*/       OPC_EmitInteger, MVT::i32, 0, 
/*22689*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*22698*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (intrinsic_wo_chain:i32 5085:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32))
/*22707*/     /*Scope*/ 24, /*->22732*/
/*22708*/       OPC_CheckChild0Integer, 85|128,39/*5077*/, 
/*22711*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*22712*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*22713*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*22716*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*22719*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 5077:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*22732*/     /*Scope*/ 1|128,1/*129*/, /*->22863*/
/*22734*/       OPC_CheckChild0Integer, 84|128,38/*4948*/, 
/*22737*/       OPC_RecordChild1, // #0 = $src0
/*22738*/       OPC_RecordChild2, // #1 = $src1
/*22739*/       OPC_Scope, 101, /*->22842*/ // 2 children in Scope
/*22741*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22743*/         OPC_EmitInteger, MVT::i32, 0, 
/*22746*/         OPC_EmitInteger, MVT::i32, 0, 
/*22749*/         OPC_EmitInteger, MVT::i32, 1, 
/*22752*/         OPC_EmitInteger, MVT::i32, 0, 
/*22755*/         OPC_EmitInteger, MVT::i32, 0, 
/*22758*/         OPC_EmitInteger, MVT::i32, 0, 
/*22761*/         OPC_EmitInteger, MVT::i32, 0, 
/*22764*/         OPC_EmitInteger, MVT::i32, 0, 
/*22767*/         OPC_EmitInteger, MVT::i32, 0, 
/*22770*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22782*/         OPC_EmitInteger, MVT::i32, 0, 
/*22785*/         OPC_EmitInteger, MVT::i32, 0, 
/*22788*/         OPC_EmitInteger, MVT::i32, 0, 
/*22791*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22803*/         OPC_EmitInteger, MVT::i32, 1, 
/*22806*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22809*/         OPC_EmitInteger, MVT::i32, 0, 
/*22812*/         OPC_EmitInteger, MVT::i32, 0, 
/*22815*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 4948:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*22842*/       /*Scope*/ 19, /*->22862*/
/*22843*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*22846*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*22849*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (intrinsic_wo_chain:f32 4948:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                  // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*22862*/       0, /*End of Scope*/
/*22863*/     /*Scope*/ 19|128,4/*531*/, /*->23396*/
/*22865*/       OPC_CheckChild0Integer, 72|128,38/*4936*/, 
/*22868*/       OPC_RecordChild1, // #0 = $src0
/*22869*/       OPC_RecordChild2, // #1 = $src1
/*22870*/       OPC_Scope, 38|128,1/*166*/, /*->23039*/ // 4 children in Scope
/*22873*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22875*/         OPC_EmitInteger, MVT::i32, 0, 
/*22878*/         OPC_EmitInteger, MVT::i32, 0, 
/*22881*/         OPC_EmitInteger, MVT::i32, 1, 
/*22884*/         OPC_EmitInteger, MVT::i32, 0, 
/*22887*/         OPC_EmitInteger, MVT::i32, 0, 
/*22890*/         OPC_EmitInteger, MVT::i32, 0, 
/*22893*/         OPC_EmitInteger, MVT::i32, 0, 
/*22896*/         OPC_EmitInteger, MVT::i32, 0, 
/*22899*/         OPC_EmitInteger, MVT::i32, 0, 
/*22902*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22914*/         OPC_EmitInteger, MVT::i32, 1, 
/*22917*/         OPC_EmitInteger, MVT::i32, 0, 
/*22920*/         OPC_EmitInteger, MVT::i32, 0, 
/*22923*/         OPC_EmitInteger, MVT::i32, 0, 
/*22926*/         OPC_EmitInteger, MVT::i32, 0, 
/*22929*/         OPC_EmitInteger, MVT::i32, 0, 
/*22932*/         OPC_EmitInteger, MVT::i32, 0, 
/*22935*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22947*/         OPC_EmitInteger, MVT::i32, 1, 
/*22950*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22953*/         OPC_EmitInteger, MVT::i32, 0, 
/*22956*/         OPC_EmitInteger, MVT::i32, 0, 
/*22959*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22979*/         OPC_EmitInteger, MVT::i32, 0, 
/*22982*/         OPC_EmitInteger, MVT::i32, 0, 
/*22985*/         OPC_EmitInteger, MVT::i32, 0, 
/*22988*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23000*/         OPC_EmitInteger, MVT::i32, 1, 
/*23003*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23006*/         OPC_EmitInteger, MVT::i32, 0, 
/*23009*/         OPC_EmitInteger, MVT::i32, 0, 
/*23012*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4936:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*23039*/       /*Scope*/ 38|128,1/*166*/, /*->23207*/
/*23041*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*23043*/         OPC_EmitInteger, MVT::i32, 0, 
/*23046*/         OPC_EmitInteger, MVT::i32, 0, 
/*23049*/         OPC_EmitInteger, MVT::i32, 1, 
/*23052*/         OPC_EmitInteger, MVT::i32, 0, 
/*23055*/         OPC_EmitInteger, MVT::i32, 0, 
/*23058*/         OPC_EmitInteger, MVT::i32, 0, 
/*23061*/         OPC_EmitInteger, MVT::i32, 0, 
/*23064*/         OPC_EmitInteger, MVT::i32, 0, 
/*23067*/         OPC_EmitInteger, MVT::i32, 0, 
/*23070*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23082*/         OPC_EmitInteger, MVT::i32, 1, 
/*23085*/         OPC_EmitInteger, MVT::i32, 0, 
/*23088*/         OPC_EmitInteger, MVT::i32, 0, 
/*23091*/         OPC_EmitInteger, MVT::i32, 0, 
/*23094*/         OPC_EmitInteger, MVT::i32, 0, 
/*23097*/         OPC_EmitInteger, MVT::i32, 0, 
/*23100*/         OPC_EmitInteger, MVT::i32, 0, 
/*23103*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23115*/         OPC_EmitInteger, MVT::i32, 1, 
/*23118*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23121*/         OPC_EmitInteger, MVT::i32, 0, 
/*23124*/         OPC_EmitInteger, MVT::i32, 0, 
/*23127*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*23147*/         OPC_EmitInteger, MVT::i32, 0, 
/*23150*/         OPC_EmitInteger, MVT::i32, 0, 
/*23153*/         OPC_EmitInteger, MVT::i32, 0, 
/*23156*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23168*/         OPC_EmitInteger, MVT::i32, 1, 
/*23171*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23174*/         OPC_EmitInteger, MVT::i32, 0, 
/*23177*/         OPC_EmitInteger, MVT::i32, 0, 
/*23180*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4936:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*23207*/       /*Scope*/ 38|128,1/*166*/, /*->23375*/
/*23209*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*23211*/         OPC_EmitInteger, MVT::i32, 0, 
/*23214*/         OPC_EmitInteger, MVT::i32, 0, 
/*23217*/         OPC_EmitInteger, MVT::i32, 1, 
/*23220*/         OPC_EmitInteger, MVT::i32, 0, 
/*23223*/         OPC_EmitInteger, MVT::i32, 0, 
/*23226*/         OPC_EmitInteger, MVT::i32, 0, 
/*23229*/         OPC_EmitInteger, MVT::i32, 0, 
/*23232*/         OPC_EmitInteger, MVT::i32, 0, 
/*23235*/         OPC_EmitInteger, MVT::i32, 0, 
/*23238*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23250*/         OPC_EmitInteger, MVT::i32, 1, 
/*23253*/         OPC_EmitInteger, MVT::i32, 0, 
/*23256*/         OPC_EmitInteger, MVT::i32, 0, 
/*23259*/         OPC_EmitInteger, MVT::i32, 0, 
/*23262*/         OPC_EmitInteger, MVT::i32, 0, 
/*23265*/         OPC_EmitInteger, MVT::i32, 0, 
/*23268*/         OPC_EmitInteger, MVT::i32, 0, 
/*23271*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23283*/         OPC_EmitInteger, MVT::i32, 1, 
/*23286*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23289*/         OPC_EmitInteger, MVT::i32, 0, 
/*23292*/         OPC_EmitInteger, MVT::i32, 0, 
/*23295*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*23315*/         OPC_EmitInteger, MVT::i32, 0, 
/*23318*/         OPC_EmitInteger, MVT::i32, 0, 
/*23321*/         OPC_EmitInteger, MVT::i32, 0, 
/*23324*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23336*/         OPC_EmitInteger, MVT::i32, 1, 
/*23339*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23342*/         OPC_EmitInteger, MVT::i32, 0, 
/*23345*/         OPC_EmitInteger, MVT::i32, 0, 
/*23348*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4936:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*23375*/       /*Scope*/ 19, /*->23395*/
/*23376*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23378*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*23386*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 4936:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*23395*/       0, /*End of Scope*/
/*23396*/     /*Scope*/ 46, /*->23443*/
/*23397*/       OPC_CheckChild0Integer, 64|128,38/*4928*/, 
/*23400*/       OPC_RecordChild1, // #0 = $src0
/*23401*/       OPC_RecordChild2, // #1 = $src1
/*23402*/       OPC_RecordChild3, // #2 = $src2
/*23403*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23405*/       OPC_EmitInteger, MVT::i32, 0, 
/*23408*/       OPC_EmitInteger, MVT::i32, 0, 
/*23411*/       OPC_EmitInteger, MVT::i32, 0, 
/*23414*/       OPC_EmitInteger, MVT::i1, 0, 
/*23417*/       OPC_EmitInteger, MVT::i32, 0, 
/*23420*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*23433*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 8, 
                // Src: (intrinsic_wo_chain:f32 4928:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, 0:i32, 0:i32, ?:f32:$src0, 0:i1, 0:i32))
/*23443*/     /*Scope*/ 34|128,5/*674*/, /*->24119*/
/*23445*/       OPC_CheckChild0Integer, 95|128,39/*5087*/, 
/*23448*/       OPC_RecordChild1, // #0 = $src_x
/*23449*/       OPC_RecordChild2, // #1 = $src_y
/*23450*/       OPC_RecordChild3, // #2 = $src_w
/*23451*/       OPC_Scope, 75|128,2/*331*/, /*->23785*/ // 2 children in Scope
/*23454*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*23456*/         OPC_EmitInteger, MVT::i32, 1, 
/*23459*/         OPC_EmitInteger, MVT::i32, 0, 
/*23462*/         OPC_EmitInteger, MVT::i32, 0, 
/*23465*/         OPC_EmitInteger, MVT::i32, 0, 
/*23468*/         OPC_EmitInteger, MVT::i32, 0, 
/*23471*/         OPC_EmitInteger, MVT::i32, 0, 
/*23474*/         OPC_EmitInteger, MVT::i32, 1, 
/*23477*/         OPC_EmitInteger, MVT::i32, 0, 
/*23480*/         OPC_EmitInteger, MVT::i32, 0, 
/*23483*/         OPC_EmitInteger, MVT::i32, 0, 
/*23486*/         OPC_EmitInteger, MVT::i32, 0, 
/*23489*/         OPC_EmitInteger, MVT::i32, 0, 
/*23492*/         OPC_EmitInteger, MVT::i32, 1, 
/*23495*/         OPC_EmitInteger, MVT::i32, 0, 
/*23498*/         OPC_EmitInteger, MVT::i32, 0, 
/*23501*/         OPC_EmitInteger, MVT::i32, 0, 
/*23504*/         OPC_EmitInteger, MVT::i32, 0, 
/*23507*/         OPC_EmitInteger, MVT::i32, 0, 
/*23510*/         OPC_EmitInteger, MVT::i32, 0, 
/*23513*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23525*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*23528*/         OPC_EmitInteger, MVT::i32, 0, 
/*23531*/         OPC_EmitInteger, MVT::i32, 0, 
/*23534*/         OPC_EmitInteger, MVT::i32, 0, 
/*23537*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23549*/         OPC_EmitInteger, MVT::i32, 1, 
/*23552*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23555*/         OPC_EmitInteger, MVT::i32, 0, 
/*23558*/         OPC_EmitInteger, MVT::i32, 0, 
/*23561*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23588*/         OPC_EmitInteger, MVT::i32, 0, 
/*23591*/         OPC_EmitInteger, MVT::i32, 0, 
/*23594*/         OPC_EmitInteger, MVT::i32, 0, 
/*23597*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23609*/         OPC_EmitInteger, MVT::i32, 1, 
/*23612*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23615*/         OPC_EmitInteger, MVT::i32, 0, 
/*23618*/         OPC_EmitInteger, MVT::i32, 0, 
/*23621*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23641*/         OPC_EmitInteger, MVT::i32, 0, 
/*23644*/         OPC_EmitInteger, MVT::i32, 0, 
/*23647*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23659*/         OPC_EmitInteger, MVT::i32, 0, 
/*23662*/         OPC_EmitInteger, MVT::i32, 0, 
/*23665*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23677*/         OPC_EmitInteger, MVT::i32, 0, 
/*23680*/         OPC_EmitInteger, MVT::i32, 0, 
/*23683*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23695*/         OPC_EmitInteger, MVT::i32, 1, 
/*23698*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23701*/         OPC_EmitInteger, MVT::i32, 0, 
/*23704*/         OPC_EmitInteger, MVT::i32, 0, 
/*23707*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*23732*/         OPC_EmitInteger, MVT::i32, 0, 
/*23735*/         OPC_EmitInteger, MVT::i32, 0, 
/*23738*/         OPC_EmitInteger, MVT::i32, 0, 
/*23741*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23753*/         OPC_EmitInteger, MVT::i32, 1, 
/*23756*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23759*/         OPC_EmitInteger, MVT::i32, 0, 
/*23762*/         OPC_EmitInteger, MVT::i32, 0, 
/*23765*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 5087:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23785*/       /*Scope*/ 75|128,2/*331*/, /*->24118*/
/*23787*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23789*/         OPC_EmitInteger, MVT::i32, 1, 
/*23792*/         OPC_EmitInteger, MVT::i32, 0, 
/*23795*/         OPC_EmitInteger, MVT::i32, 0, 
/*23798*/         OPC_EmitInteger, MVT::i32, 0, 
/*23801*/         OPC_EmitInteger, MVT::i32, 0, 
/*23804*/         OPC_EmitInteger, MVT::i32, 0, 
/*23807*/         OPC_EmitInteger, MVT::i32, 1, 
/*23810*/         OPC_EmitInteger, MVT::i32, 0, 
/*23813*/         OPC_EmitInteger, MVT::i32, 0, 
/*23816*/         OPC_EmitInteger, MVT::i32, 0, 
/*23819*/         OPC_EmitInteger, MVT::i32, 0, 
/*23822*/         OPC_EmitInteger, MVT::i32, 0, 
/*23825*/         OPC_EmitInteger, MVT::i32, 1, 
/*23828*/         OPC_EmitInteger, MVT::i32, 0, 
/*23831*/         OPC_EmitInteger, MVT::i32, 0, 
/*23834*/         OPC_EmitInteger, MVT::i32, 0, 
/*23837*/         OPC_EmitInteger, MVT::i32, 0, 
/*23840*/         OPC_EmitInteger, MVT::i32, 0, 
/*23843*/         OPC_EmitInteger, MVT::i32, 0, 
/*23846*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23858*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*23861*/         OPC_EmitInteger, MVT::i32, 0, 
/*23864*/         OPC_EmitInteger, MVT::i32, 0, 
/*23867*/         OPC_EmitInteger, MVT::i32, 0, 
/*23870*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23882*/         OPC_EmitInteger, MVT::i32, 1, 
/*23885*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23888*/         OPC_EmitInteger, MVT::i32, 0, 
/*23891*/         OPC_EmitInteger, MVT::i32, 0, 
/*23894*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23921*/         OPC_EmitInteger, MVT::i32, 0, 
/*23924*/         OPC_EmitInteger, MVT::i32, 0, 
/*23927*/         OPC_EmitInteger, MVT::i32, 0, 
/*23930*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23942*/         OPC_EmitInteger, MVT::i32, 1, 
/*23945*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23948*/         OPC_EmitInteger, MVT::i32, 0, 
/*23951*/         OPC_EmitInteger, MVT::i32, 0, 
/*23954*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23974*/         OPC_EmitInteger, MVT::i32, 0, 
/*23977*/         OPC_EmitInteger, MVT::i32, 0, 
/*23980*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23992*/         OPC_EmitInteger, MVT::i32, 0, 
/*23995*/         OPC_EmitInteger, MVT::i32, 0, 
/*23998*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24010*/         OPC_EmitInteger, MVT::i32, 0, 
/*24013*/         OPC_EmitInteger, MVT::i32, 0, 
/*24016*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24028*/         OPC_EmitInteger, MVT::i32, 1, 
/*24031*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*24034*/         OPC_EmitInteger, MVT::i32, 0, 
/*24037*/         OPC_EmitInteger, MVT::i32, 0, 
/*24040*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*24065*/         OPC_EmitInteger, MVT::i32, 0, 
/*24068*/         OPC_EmitInteger, MVT::i32, 0, 
/*24071*/         OPC_EmitInteger, MVT::i32, 0, 
/*24074*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24086*/         OPC_EmitInteger, MVT::i32, 1, 
/*24089*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*24092*/         OPC_EmitInteger, MVT::i32, 0, 
/*24095*/         OPC_EmitInteger, MVT::i32, 0, 
/*24098*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 5087:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*24118*/       0, /*End of Scope*/
/*24119*/     /*Scope*/ 18|128,3/*402*/, /*->24523*/
/*24121*/       OPC_CheckChild0Integer, 82|128,39/*5074*/, 
/*24124*/       OPC_RecordChild1, // #0 = $addr
/*24125*/       OPC_Scope, 68|128,1/*196*/, /*->24324*/ // 2 children in Scope
/*24128*/         OPC_CheckChild1Type, MVT::v2i32,
/*24130*/         OPC_RecordChild2, // #1 = $rsrc
/*24131*/         OPC_MoveChild, 3,
/*24133*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24136*/         OPC_Scope, 46, /*->24184*/ // 4 children in Scope
/*24138*/           OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*24140*/           OPC_MoveParent,
/*24141*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24143*/           OPC_EmitInteger, MVT::i32, 15, 
/*24146*/           OPC_EmitInteger, MVT::i1, 0, 
/*24149*/           OPC_EmitInteger, MVT::i1, 0, 
/*24152*/           OPC_EmitInteger, MVT::i1, 1, 
/*24155*/           OPC_EmitInteger, MVT::i1, 0, 
/*24158*/           OPC_EmitInteger, MVT::i1, 0, 
/*24161*/           OPC_EmitInteger, MVT::i1, 0, 
/*24164*/           OPC_EmitInteger, MVT::i1, 0, 
/*24167*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5074:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*24184*/         /*Scope*/ 46, /*->24231*/
/*24185*/           OPC_CheckPredicate, 117, // Predicate_TEX_MSAA
/*24187*/           OPC_MoveParent,
/*24188*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24190*/           OPC_EmitInteger, MVT::i32, 15, 
/*24193*/           OPC_EmitInteger, MVT::i1, 0, 
/*24196*/           OPC_EmitInteger, MVT::i1, 0, 
/*24199*/           OPC_EmitInteger, MVT::i1, 0, 
/*24202*/           OPC_EmitInteger, MVT::i1, 0, 
/*24205*/           OPC_EmitInteger, MVT::i1, 0, 
/*24208*/           OPC_EmitInteger, MVT::i1, 0, 
/*24211*/           OPC_EmitInteger, MVT::i1, 0, 
/*24214*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5074:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*24231*/         /*Scope*/ 46, /*->24278*/
/*24232*/           OPC_CheckPredicate, 118, // Predicate_TEX_ARRAY_MSAA
/*24234*/           OPC_MoveParent,
/*24235*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24237*/           OPC_EmitInteger, MVT::i32, 15, 
/*24240*/           OPC_EmitInteger, MVT::i1, 0, 
/*24243*/           OPC_EmitInteger, MVT::i1, 0, 
/*24246*/           OPC_EmitInteger, MVT::i1, 1, 
/*24249*/           OPC_EmitInteger, MVT::i1, 0, 
/*24252*/           OPC_EmitInteger, MVT::i1, 0, 
/*24255*/           OPC_EmitInteger, MVT::i1, 0, 
/*24258*/           OPC_EmitInteger, MVT::i1, 0, 
/*24261*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5074:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*24278*/         /*Scope*/ 44, /*->24323*/
/*24279*/           OPC_MoveParent,
/*24280*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24282*/           OPC_EmitInteger, MVT::i32, 15, 
/*24285*/           OPC_EmitInteger, MVT::i1, 0, 
/*24288*/           OPC_EmitInteger, MVT::i1, 0, 
/*24291*/           OPC_EmitInteger, MVT::i1, 0, 
/*24294*/           OPC_EmitInteger, MVT::i1, 0, 
/*24297*/           OPC_EmitInteger, MVT::i1, 0, 
/*24300*/           OPC_EmitInteger, MVT::i1, 0, 
/*24303*/           OPC_EmitInteger, MVT::i1, 0, 
/*24306*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5074:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*24323*/         0, /*End of Scope*/
/*24324*/       /*Scope*/ 68|128,1/*196*/, /*->24522*/
/*24326*/         OPC_CheckChild1Type, MVT::v4i32,
/*24328*/         OPC_RecordChild2, // #1 = $rsrc
/*24329*/         OPC_MoveChild, 3,
/*24331*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24334*/         OPC_Scope, 46, /*->24382*/ // 4 children in Scope
/*24336*/           OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*24338*/           OPC_MoveParent,
/*24339*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24341*/           OPC_EmitInteger, MVT::i32, 15, 
/*24344*/           OPC_EmitInteger, MVT::i1, 0, 
/*24347*/           OPC_EmitInteger, MVT::i1, 0, 
/*24350*/           OPC_EmitInteger, MVT::i1, 1, 
/*24353*/           OPC_EmitInteger, MVT::i1, 0, 
/*24356*/           OPC_EmitInteger, MVT::i1, 0, 
/*24359*/           OPC_EmitInteger, MVT::i1, 0, 
/*24362*/           OPC_EmitInteger, MVT::i1, 0, 
/*24365*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5074:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24382*/         /*Scope*/ 46, /*->24429*/
/*24383*/           OPC_CheckPredicate, 117, // Predicate_TEX_MSAA
/*24385*/           OPC_MoveParent,
/*24386*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24388*/           OPC_EmitInteger, MVT::i32, 15, 
/*24391*/           OPC_EmitInteger, MVT::i1, 0, 
/*24394*/           OPC_EmitInteger, MVT::i1, 0, 
/*24397*/           OPC_EmitInteger, MVT::i1, 0, 
/*24400*/           OPC_EmitInteger, MVT::i1, 0, 
/*24403*/           OPC_EmitInteger, MVT::i1, 0, 
/*24406*/           OPC_EmitInteger, MVT::i1, 0, 
/*24409*/           OPC_EmitInteger, MVT::i1, 0, 
/*24412*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5074:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24429*/         /*Scope*/ 46, /*->24476*/
/*24430*/           OPC_CheckPredicate, 118, // Predicate_TEX_ARRAY_MSAA
/*24432*/           OPC_MoveParent,
/*24433*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24435*/           OPC_EmitInteger, MVT::i32, 15, 
/*24438*/           OPC_EmitInteger, MVT::i1, 0, 
/*24441*/           OPC_EmitInteger, MVT::i1, 0, 
/*24444*/           OPC_EmitInteger, MVT::i1, 1, 
/*24447*/           OPC_EmitInteger, MVT::i1, 0, 
/*24450*/           OPC_EmitInteger, MVT::i1, 0, 
/*24453*/           OPC_EmitInteger, MVT::i1, 0, 
/*24456*/           OPC_EmitInteger, MVT::i1, 0, 
/*24459*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5074:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24476*/         /*Scope*/ 44, /*->24521*/
/*24477*/           OPC_MoveParent,
/*24478*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24480*/           OPC_EmitInteger, MVT::i32, 15, 
/*24483*/           OPC_EmitInteger, MVT::i1, 0, 
/*24486*/           OPC_EmitInteger, MVT::i1, 0, 
/*24489*/           OPC_EmitInteger, MVT::i1, 0, 
/*24492*/           OPC_EmitInteger, MVT::i1, 0, 
/*24495*/           OPC_EmitInteger, MVT::i1, 0, 
/*24498*/           OPC_EmitInteger, MVT::i1, 0, 
/*24501*/           OPC_EmitInteger, MVT::i1, 0, 
/*24504*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5074:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24521*/         0, /*End of Scope*/
/*24522*/       0, /*End of Scope*/
/*24523*/     /*Scope*/ 47|128,1/*175*/, /*->24700*/
/*24525*/       OPC_CheckChild0Integer, 86|128,39/*5078*/, 
/*24528*/       OPC_RecordChild1, // #0 = $mipid
/*24529*/       OPC_RecordChild2, // #1 = $rsrc
/*24530*/       OPC_MoveChild, 3,
/*24532*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24535*/       OPC_Scope, 54, /*->24591*/ // 3 children in Scope
/*24537*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*24539*/         OPC_MoveParent,
/*24540*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24542*/         OPC_EmitInteger, MVT::i32, 15, 
/*24545*/         OPC_EmitInteger, MVT::i1, 0, 
/*24548*/         OPC_EmitInteger, MVT::i1, 0, 
/*24551*/         OPC_EmitInteger, MVT::i1, 1, 
/*24554*/         OPC_EmitInteger, MVT::i1, 0, 
/*24557*/         OPC_EmitInteger, MVT::i1, 0, 
/*24560*/         OPC_EmitInteger, MVT::i1, 0, 
/*24563*/         OPC_EmitInteger, MVT::i1, 0, 
/*24566*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24574*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 5078:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24591*/       /*Scope*/ 54, /*->24646*/
/*24592*/         OPC_CheckPredicate, 118, // Predicate_TEX_ARRAY_MSAA
/*24594*/         OPC_MoveParent,
/*24595*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24597*/         OPC_EmitInteger, MVT::i32, 15, 
/*24600*/         OPC_EmitInteger, MVT::i1, 0, 
/*24603*/         OPC_EmitInteger, MVT::i1, 0, 
/*24606*/         OPC_EmitInteger, MVT::i1, 1, 
/*24609*/         OPC_EmitInteger, MVT::i1, 0, 
/*24612*/         OPC_EmitInteger, MVT::i1, 0, 
/*24615*/         OPC_EmitInteger, MVT::i1, 0, 
/*24618*/         OPC_EmitInteger, MVT::i1, 0, 
/*24621*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24629*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 5078:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24646*/       /*Scope*/ 52, /*->24699*/
/*24647*/         OPC_MoveParent,
/*24648*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24650*/         OPC_EmitInteger, MVT::i32, 15, 
/*24653*/         OPC_EmitInteger, MVT::i1, 0, 
/*24656*/         OPC_EmitInteger, MVT::i1, 0, 
/*24659*/         OPC_EmitInteger, MVT::i1, 0, 
/*24662*/         OPC_EmitInteger, MVT::i1, 0, 
/*24665*/         OPC_EmitInteger, MVT::i1, 0, 
/*24668*/         OPC_EmitInteger, MVT::i1, 0, 
/*24671*/         OPC_EmitInteger, MVT::i1, 0, 
/*24674*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24682*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 5078:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24699*/       0, /*End of Scope*/
/*24700*/     /*Scope*/ 28, /*->24729*/
/*24701*/       OPC_CheckChild0Integer, 118|128,38/*4982*/, 
/*24704*/       OPC_RecordChild1, // #0 = $ptr
/*24705*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*24706*/       OPC_MoveChild, 2,
/*24708*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24711*/       OPC_MoveParent,
/*24712*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24714*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*24717*/       OPC_EmitConvertToTarget, 1,
/*24719*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 4982:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*24729*/     /*Scope*/ 76, /*->24806*/
/*24730*/       OPC_CheckChild0Integer, 97|128,38/*4961*/, 
/*24733*/       OPC_RecordChild1, // #0 = $src0
/*24734*/       OPC_RecordChild2, // #1 = $src1
/*24735*/       OPC_RecordChild3, // #2 = $src2
/*24736*/       OPC_RecordChild4, // #3 = $resourceId
/*24737*/       OPC_MoveChild, 4,
/*24739*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24742*/       OPC_MoveParent,
/*24743*/       OPC_RecordChild5, // #4 = $samplerId
/*24744*/       OPC_MoveChild, 5,
/*24746*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24749*/       OPC_MoveParent,
/*24750*/       OPC_RecordChild6, // #5 = $textureTarget
/*24751*/       OPC_MoveChild, 6,
/*24753*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24756*/       OPC_Scope, 24, /*->24782*/ // 2 children in Scope
/*24758*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*24760*/         OPC_MoveParent,
/*24761*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24763*/         OPC_EmitConvertToTarget, 3,
/*24765*/         OPC_EmitConvertToTarget, 4,
/*24767*/         OPC_EmitConvertToTarget, 5,
/*24769*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4961:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24782*/       /*Scope*/ 22, /*->24805*/
/*24783*/         OPC_MoveParent,
/*24784*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24786*/         OPC_EmitConvertToTarget, 3,
/*24788*/         OPC_EmitConvertToTarget, 4,
/*24790*/         OPC_EmitConvertToTarget, 5,
/*24792*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4961:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24805*/       0, /*End of Scope*/
/*24806*/     /*Scope*/ 20, /*->24827*/
/*24807*/       OPC_CheckChild0Integer, 112|128,38/*4976*/, 
/*24810*/       OPC_RecordChild1, // #0 = $src0
/*24811*/       OPC_MoveChild, 1,
/*24813*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24816*/       OPC_MoveParent,
/*24817*/       OPC_EmitConvertToTarget, 0,
/*24819*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4976:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*24827*/     /*Scope*/ 71|128,2/*327*/, /*->25156*/
/*24829*/       OPC_CheckChild0Integer, 65|128,38/*4929*/, 
/*24832*/       OPC_RecordChild1, // #0 = $src0
/*24833*/       OPC_Scope, 10, /*->24845*/ // 3 children in Scope
/*24835*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*24837*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4929:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*24845*/       /*Scope*/ 10, /*->24856*/
/*24846*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24848*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4929:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*24856*/       /*Scope*/ 41|128,2/*297*/, /*->25155*/
/*24858*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24860*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*24863*/         OPC_EmitInteger, MVT::i32, 0, 
/*24866*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24869*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*24878*/         OPC_EmitInteger, MVT::i32, 0, 
/*24881*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24884*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*24893*/         OPC_EmitInteger, MVT::i32, 0, 
/*24896*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24899*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*24908*/         OPC_EmitInteger, MVT::i1, 0, 
/*24911*/         OPC_EmitInteger, MVT::i32, 0, 
/*24914*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*24929*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24932*/         OPC_EmitInteger, MVT::i32, 0, 
/*24935*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24938*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 16,  // Results = #17
/*24947*/         OPC_EmitInteger, MVT::i32, 0, 
/*24950*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24953*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 19,  // Results = #20
/*24962*/         OPC_EmitInteger, MVT::i32, 0, 
/*24965*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24968*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 22,  // Results = #23
/*24977*/         OPC_EmitInteger, MVT::i1, 0, 
/*24980*/         OPC_EmitInteger, MVT::i32, 0, 
/*24983*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*24998*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*25001*/         OPC_EmitInteger, MVT::i32, 0, 
/*25004*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*25007*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 29,  // Results = #30
/*25016*/         OPC_EmitInteger, MVT::i32, 0, 
/*25019*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*25022*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 32,  // Results = #33
/*25031*/         OPC_EmitInteger, MVT::i32, 0, 
/*25034*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*25037*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 35,  // Results = #36
/*25046*/         OPC_EmitInteger, MVT::i1, 0, 
/*25049*/         OPC_EmitInteger, MVT::i32, 0, 
/*25052*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*25067*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*25070*/         OPC_EmitInteger, MVT::i32, 0, 
/*25073*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*25076*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 42,  // Results = #43
/*25085*/         OPC_EmitInteger, MVT::i32, 0, 
/*25088*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*25091*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*25100*/         OPC_EmitInteger, MVT::i32, 0, 
/*25103*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*25106*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*25115*/         OPC_EmitInteger, MVT::i1, 0, 
/*25118*/         OPC_EmitInteger, MVT::i32, 0, 
/*25121*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*25136*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*25139*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 4929:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*25155*/       0, /*End of Scope*/
/*25156*/     /*Scope*/ 95|128,2/*351*/, /*->25509*/
/*25158*/       OPC_CheckChild0Integer, 42|128,39/*5034*/, 
/*25161*/       OPC_RecordChild1, // #0 = $addr
/*25162*/       OPC_Scope, 68, /*->25232*/ // 5 children in Scope
/*25164*/         OPC_CheckChild1Type, MVT::i32,
/*25166*/         OPC_RecordChild2, // #1 = $rsrc
/*25167*/         OPC_RecordChild3, // #2 = $sampler
/*25168*/         OPC_RecordChild4, // #3 = $dmask
/*25169*/         OPC_RecordChild5, // #4 = $unorm
/*25170*/         OPC_RecordChild6, // #5 = $r128
/*25171*/         OPC_RecordChild7, // #6 = $da
/*25172*/         OPC_MoveChild, 8,
/*25174*/         OPC_RecordNode, // #7 = $glc
/*25175*/         OPC_MoveParent,
/*25176*/         OPC_MoveChild, 9,
/*25178*/         OPC_RecordNode, // #8 = $slc
/*25179*/         OPC_MoveParent,
/*25180*/         OPC_MoveChild, 10,
/*25182*/         OPC_RecordNode, // #9 = $tfe
/*25183*/         OPC_MoveParent,
/*25184*/         OPC_MoveChild, 11,
/*25186*/         OPC_RecordNode, // #10 = $lwe
/*25187*/         OPC_MoveParent,
/*25188*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25190*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25193*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25196*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25199*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25202*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25205*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25208*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25211*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25214*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5034:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25232*/       /*Scope*/ 68, /*->25301*/
/*25233*/         OPC_CheckChild1Type, MVT::v2i32,
/*25235*/         OPC_RecordChild2, // #1 = $rsrc
/*25236*/         OPC_RecordChild3, // #2 = $sampler
/*25237*/         OPC_RecordChild4, // #3 = $dmask
/*25238*/         OPC_RecordChild5, // #4 = $unorm
/*25239*/         OPC_RecordChild6, // #5 = $r128
/*25240*/         OPC_RecordChild7, // #6 = $da
/*25241*/         OPC_MoveChild, 8,
/*25243*/         OPC_RecordNode, // #7 = $glc
/*25244*/         OPC_MoveParent,
/*25245*/         OPC_MoveChild, 9,
/*25247*/         OPC_RecordNode, // #8 = $slc
/*25248*/         OPC_MoveParent,
/*25249*/         OPC_MoveChild, 10,
/*25251*/         OPC_RecordNode, // #9 = $tfe
/*25252*/         OPC_MoveParent,
/*25253*/         OPC_MoveChild, 11,
/*25255*/         OPC_RecordNode, // #10 = $lwe
/*25256*/         OPC_MoveParent,
/*25257*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25259*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25262*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25265*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25268*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25271*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25274*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25277*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25280*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25283*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5034:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25301*/       /*Scope*/ 68, /*->25370*/
/*25302*/         OPC_CheckChild1Type, MVT::v4i32,
/*25304*/         OPC_RecordChild2, // #1 = $rsrc
/*25305*/         OPC_RecordChild3, // #2 = $sampler
/*25306*/         OPC_RecordChild4, // #3 = $dmask
/*25307*/         OPC_RecordChild5, // #4 = $unorm
/*25308*/         OPC_RecordChild6, // #5 = $r128
/*25309*/         OPC_RecordChild7, // #6 = $da
/*25310*/         OPC_MoveChild, 8,
/*25312*/         OPC_RecordNode, // #7 = $glc
/*25313*/         OPC_MoveParent,
/*25314*/         OPC_MoveChild, 9,
/*25316*/         OPC_RecordNode, // #8 = $slc
/*25317*/         OPC_MoveParent,
/*25318*/         OPC_MoveChild, 10,
/*25320*/         OPC_RecordNode, // #9 = $tfe
/*25321*/         OPC_MoveParent,
/*25322*/         OPC_MoveChild, 11,
/*25324*/         OPC_RecordNode, // #10 = $lwe
/*25325*/         OPC_MoveParent,
/*25326*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25328*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25331*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25334*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25337*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25340*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25343*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25346*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25349*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25352*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5034:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25370*/       /*Scope*/ 68, /*->25439*/
/*25371*/         OPC_CheckChild1Type, MVT::v8i32,
/*25373*/         OPC_RecordChild2, // #1 = $rsrc
/*25374*/         OPC_RecordChild3, // #2 = $sampler
/*25375*/         OPC_RecordChild4, // #3 = $dmask
/*25376*/         OPC_RecordChild5, // #4 = $unorm
/*25377*/         OPC_RecordChild6, // #5 = $r128
/*25378*/         OPC_RecordChild7, // #6 = $da
/*25379*/         OPC_MoveChild, 8,
/*25381*/         OPC_RecordNode, // #7 = $glc
/*25382*/         OPC_MoveParent,
/*25383*/         OPC_MoveChild, 9,
/*25385*/         OPC_RecordNode, // #8 = $slc
/*25386*/         OPC_MoveParent,
/*25387*/         OPC_MoveChild, 10,
/*25389*/         OPC_RecordNode, // #9 = $tfe
/*25390*/         OPC_MoveParent,
/*25391*/         OPC_MoveChild, 11,
/*25393*/         OPC_RecordNode, // #10 = $lwe
/*25394*/         OPC_MoveParent,
/*25395*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25397*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25400*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25403*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25406*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25409*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25412*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25415*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25418*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25421*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5034:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25439*/       /*Scope*/ 68, /*->25508*/
/*25440*/         OPC_CheckChild1Type, MVT::v16i32,
/*25442*/         OPC_RecordChild2, // #1 = $rsrc
/*25443*/         OPC_RecordChild3, // #2 = $sampler
/*25444*/         OPC_RecordChild4, // #3 = $dmask
/*25445*/         OPC_RecordChild5, // #4 = $unorm
/*25446*/         OPC_RecordChild6, // #5 = $r128
/*25447*/         OPC_RecordChild7, // #6 = $da
/*25448*/         OPC_MoveChild, 8,
/*25450*/         OPC_RecordNode, // #7 = $glc
/*25451*/         OPC_MoveParent,
/*25452*/         OPC_MoveChild, 9,
/*25454*/         OPC_RecordNode, // #8 = $slc
/*25455*/         OPC_MoveParent,
/*25456*/         OPC_MoveChild, 10,
/*25458*/         OPC_RecordNode, // #9 = $tfe
/*25459*/         OPC_MoveParent,
/*25460*/         OPC_MoveChild, 11,
/*25462*/         OPC_RecordNode, // #10 = $lwe
/*25463*/         OPC_MoveParent,
/*25464*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25466*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25469*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25472*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25475*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25478*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25481*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25484*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25487*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25490*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5034:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25508*/       0, /*End of Scope*/
/*25509*/     /*Scope*/ 95|128,2/*351*/, /*->25862*/
/*25511*/       OPC_CheckChild0Integer, 71|128,39/*5063*/, 
/*25514*/       OPC_RecordChild1, // #0 = $addr
/*25515*/       OPC_Scope, 68, /*->25585*/ // 5 children in Scope
/*25517*/         OPC_CheckChild1Type, MVT::i32,
/*25519*/         OPC_RecordChild2, // #1 = $rsrc
/*25520*/         OPC_RecordChild3, // #2 = $sampler
/*25521*/         OPC_RecordChild4, // #3 = $dmask
/*25522*/         OPC_RecordChild5, // #4 = $unorm
/*25523*/         OPC_RecordChild6, // #5 = $r128
/*25524*/         OPC_RecordChild7, // #6 = $da
/*25525*/         OPC_MoveChild, 8,
/*25527*/         OPC_RecordNode, // #7 = $glc
/*25528*/         OPC_MoveParent,
/*25529*/         OPC_MoveChild, 9,
/*25531*/         OPC_RecordNode, // #8 = $slc
/*25532*/         OPC_MoveParent,
/*25533*/         OPC_MoveChild, 10,
/*25535*/         OPC_RecordNode, // #9 = $tfe
/*25536*/         OPC_MoveParent,
/*25537*/         OPC_MoveChild, 11,
/*25539*/         OPC_RecordNode, // #10 = $lwe
/*25540*/         OPC_MoveParent,
/*25541*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25543*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25546*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25549*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25552*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25555*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25558*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25561*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25564*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25567*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5063:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25585*/       /*Scope*/ 68, /*->25654*/
/*25586*/         OPC_CheckChild1Type, MVT::v2i32,
/*25588*/         OPC_RecordChild2, // #1 = $rsrc
/*25589*/         OPC_RecordChild3, // #2 = $sampler
/*25590*/         OPC_RecordChild4, // #3 = $dmask
/*25591*/         OPC_RecordChild5, // #4 = $unorm
/*25592*/         OPC_RecordChild6, // #5 = $r128
/*25593*/         OPC_RecordChild7, // #6 = $da
/*25594*/         OPC_MoveChild, 8,
/*25596*/         OPC_RecordNode, // #7 = $glc
/*25597*/         OPC_MoveParent,
/*25598*/         OPC_MoveChild, 9,
/*25600*/         OPC_RecordNode, // #8 = $slc
/*25601*/         OPC_MoveParent,
/*25602*/         OPC_MoveChild, 10,
/*25604*/         OPC_RecordNode, // #9 = $tfe
/*25605*/         OPC_MoveParent,
/*25606*/         OPC_MoveChild, 11,
/*25608*/         OPC_RecordNode, // #10 = $lwe
/*25609*/         OPC_MoveParent,
/*25610*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25612*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25615*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25618*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25621*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25624*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25627*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25630*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25633*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25636*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5063:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25654*/       /*Scope*/ 68, /*->25723*/
/*25655*/         OPC_CheckChild1Type, MVT::v4i32,
/*25657*/         OPC_RecordChild2, // #1 = $rsrc
/*25658*/         OPC_RecordChild3, // #2 = $sampler
/*25659*/         OPC_RecordChild4, // #3 = $dmask
/*25660*/         OPC_RecordChild5, // #4 = $unorm
/*25661*/         OPC_RecordChild6, // #5 = $r128
/*25662*/         OPC_RecordChild7, // #6 = $da
/*25663*/         OPC_MoveChild, 8,
/*25665*/         OPC_RecordNode, // #7 = $glc
/*25666*/         OPC_MoveParent,
/*25667*/         OPC_MoveChild, 9,
/*25669*/         OPC_RecordNode, // #8 = $slc
/*25670*/         OPC_MoveParent,
/*25671*/         OPC_MoveChild, 10,
/*25673*/         OPC_RecordNode, // #9 = $tfe
/*25674*/         OPC_MoveParent,
/*25675*/         OPC_MoveChild, 11,
/*25677*/         OPC_RecordNode, // #10 = $lwe
/*25678*/         OPC_MoveParent,
/*25679*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25681*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25684*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25687*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25690*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25693*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25696*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25699*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25702*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25705*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5063:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25723*/       /*Scope*/ 68, /*->25792*/
/*25724*/         OPC_CheckChild1Type, MVT::v8i32,
/*25726*/         OPC_RecordChild2, // #1 = $rsrc
/*25727*/         OPC_RecordChild3, // #2 = $sampler
/*25728*/         OPC_RecordChild4, // #3 = $dmask
/*25729*/         OPC_RecordChild5, // #4 = $unorm
/*25730*/         OPC_RecordChild6, // #5 = $r128
/*25731*/         OPC_RecordChild7, // #6 = $da
/*25732*/         OPC_MoveChild, 8,
/*25734*/         OPC_RecordNode, // #7 = $glc
/*25735*/         OPC_MoveParent,
/*25736*/         OPC_MoveChild, 9,
/*25738*/         OPC_RecordNode, // #8 = $slc
/*25739*/         OPC_MoveParent,
/*25740*/         OPC_MoveChild, 10,
/*25742*/         OPC_RecordNode, // #9 = $tfe
/*25743*/         OPC_MoveParent,
/*25744*/         OPC_MoveChild, 11,
/*25746*/         OPC_RecordNode, // #10 = $lwe
/*25747*/         OPC_MoveParent,
/*25748*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25750*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25753*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25756*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25759*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25762*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25765*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25768*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25771*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25774*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5063:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25792*/       /*Scope*/ 68, /*->25861*/
/*25793*/         OPC_CheckChild1Type, MVT::v16i32,
/*25795*/         OPC_RecordChild2, // #1 = $rsrc
/*25796*/         OPC_RecordChild3, // #2 = $sampler
/*25797*/         OPC_RecordChild4, // #3 = $dmask
/*25798*/         OPC_RecordChild5, // #4 = $unorm
/*25799*/         OPC_RecordChild6, // #5 = $r128
/*25800*/         OPC_RecordChild7, // #6 = $da
/*25801*/         OPC_MoveChild, 8,
/*25803*/         OPC_RecordNode, // #7 = $glc
/*25804*/         OPC_MoveParent,
/*25805*/         OPC_MoveChild, 9,
/*25807*/         OPC_RecordNode, // #8 = $slc
/*25808*/         OPC_MoveParent,
/*25809*/         OPC_MoveChild, 10,
/*25811*/         OPC_RecordNode, // #9 = $tfe
/*25812*/         OPC_MoveParent,
/*25813*/         OPC_MoveChild, 11,
/*25815*/         OPC_RecordNode, // #10 = $lwe
/*25816*/         OPC_MoveParent,
/*25817*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25819*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25822*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25825*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25828*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25831*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25834*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25837*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25840*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25843*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5063:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25861*/       0, /*End of Scope*/
/*25862*/     /*Scope*/ 95|128,2/*351*/, /*->26215*/
/*25864*/       OPC_CheckChild0Integer, 73|128,39/*5065*/, 
/*25867*/       OPC_RecordChild1, // #0 = $addr
/*25868*/       OPC_Scope, 68, /*->25938*/ // 5 children in Scope
/*25870*/         OPC_CheckChild1Type, MVT::i32,
/*25872*/         OPC_RecordChild2, // #1 = $rsrc
/*25873*/         OPC_RecordChild3, // #2 = $sampler
/*25874*/         OPC_RecordChild4, // #3 = $dmask
/*25875*/         OPC_RecordChild5, // #4 = $unorm
/*25876*/         OPC_RecordChild6, // #5 = $r128
/*25877*/         OPC_RecordChild7, // #6 = $da
/*25878*/         OPC_MoveChild, 8,
/*25880*/         OPC_RecordNode, // #7 = $glc
/*25881*/         OPC_MoveParent,
/*25882*/         OPC_MoveChild, 9,
/*25884*/         OPC_RecordNode, // #8 = $slc
/*25885*/         OPC_MoveParent,
/*25886*/         OPC_MoveChild, 10,
/*25888*/         OPC_RecordNode, // #9 = $tfe
/*25889*/         OPC_MoveParent,
/*25890*/         OPC_MoveChild, 11,
/*25892*/         OPC_RecordNode, // #10 = $lwe
/*25893*/         OPC_MoveParent,
/*25894*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25896*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25899*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25902*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25905*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25908*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25911*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25914*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25917*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25920*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5065:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25938*/       /*Scope*/ 68, /*->26007*/
/*25939*/         OPC_CheckChild1Type, MVT::v2i32,
/*25941*/         OPC_RecordChild2, // #1 = $rsrc
/*25942*/         OPC_RecordChild3, // #2 = $sampler
/*25943*/         OPC_RecordChild4, // #3 = $dmask
/*25944*/         OPC_RecordChild5, // #4 = $unorm
/*25945*/         OPC_RecordChild6, // #5 = $r128
/*25946*/         OPC_RecordChild7, // #6 = $da
/*25947*/         OPC_MoveChild, 8,
/*25949*/         OPC_RecordNode, // #7 = $glc
/*25950*/         OPC_MoveParent,
/*25951*/         OPC_MoveChild, 9,
/*25953*/         OPC_RecordNode, // #8 = $slc
/*25954*/         OPC_MoveParent,
/*25955*/         OPC_MoveChild, 10,
/*25957*/         OPC_RecordNode, // #9 = $tfe
/*25958*/         OPC_MoveParent,
/*25959*/         OPC_MoveChild, 11,
/*25961*/         OPC_RecordNode, // #10 = $lwe
/*25962*/         OPC_MoveParent,
/*25963*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25965*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25968*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25971*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25974*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25977*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25980*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25983*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25986*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25989*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5065:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26007*/       /*Scope*/ 68, /*->26076*/
/*26008*/         OPC_CheckChild1Type, MVT::v4i32,
/*26010*/         OPC_RecordChild2, // #1 = $rsrc
/*26011*/         OPC_RecordChild3, // #2 = $sampler
/*26012*/         OPC_RecordChild4, // #3 = $dmask
/*26013*/         OPC_RecordChild5, // #4 = $unorm
/*26014*/         OPC_RecordChild6, // #5 = $r128
/*26015*/         OPC_RecordChild7, // #6 = $da
/*26016*/         OPC_MoveChild, 8,
/*26018*/         OPC_RecordNode, // #7 = $glc
/*26019*/         OPC_MoveParent,
/*26020*/         OPC_MoveChild, 9,
/*26022*/         OPC_RecordNode, // #8 = $slc
/*26023*/         OPC_MoveParent,
/*26024*/         OPC_MoveChild, 10,
/*26026*/         OPC_RecordNode, // #9 = $tfe
/*26027*/         OPC_MoveParent,
/*26028*/         OPC_MoveChild, 11,
/*26030*/         OPC_RecordNode, // #10 = $lwe
/*26031*/         OPC_MoveParent,
/*26032*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26034*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26037*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26040*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26043*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26046*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26049*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26052*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26055*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26058*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5065:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26076*/       /*Scope*/ 68, /*->26145*/
/*26077*/         OPC_CheckChild1Type, MVT::v8i32,
/*26079*/         OPC_RecordChild2, // #1 = $rsrc
/*26080*/         OPC_RecordChild3, // #2 = $sampler
/*26081*/         OPC_RecordChild4, // #3 = $dmask
/*26082*/         OPC_RecordChild5, // #4 = $unorm
/*26083*/         OPC_RecordChild6, // #5 = $r128
/*26084*/         OPC_RecordChild7, // #6 = $da
/*26085*/         OPC_MoveChild, 8,
/*26087*/         OPC_RecordNode, // #7 = $glc
/*26088*/         OPC_MoveParent,
/*26089*/         OPC_MoveChild, 9,
/*26091*/         OPC_RecordNode, // #8 = $slc
/*26092*/         OPC_MoveParent,
/*26093*/         OPC_MoveChild, 10,
/*26095*/         OPC_RecordNode, // #9 = $tfe
/*26096*/         OPC_MoveParent,
/*26097*/         OPC_MoveChild, 11,
/*26099*/         OPC_RecordNode, // #10 = $lwe
/*26100*/         OPC_MoveParent,
/*26101*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26103*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26106*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26109*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26112*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26115*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26118*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26121*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26124*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26127*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5065:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26145*/       /*Scope*/ 68, /*->26214*/
/*26146*/         OPC_CheckChild1Type, MVT::v16i32,
/*26148*/         OPC_RecordChild2, // #1 = $rsrc
/*26149*/         OPC_RecordChild3, // #2 = $sampler
/*26150*/         OPC_RecordChild4, // #3 = $dmask
/*26151*/         OPC_RecordChild5, // #4 = $unorm
/*26152*/         OPC_RecordChild6, // #5 = $r128
/*26153*/         OPC_RecordChild7, // #6 = $da
/*26154*/         OPC_MoveChild, 8,
/*26156*/         OPC_RecordNode, // #7 = $glc
/*26157*/         OPC_MoveParent,
/*26158*/         OPC_MoveChild, 9,
/*26160*/         OPC_RecordNode, // #8 = $slc
/*26161*/         OPC_MoveParent,
/*26162*/         OPC_MoveChild, 10,
/*26164*/         OPC_RecordNode, // #9 = $tfe
/*26165*/         OPC_MoveParent,
/*26166*/         OPC_MoveChild, 11,
/*26168*/         OPC_RecordNode, // #10 = $lwe
/*26169*/         OPC_MoveParent,
/*26170*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26172*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26175*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26178*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26181*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26184*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26187*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26190*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26193*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26196*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5065:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26214*/       0, /*End of Scope*/
/*26215*/     /*Scope*/ 95|128,2/*351*/, /*->26568*/
/*26217*/       OPC_CheckChild0Integer, 74|128,39/*5066*/, 
/*26220*/       OPC_RecordChild1, // #0 = $addr
/*26221*/       OPC_Scope, 68, /*->26291*/ // 5 children in Scope
/*26223*/         OPC_CheckChild1Type, MVT::i32,
/*26225*/         OPC_RecordChild2, // #1 = $rsrc
/*26226*/         OPC_RecordChild3, // #2 = $sampler
/*26227*/         OPC_RecordChild4, // #3 = $dmask
/*26228*/         OPC_RecordChild5, // #4 = $unorm
/*26229*/         OPC_RecordChild6, // #5 = $r128
/*26230*/         OPC_RecordChild7, // #6 = $da
/*26231*/         OPC_MoveChild, 8,
/*26233*/         OPC_RecordNode, // #7 = $glc
/*26234*/         OPC_MoveParent,
/*26235*/         OPC_MoveChild, 9,
/*26237*/         OPC_RecordNode, // #8 = $slc
/*26238*/         OPC_MoveParent,
/*26239*/         OPC_MoveChild, 10,
/*26241*/         OPC_RecordNode, // #9 = $tfe
/*26242*/         OPC_MoveParent,
/*26243*/         OPC_MoveChild, 11,
/*26245*/         OPC_RecordNode, // #10 = $lwe
/*26246*/         OPC_MoveParent,
/*26247*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26249*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26252*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26255*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26258*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26261*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26264*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26267*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26270*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26273*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5066:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26291*/       /*Scope*/ 68, /*->26360*/
/*26292*/         OPC_CheckChild1Type, MVT::v2i32,
/*26294*/         OPC_RecordChild2, // #1 = $rsrc
/*26295*/         OPC_RecordChild3, // #2 = $sampler
/*26296*/         OPC_RecordChild4, // #3 = $dmask
/*26297*/         OPC_RecordChild5, // #4 = $unorm
/*26298*/         OPC_RecordChild6, // #5 = $r128
/*26299*/         OPC_RecordChild7, // #6 = $da
/*26300*/         OPC_MoveChild, 8,
/*26302*/         OPC_RecordNode, // #7 = $glc
/*26303*/         OPC_MoveParent,
/*26304*/         OPC_MoveChild, 9,
/*26306*/         OPC_RecordNode, // #8 = $slc
/*26307*/         OPC_MoveParent,
/*26308*/         OPC_MoveChild, 10,
/*26310*/         OPC_RecordNode, // #9 = $tfe
/*26311*/         OPC_MoveParent,
/*26312*/         OPC_MoveChild, 11,
/*26314*/         OPC_RecordNode, // #10 = $lwe
/*26315*/         OPC_MoveParent,
/*26316*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26318*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26321*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26324*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26327*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26330*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26333*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26336*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26339*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26342*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5066:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26360*/       /*Scope*/ 68, /*->26429*/
/*26361*/         OPC_CheckChild1Type, MVT::v4i32,
/*26363*/         OPC_RecordChild2, // #1 = $rsrc
/*26364*/         OPC_RecordChild3, // #2 = $sampler
/*26365*/         OPC_RecordChild4, // #3 = $dmask
/*26366*/         OPC_RecordChild5, // #4 = $unorm
/*26367*/         OPC_RecordChild6, // #5 = $r128
/*26368*/         OPC_RecordChild7, // #6 = $da
/*26369*/         OPC_MoveChild, 8,
/*26371*/         OPC_RecordNode, // #7 = $glc
/*26372*/         OPC_MoveParent,
/*26373*/         OPC_MoveChild, 9,
/*26375*/         OPC_RecordNode, // #8 = $slc
/*26376*/         OPC_MoveParent,
/*26377*/         OPC_MoveChild, 10,
/*26379*/         OPC_RecordNode, // #9 = $tfe
/*26380*/         OPC_MoveParent,
/*26381*/         OPC_MoveChild, 11,
/*26383*/         OPC_RecordNode, // #10 = $lwe
/*26384*/         OPC_MoveParent,
/*26385*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26387*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26390*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26393*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26396*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26399*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26402*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26405*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26408*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26411*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5066:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26429*/       /*Scope*/ 68, /*->26498*/
/*26430*/         OPC_CheckChild1Type, MVT::v8i32,
/*26432*/         OPC_RecordChild2, // #1 = $rsrc
/*26433*/         OPC_RecordChild3, // #2 = $sampler
/*26434*/         OPC_RecordChild4, // #3 = $dmask
/*26435*/         OPC_RecordChild5, // #4 = $unorm
/*26436*/         OPC_RecordChild6, // #5 = $r128
/*26437*/         OPC_RecordChild7, // #6 = $da
/*26438*/         OPC_MoveChild, 8,
/*26440*/         OPC_RecordNode, // #7 = $glc
/*26441*/         OPC_MoveParent,
/*26442*/         OPC_MoveChild, 9,
/*26444*/         OPC_RecordNode, // #8 = $slc
/*26445*/         OPC_MoveParent,
/*26446*/         OPC_MoveChild, 10,
/*26448*/         OPC_RecordNode, // #9 = $tfe
/*26449*/         OPC_MoveParent,
/*26450*/         OPC_MoveChild, 11,
/*26452*/         OPC_RecordNode, // #10 = $lwe
/*26453*/         OPC_MoveParent,
/*26454*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26456*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26459*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26462*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26465*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26468*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26471*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26474*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26477*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26480*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5066:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26498*/       /*Scope*/ 68, /*->26567*/
/*26499*/         OPC_CheckChild1Type, MVT::v16i32,
/*26501*/         OPC_RecordChild2, // #1 = $rsrc
/*26502*/         OPC_RecordChild3, // #2 = $sampler
/*26503*/         OPC_RecordChild4, // #3 = $dmask
/*26504*/         OPC_RecordChild5, // #4 = $unorm
/*26505*/         OPC_RecordChild6, // #5 = $r128
/*26506*/         OPC_RecordChild7, // #6 = $da
/*26507*/         OPC_MoveChild, 8,
/*26509*/         OPC_RecordNode, // #7 = $glc
/*26510*/         OPC_MoveParent,
/*26511*/         OPC_MoveChild, 9,
/*26513*/         OPC_RecordNode, // #8 = $slc
/*26514*/         OPC_MoveParent,
/*26515*/         OPC_MoveChild, 10,
/*26517*/         OPC_RecordNode, // #9 = $tfe
/*26518*/         OPC_MoveParent,
/*26519*/         OPC_MoveChild, 11,
/*26521*/         OPC_RecordNode, // #10 = $lwe
/*26522*/         OPC_MoveParent,
/*26523*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26525*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26528*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26531*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26534*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26537*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26540*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26543*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26546*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26549*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5066:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26567*/       0, /*End of Scope*/
/*26568*/     /*Scope*/ 95|128,2/*351*/, /*->26921*/
/*26570*/       OPC_CheckChild0Integer, 77|128,39/*5069*/, 
/*26573*/       OPC_RecordChild1, // #0 = $addr
/*26574*/       OPC_Scope, 68, /*->26644*/ // 5 children in Scope
/*26576*/         OPC_CheckChild1Type, MVT::i32,
/*26578*/         OPC_RecordChild2, // #1 = $rsrc
/*26579*/         OPC_RecordChild3, // #2 = $sampler
/*26580*/         OPC_RecordChild4, // #3 = $dmask
/*26581*/         OPC_RecordChild5, // #4 = $unorm
/*26582*/         OPC_RecordChild6, // #5 = $r128
/*26583*/         OPC_RecordChild7, // #6 = $da
/*26584*/         OPC_MoveChild, 8,
/*26586*/         OPC_RecordNode, // #7 = $glc
/*26587*/         OPC_MoveParent,
/*26588*/         OPC_MoveChild, 9,
/*26590*/         OPC_RecordNode, // #8 = $slc
/*26591*/         OPC_MoveParent,
/*26592*/         OPC_MoveChild, 10,
/*26594*/         OPC_RecordNode, // #9 = $tfe
/*26595*/         OPC_MoveParent,
/*26596*/         OPC_MoveChild, 11,
/*26598*/         OPC_RecordNode, // #10 = $lwe
/*26599*/         OPC_MoveParent,
/*26600*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26602*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26605*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26608*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26611*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26614*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26617*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26620*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26623*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26626*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5069:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26644*/       /*Scope*/ 68, /*->26713*/
/*26645*/         OPC_CheckChild1Type, MVT::v2i32,
/*26647*/         OPC_RecordChild2, // #1 = $rsrc
/*26648*/         OPC_RecordChild3, // #2 = $sampler
/*26649*/         OPC_RecordChild4, // #3 = $dmask
/*26650*/         OPC_RecordChild5, // #4 = $unorm
/*26651*/         OPC_RecordChild6, // #5 = $r128
/*26652*/         OPC_RecordChild7, // #6 = $da
/*26653*/         OPC_MoveChild, 8,
/*26655*/         OPC_RecordNode, // #7 = $glc
/*26656*/         OPC_MoveParent,
/*26657*/         OPC_MoveChild, 9,
/*26659*/         OPC_RecordNode, // #8 = $slc
/*26660*/         OPC_MoveParent,
/*26661*/         OPC_MoveChild, 10,
/*26663*/         OPC_RecordNode, // #9 = $tfe
/*26664*/         OPC_MoveParent,
/*26665*/         OPC_MoveChild, 11,
/*26667*/         OPC_RecordNode, // #10 = $lwe
/*26668*/         OPC_MoveParent,
/*26669*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26671*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26674*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26677*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26680*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26683*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26686*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26689*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26692*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26695*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5069:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26713*/       /*Scope*/ 68, /*->26782*/
/*26714*/         OPC_CheckChild1Type, MVT::v4i32,
/*26716*/         OPC_RecordChild2, // #1 = $rsrc
/*26717*/         OPC_RecordChild3, // #2 = $sampler
/*26718*/         OPC_RecordChild4, // #3 = $dmask
/*26719*/         OPC_RecordChild5, // #4 = $unorm
/*26720*/         OPC_RecordChild6, // #5 = $r128
/*26721*/         OPC_RecordChild7, // #6 = $da
/*26722*/         OPC_MoveChild, 8,
/*26724*/         OPC_RecordNode, // #7 = $glc
/*26725*/         OPC_MoveParent,
/*26726*/         OPC_MoveChild, 9,
/*26728*/         OPC_RecordNode, // #8 = $slc
/*26729*/         OPC_MoveParent,
/*26730*/         OPC_MoveChild, 10,
/*26732*/         OPC_RecordNode, // #9 = $tfe
/*26733*/         OPC_MoveParent,
/*26734*/         OPC_MoveChild, 11,
/*26736*/         OPC_RecordNode, // #10 = $lwe
/*26737*/         OPC_MoveParent,
/*26738*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26740*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26743*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26746*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26749*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26752*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26755*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26758*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26761*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26764*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5069:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26782*/       /*Scope*/ 68, /*->26851*/
/*26783*/         OPC_CheckChild1Type, MVT::v8i32,
/*26785*/         OPC_RecordChild2, // #1 = $rsrc
/*26786*/         OPC_RecordChild3, // #2 = $sampler
/*26787*/         OPC_RecordChild4, // #3 = $dmask
/*26788*/         OPC_RecordChild5, // #4 = $unorm
/*26789*/         OPC_RecordChild6, // #5 = $r128
/*26790*/         OPC_RecordChild7, // #6 = $da
/*26791*/         OPC_MoveChild, 8,
/*26793*/         OPC_RecordNode, // #7 = $glc
/*26794*/         OPC_MoveParent,
/*26795*/         OPC_MoveChild, 9,
/*26797*/         OPC_RecordNode, // #8 = $slc
/*26798*/         OPC_MoveParent,
/*26799*/         OPC_MoveChild, 10,
/*26801*/         OPC_RecordNode, // #9 = $tfe
/*26802*/         OPC_MoveParent,
/*26803*/         OPC_MoveChild, 11,
/*26805*/         OPC_RecordNode, // #10 = $lwe
/*26806*/         OPC_MoveParent,
/*26807*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26809*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26812*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26815*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26818*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26821*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26824*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26827*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26830*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26833*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5069:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26851*/       /*Scope*/ 68, /*->26920*/
/*26852*/         OPC_CheckChild1Type, MVT::v16i32,
/*26854*/         OPC_RecordChild2, // #1 = $rsrc
/*26855*/         OPC_RecordChild3, // #2 = $sampler
/*26856*/         OPC_RecordChild4, // #3 = $dmask
/*26857*/         OPC_RecordChild5, // #4 = $unorm
/*26858*/         OPC_RecordChild6, // #5 = $r128
/*26859*/         OPC_RecordChild7, // #6 = $da
/*26860*/         OPC_MoveChild, 8,
/*26862*/         OPC_RecordNode, // #7 = $glc
/*26863*/         OPC_MoveParent,
/*26864*/         OPC_MoveChild, 9,
/*26866*/         OPC_RecordNode, // #8 = $slc
/*26867*/         OPC_MoveParent,
/*26868*/         OPC_MoveChild, 10,
/*26870*/         OPC_RecordNode, // #9 = $tfe
/*26871*/         OPC_MoveParent,
/*26872*/         OPC_MoveChild, 11,
/*26874*/         OPC_RecordNode, // #10 = $lwe
/*26875*/         OPC_MoveParent,
/*26876*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26878*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26881*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26884*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26887*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26890*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26893*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26896*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26899*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26902*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5069:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26920*/       0, /*End of Scope*/
/*26921*/     /*Scope*/ 95|128,2/*351*/, /*->27274*/
/*26923*/       OPC_CheckChild0Integer, 43|128,39/*5035*/, 
/*26926*/       OPC_RecordChild1, // #0 = $addr
/*26927*/       OPC_Scope, 68, /*->26997*/ // 5 children in Scope
/*26929*/         OPC_CheckChild1Type, MVT::i32,
/*26931*/         OPC_RecordChild2, // #1 = $rsrc
/*26932*/         OPC_RecordChild3, // #2 = $sampler
/*26933*/         OPC_RecordChild4, // #3 = $dmask
/*26934*/         OPC_RecordChild5, // #4 = $unorm
/*26935*/         OPC_RecordChild6, // #5 = $r128
/*26936*/         OPC_RecordChild7, // #6 = $da
/*26937*/         OPC_MoveChild, 8,
/*26939*/         OPC_RecordNode, // #7 = $glc
/*26940*/         OPC_MoveParent,
/*26941*/         OPC_MoveChild, 9,
/*26943*/         OPC_RecordNode, // #8 = $slc
/*26944*/         OPC_MoveParent,
/*26945*/         OPC_MoveChild, 10,
/*26947*/         OPC_RecordNode, // #9 = $tfe
/*26948*/         OPC_MoveParent,
/*26949*/         OPC_MoveChild, 11,
/*26951*/         OPC_RecordNode, // #10 = $lwe
/*26952*/         OPC_MoveParent,
/*26953*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26955*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26958*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26961*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26964*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26967*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26970*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26973*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26976*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26979*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5035:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26997*/       /*Scope*/ 68, /*->27066*/
/*26998*/         OPC_CheckChild1Type, MVT::v2i32,
/*27000*/         OPC_RecordChild2, // #1 = $rsrc
/*27001*/         OPC_RecordChild3, // #2 = $sampler
/*27002*/         OPC_RecordChild4, // #3 = $dmask
/*27003*/         OPC_RecordChild5, // #4 = $unorm
/*27004*/         OPC_RecordChild6, // #5 = $r128
/*27005*/         OPC_RecordChild7, // #6 = $da
/*27006*/         OPC_MoveChild, 8,
/*27008*/         OPC_RecordNode, // #7 = $glc
/*27009*/         OPC_MoveParent,
/*27010*/         OPC_MoveChild, 9,
/*27012*/         OPC_RecordNode, // #8 = $slc
/*27013*/         OPC_MoveParent,
/*27014*/         OPC_MoveChild, 10,
/*27016*/         OPC_RecordNode, // #9 = $tfe
/*27017*/         OPC_MoveParent,
/*27018*/         OPC_MoveChild, 11,
/*27020*/         OPC_RecordNode, // #10 = $lwe
/*27021*/         OPC_MoveParent,
/*27022*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27024*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27027*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27030*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27033*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27036*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27039*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27042*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27045*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27048*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5035:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27066*/       /*Scope*/ 68, /*->27135*/
/*27067*/         OPC_CheckChild1Type, MVT::v4i32,
/*27069*/         OPC_RecordChild2, // #1 = $rsrc
/*27070*/         OPC_RecordChild3, // #2 = $sampler
/*27071*/         OPC_RecordChild4, // #3 = $dmask
/*27072*/         OPC_RecordChild5, // #4 = $unorm
/*27073*/         OPC_RecordChild6, // #5 = $r128
/*27074*/         OPC_RecordChild7, // #6 = $da
/*27075*/         OPC_MoveChild, 8,
/*27077*/         OPC_RecordNode, // #7 = $glc
/*27078*/         OPC_MoveParent,
/*27079*/         OPC_MoveChild, 9,
/*27081*/         OPC_RecordNode, // #8 = $slc
/*27082*/         OPC_MoveParent,
/*27083*/         OPC_MoveChild, 10,
/*27085*/         OPC_RecordNode, // #9 = $tfe
/*27086*/         OPC_MoveParent,
/*27087*/         OPC_MoveChild, 11,
/*27089*/         OPC_RecordNode, // #10 = $lwe
/*27090*/         OPC_MoveParent,
/*27091*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27093*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27096*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27099*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27102*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27105*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27108*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27111*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27114*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27117*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5035:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27135*/       /*Scope*/ 68, /*->27204*/
/*27136*/         OPC_CheckChild1Type, MVT::v8i32,
/*27138*/         OPC_RecordChild2, // #1 = $rsrc
/*27139*/         OPC_RecordChild3, // #2 = $sampler
/*27140*/         OPC_RecordChild4, // #3 = $dmask
/*27141*/         OPC_RecordChild5, // #4 = $unorm
/*27142*/         OPC_RecordChild6, // #5 = $r128
/*27143*/         OPC_RecordChild7, // #6 = $da
/*27144*/         OPC_MoveChild, 8,
/*27146*/         OPC_RecordNode, // #7 = $glc
/*27147*/         OPC_MoveParent,
/*27148*/         OPC_MoveChild, 9,
/*27150*/         OPC_RecordNode, // #8 = $slc
/*27151*/         OPC_MoveParent,
/*27152*/         OPC_MoveChild, 10,
/*27154*/         OPC_RecordNode, // #9 = $tfe
/*27155*/         OPC_MoveParent,
/*27156*/         OPC_MoveChild, 11,
/*27158*/         OPC_RecordNode, // #10 = $lwe
/*27159*/         OPC_MoveParent,
/*27160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27162*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27165*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27168*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27171*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27174*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27177*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27180*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27183*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27186*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5035:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27204*/       /*Scope*/ 68, /*->27273*/
/*27205*/         OPC_CheckChild1Type, MVT::v16i32,
/*27207*/         OPC_RecordChild2, // #1 = $rsrc
/*27208*/         OPC_RecordChild3, // #2 = $sampler
/*27209*/         OPC_RecordChild4, // #3 = $dmask
/*27210*/         OPC_RecordChild5, // #4 = $unorm
/*27211*/         OPC_RecordChild6, // #5 = $r128
/*27212*/         OPC_RecordChild7, // #6 = $da
/*27213*/         OPC_MoveChild, 8,
/*27215*/         OPC_RecordNode, // #7 = $glc
/*27216*/         OPC_MoveParent,
/*27217*/         OPC_MoveChild, 9,
/*27219*/         OPC_RecordNode, // #8 = $slc
/*27220*/         OPC_MoveParent,
/*27221*/         OPC_MoveChild, 10,
/*27223*/         OPC_RecordNode, // #9 = $tfe
/*27224*/         OPC_MoveParent,
/*27225*/         OPC_MoveChild, 11,
/*27227*/         OPC_RecordNode, // #10 = $lwe
/*27228*/         OPC_MoveParent,
/*27229*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27231*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27234*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27237*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27240*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27243*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27246*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27249*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27252*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27255*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5035:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27273*/       0, /*End of Scope*/
/*27274*/     /*Scope*/ 95|128,2/*351*/, /*->27627*/
/*27276*/       OPC_CheckChild0Integer, 44|128,39/*5036*/, 
/*27279*/       OPC_RecordChild1, // #0 = $addr
/*27280*/       OPC_Scope, 68, /*->27350*/ // 5 children in Scope
/*27282*/         OPC_CheckChild1Type, MVT::i32,
/*27284*/         OPC_RecordChild2, // #1 = $rsrc
/*27285*/         OPC_RecordChild3, // #2 = $sampler
/*27286*/         OPC_RecordChild4, // #3 = $dmask
/*27287*/         OPC_RecordChild5, // #4 = $unorm
/*27288*/         OPC_RecordChild6, // #5 = $r128
/*27289*/         OPC_RecordChild7, // #6 = $da
/*27290*/         OPC_MoveChild, 8,
/*27292*/         OPC_RecordNode, // #7 = $glc
/*27293*/         OPC_MoveParent,
/*27294*/         OPC_MoveChild, 9,
/*27296*/         OPC_RecordNode, // #8 = $slc
/*27297*/         OPC_MoveParent,
/*27298*/         OPC_MoveChild, 10,
/*27300*/         OPC_RecordNode, // #9 = $tfe
/*27301*/         OPC_MoveParent,
/*27302*/         OPC_MoveChild, 11,
/*27304*/         OPC_RecordNode, // #10 = $lwe
/*27305*/         OPC_MoveParent,
/*27306*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27308*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27311*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27314*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27317*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27320*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27323*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27326*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27329*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5036:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27350*/       /*Scope*/ 68, /*->27419*/
/*27351*/         OPC_CheckChild1Type, MVT::v2i32,
/*27353*/         OPC_RecordChild2, // #1 = $rsrc
/*27354*/         OPC_RecordChild3, // #2 = $sampler
/*27355*/         OPC_RecordChild4, // #3 = $dmask
/*27356*/         OPC_RecordChild5, // #4 = $unorm
/*27357*/         OPC_RecordChild6, // #5 = $r128
/*27358*/         OPC_RecordChild7, // #6 = $da
/*27359*/         OPC_MoveChild, 8,
/*27361*/         OPC_RecordNode, // #7 = $glc
/*27362*/         OPC_MoveParent,
/*27363*/         OPC_MoveChild, 9,
/*27365*/         OPC_RecordNode, // #8 = $slc
/*27366*/         OPC_MoveParent,
/*27367*/         OPC_MoveChild, 10,
/*27369*/         OPC_RecordNode, // #9 = $tfe
/*27370*/         OPC_MoveParent,
/*27371*/         OPC_MoveChild, 11,
/*27373*/         OPC_RecordNode, // #10 = $lwe
/*27374*/         OPC_MoveParent,
/*27375*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27377*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27380*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27383*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27386*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27389*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27392*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27395*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27398*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27401*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5036:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27419*/       /*Scope*/ 68, /*->27488*/
/*27420*/         OPC_CheckChild1Type, MVT::v4i32,
/*27422*/         OPC_RecordChild2, // #1 = $rsrc
/*27423*/         OPC_RecordChild3, // #2 = $sampler
/*27424*/         OPC_RecordChild4, // #3 = $dmask
/*27425*/         OPC_RecordChild5, // #4 = $unorm
/*27426*/         OPC_RecordChild6, // #5 = $r128
/*27427*/         OPC_RecordChild7, // #6 = $da
/*27428*/         OPC_MoveChild, 8,
/*27430*/         OPC_RecordNode, // #7 = $glc
/*27431*/         OPC_MoveParent,
/*27432*/         OPC_MoveChild, 9,
/*27434*/         OPC_RecordNode, // #8 = $slc
/*27435*/         OPC_MoveParent,
/*27436*/         OPC_MoveChild, 10,
/*27438*/         OPC_RecordNode, // #9 = $tfe
/*27439*/         OPC_MoveParent,
/*27440*/         OPC_MoveChild, 11,
/*27442*/         OPC_RecordNode, // #10 = $lwe
/*27443*/         OPC_MoveParent,
/*27444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27446*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27455*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27467*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5036:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27488*/       /*Scope*/ 68, /*->27557*/
/*27489*/         OPC_CheckChild1Type, MVT::v8i32,
/*27491*/         OPC_RecordChild2, // #1 = $rsrc
/*27492*/         OPC_RecordChild3, // #2 = $sampler
/*27493*/         OPC_RecordChild4, // #3 = $dmask
/*27494*/         OPC_RecordChild5, // #4 = $unorm
/*27495*/         OPC_RecordChild6, // #5 = $r128
/*27496*/         OPC_RecordChild7, // #6 = $da
/*27497*/         OPC_MoveChild, 8,
/*27499*/         OPC_RecordNode, // #7 = $glc
/*27500*/         OPC_MoveParent,
/*27501*/         OPC_MoveChild, 9,
/*27503*/         OPC_RecordNode, // #8 = $slc
/*27504*/         OPC_MoveParent,
/*27505*/         OPC_MoveChild, 10,
/*27507*/         OPC_RecordNode, // #9 = $tfe
/*27508*/         OPC_MoveParent,
/*27509*/         OPC_MoveChild, 11,
/*27511*/         OPC_RecordNode, // #10 = $lwe
/*27512*/         OPC_MoveParent,
/*27513*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27515*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27518*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27521*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27524*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27527*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27530*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27533*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27536*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27539*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5036:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27557*/       /*Scope*/ 68, /*->27626*/
/*27558*/         OPC_CheckChild1Type, MVT::v16i32,
/*27560*/         OPC_RecordChild2, // #1 = $rsrc
/*27561*/         OPC_RecordChild3, // #2 = $sampler
/*27562*/         OPC_RecordChild4, // #3 = $dmask
/*27563*/         OPC_RecordChild5, // #4 = $unorm
/*27564*/         OPC_RecordChild6, // #5 = $r128
/*27565*/         OPC_RecordChild7, // #6 = $da
/*27566*/         OPC_MoveChild, 8,
/*27568*/         OPC_RecordNode, // #7 = $glc
/*27569*/         OPC_MoveParent,
/*27570*/         OPC_MoveChild, 9,
/*27572*/         OPC_RecordNode, // #8 = $slc
/*27573*/         OPC_MoveParent,
/*27574*/         OPC_MoveChild, 10,
/*27576*/         OPC_RecordNode, // #9 = $tfe
/*27577*/         OPC_MoveParent,
/*27578*/         OPC_MoveChild, 11,
/*27580*/         OPC_RecordNode, // #10 = $lwe
/*27581*/         OPC_MoveParent,
/*27582*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27584*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27587*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27590*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27593*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27596*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27599*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27602*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27605*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27608*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5036:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27626*/       0, /*End of Scope*/
/*27627*/     /*Scope*/ 95|128,2/*351*/, /*->27980*/
/*27629*/       OPC_CheckChild0Integer, 79|128,39/*5071*/, 
/*27632*/       OPC_RecordChild1, // #0 = $addr
/*27633*/       OPC_Scope, 68, /*->27703*/ // 5 children in Scope
/*27635*/         OPC_CheckChild1Type, MVT::i32,
/*27637*/         OPC_RecordChild2, // #1 = $rsrc
/*27638*/         OPC_RecordChild3, // #2 = $sampler
/*27639*/         OPC_RecordChild4, // #3 = $dmask
/*27640*/         OPC_RecordChild5, // #4 = $unorm
/*27641*/         OPC_RecordChild6, // #5 = $r128
/*27642*/         OPC_RecordChild7, // #6 = $da
/*27643*/         OPC_MoveChild, 8,
/*27645*/         OPC_RecordNode, // #7 = $glc
/*27646*/         OPC_MoveParent,
/*27647*/         OPC_MoveChild, 9,
/*27649*/         OPC_RecordNode, // #8 = $slc
/*27650*/         OPC_MoveParent,
/*27651*/         OPC_MoveChild, 10,
/*27653*/         OPC_RecordNode, // #9 = $tfe
/*27654*/         OPC_MoveParent,
/*27655*/         OPC_MoveChild, 11,
/*27657*/         OPC_RecordNode, // #10 = $lwe
/*27658*/         OPC_MoveParent,
/*27659*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27661*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27664*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27667*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27670*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27673*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27676*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27679*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27682*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27685*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5071:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27703*/       /*Scope*/ 68, /*->27772*/
/*27704*/         OPC_CheckChild1Type, MVT::v2i32,
/*27706*/         OPC_RecordChild2, // #1 = $rsrc
/*27707*/         OPC_RecordChild3, // #2 = $sampler
/*27708*/         OPC_RecordChild4, // #3 = $dmask
/*27709*/         OPC_RecordChild5, // #4 = $unorm
/*27710*/         OPC_RecordChild6, // #5 = $r128
/*27711*/         OPC_RecordChild7, // #6 = $da
/*27712*/         OPC_MoveChild, 8,
/*27714*/         OPC_RecordNode, // #7 = $glc
/*27715*/         OPC_MoveParent,
/*27716*/         OPC_MoveChild, 9,
/*27718*/         OPC_RecordNode, // #8 = $slc
/*27719*/         OPC_MoveParent,
/*27720*/         OPC_MoveChild, 10,
/*27722*/         OPC_RecordNode, // #9 = $tfe
/*27723*/         OPC_MoveParent,
/*27724*/         OPC_MoveChild, 11,
/*27726*/         OPC_RecordNode, // #10 = $lwe
/*27727*/         OPC_MoveParent,
/*27728*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27730*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27733*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27736*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27739*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27742*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27745*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27748*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27751*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27754*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5071:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27772*/       /*Scope*/ 68, /*->27841*/
/*27773*/         OPC_CheckChild1Type, MVT::v4i32,
/*27775*/         OPC_RecordChild2, // #1 = $rsrc
/*27776*/         OPC_RecordChild3, // #2 = $sampler
/*27777*/         OPC_RecordChild4, // #3 = $dmask
/*27778*/         OPC_RecordChild5, // #4 = $unorm
/*27779*/         OPC_RecordChild6, // #5 = $r128
/*27780*/         OPC_RecordChild7, // #6 = $da
/*27781*/         OPC_MoveChild, 8,
/*27783*/         OPC_RecordNode, // #7 = $glc
/*27784*/         OPC_MoveParent,
/*27785*/         OPC_MoveChild, 9,
/*27787*/         OPC_RecordNode, // #8 = $slc
/*27788*/         OPC_MoveParent,
/*27789*/         OPC_MoveChild, 10,
/*27791*/         OPC_RecordNode, // #9 = $tfe
/*27792*/         OPC_MoveParent,
/*27793*/         OPC_MoveChild, 11,
/*27795*/         OPC_RecordNode, // #10 = $lwe
/*27796*/         OPC_MoveParent,
/*27797*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27799*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27802*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27805*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27808*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27811*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27814*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27817*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27820*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27823*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5071:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27841*/       /*Scope*/ 68, /*->27910*/
/*27842*/         OPC_CheckChild1Type, MVT::v8i32,
/*27844*/         OPC_RecordChild2, // #1 = $rsrc
/*27845*/         OPC_RecordChild3, // #2 = $sampler
/*27846*/         OPC_RecordChild4, // #3 = $dmask
/*27847*/         OPC_RecordChild5, // #4 = $unorm
/*27848*/         OPC_RecordChild6, // #5 = $r128
/*27849*/         OPC_RecordChild7, // #6 = $da
/*27850*/         OPC_MoveChild, 8,
/*27852*/         OPC_RecordNode, // #7 = $glc
/*27853*/         OPC_MoveParent,
/*27854*/         OPC_MoveChild, 9,
/*27856*/         OPC_RecordNode, // #8 = $slc
/*27857*/         OPC_MoveParent,
/*27858*/         OPC_MoveChild, 10,
/*27860*/         OPC_RecordNode, // #9 = $tfe
/*27861*/         OPC_MoveParent,
/*27862*/         OPC_MoveChild, 11,
/*27864*/         OPC_RecordNode, // #10 = $lwe
/*27865*/         OPC_MoveParent,
/*27866*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27868*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27871*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27874*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27877*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27880*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27883*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27886*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27889*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27892*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5071:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27910*/       /*Scope*/ 68, /*->27979*/
/*27911*/         OPC_CheckChild1Type, MVT::v16i32,
/*27913*/         OPC_RecordChild2, // #1 = $rsrc
/*27914*/         OPC_RecordChild3, // #2 = $sampler
/*27915*/         OPC_RecordChild4, // #3 = $dmask
/*27916*/         OPC_RecordChild5, // #4 = $unorm
/*27917*/         OPC_RecordChild6, // #5 = $r128
/*27918*/         OPC_RecordChild7, // #6 = $da
/*27919*/         OPC_MoveChild, 8,
/*27921*/         OPC_RecordNode, // #7 = $glc
/*27922*/         OPC_MoveParent,
/*27923*/         OPC_MoveChild, 9,
/*27925*/         OPC_RecordNode, // #8 = $slc
/*27926*/         OPC_MoveParent,
/*27927*/         OPC_MoveChild, 10,
/*27929*/         OPC_RecordNode, // #9 = $tfe
/*27930*/         OPC_MoveParent,
/*27931*/         OPC_MoveChild, 11,
/*27933*/         OPC_RecordNode, // #10 = $lwe
/*27934*/         OPC_MoveParent,
/*27935*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27937*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27940*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27943*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27946*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27949*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27952*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27955*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27958*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5071:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27979*/       0, /*End of Scope*/
/*27980*/     /*Scope*/ 95|128,2/*351*/, /*->28333*/
/*27982*/       OPC_CheckChild0Integer, 67|128,39/*5059*/, 
/*27985*/       OPC_RecordChild1, // #0 = $addr
/*27986*/       OPC_Scope, 68, /*->28056*/ // 5 children in Scope
/*27988*/         OPC_CheckChild1Type, MVT::i32,
/*27990*/         OPC_RecordChild2, // #1 = $rsrc
/*27991*/         OPC_RecordChild3, // #2 = $sampler
/*27992*/         OPC_RecordChild4, // #3 = $dmask
/*27993*/         OPC_RecordChild5, // #4 = $unorm
/*27994*/         OPC_RecordChild6, // #5 = $r128
/*27995*/         OPC_RecordChild7, // #6 = $da
/*27996*/         OPC_MoveChild, 8,
/*27998*/         OPC_RecordNode, // #7 = $glc
/*27999*/         OPC_MoveParent,
/*28000*/         OPC_MoveChild, 9,
/*28002*/         OPC_RecordNode, // #8 = $slc
/*28003*/         OPC_MoveParent,
/*28004*/         OPC_MoveChild, 10,
/*28006*/         OPC_RecordNode, // #9 = $tfe
/*28007*/         OPC_MoveParent,
/*28008*/         OPC_MoveChild, 11,
/*28010*/         OPC_RecordNode, // #10 = $lwe
/*28011*/         OPC_MoveParent,
/*28012*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28014*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28017*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28020*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28023*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28026*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28029*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28032*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28035*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28038*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5059:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28056*/       /*Scope*/ 68, /*->28125*/
/*28057*/         OPC_CheckChild1Type, MVT::v2i32,
/*28059*/         OPC_RecordChild2, // #1 = $rsrc
/*28060*/         OPC_RecordChild3, // #2 = $sampler
/*28061*/         OPC_RecordChild4, // #3 = $dmask
/*28062*/         OPC_RecordChild5, // #4 = $unorm
/*28063*/         OPC_RecordChild6, // #5 = $r128
/*28064*/         OPC_RecordChild7, // #6 = $da
/*28065*/         OPC_MoveChild, 8,
/*28067*/         OPC_RecordNode, // #7 = $glc
/*28068*/         OPC_MoveParent,
/*28069*/         OPC_MoveChild, 9,
/*28071*/         OPC_RecordNode, // #8 = $slc
/*28072*/         OPC_MoveParent,
/*28073*/         OPC_MoveChild, 10,
/*28075*/         OPC_RecordNode, // #9 = $tfe
/*28076*/         OPC_MoveParent,
/*28077*/         OPC_MoveChild, 11,
/*28079*/         OPC_RecordNode, // #10 = $lwe
/*28080*/         OPC_MoveParent,
/*28081*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28083*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28086*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28089*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28092*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28095*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28098*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28101*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28104*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28107*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5059:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28125*/       /*Scope*/ 68, /*->28194*/
/*28126*/         OPC_CheckChild1Type, MVT::v4i32,
/*28128*/         OPC_RecordChild2, // #1 = $rsrc
/*28129*/         OPC_RecordChild3, // #2 = $sampler
/*28130*/         OPC_RecordChild4, // #3 = $dmask
/*28131*/         OPC_RecordChild5, // #4 = $unorm
/*28132*/         OPC_RecordChild6, // #5 = $r128
/*28133*/         OPC_RecordChild7, // #6 = $da
/*28134*/         OPC_MoveChild, 8,
/*28136*/         OPC_RecordNode, // #7 = $glc
/*28137*/         OPC_MoveParent,
/*28138*/         OPC_MoveChild, 9,
/*28140*/         OPC_RecordNode, // #8 = $slc
/*28141*/         OPC_MoveParent,
/*28142*/         OPC_MoveChild, 10,
/*28144*/         OPC_RecordNode, // #9 = $tfe
/*28145*/         OPC_MoveParent,
/*28146*/         OPC_MoveChild, 11,
/*28148*/         OPC_RecordNode, // #10 = $lwe
/*28149*/         OPC_MoveParent,
/*28150*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28152*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28155*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28158*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28161*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28164*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28167*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28170*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28173*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28176*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5059:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28194*/       /*Scope*/ 68, /*->28263*/
/*28195*/         OPC_CheckChild1Type, MVT::v8i32,
/*28197*/         OPC_RecordChild2, // #1 = $rsrc
/*28198*/         OPC_RecordChild3, // #2 = $sampler
/*28199*/         OPC_RecordChild4, // #3 = $dmask
/*28200*/         OPC_RecordChild5, // #4 = $unorm
/*28201*/         OPC_RecordChild6, // #5 = $r128
/*28202*/         OPC_RecordChild7, // #6 = $da
/*28203*/         OPC_MoveChild, 8,
/*28205*/         OPC_RecordNode, // #7 = $glc
/*28206*/         OPC_MoveParent,
/*28207*/         OPC_MoveChild, 9,
/*28209*/         OPC_RecordNode, // #8 = $slc
/*28210*/         OPC_MoveParent,
/*28211*/         OPC_MoveChild, 10,
/*28213*/         OPC_RecordNode, // #9 = $tfe
/*28214*/         OPC_MoveParent,
/*28215*/         OPC_MoveChild, 11,
/*28217*/         OPC_RecordNode, // #10 = $lwe
/*28218*/         OPC_MoveParent,
/*28219*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28221*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28224*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28227*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28230*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28233*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28236*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28239*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28242*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28245*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5059:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28263*/       /*Scope*/ 68, /*->28332*/
/*28264*/         OPC_CheckChild1Type, MVT::v16i32,
/*28266*/         OPC_RecordChild2, // #1 = $rsrc
/*28267*/         OPC_RecordChild3, // #2 = $sampler
/*28268*/         OPC_RecordChild4, // #3 = $dmask
/*28269*/         OPC_RecordChild5, // #4 = $unorm
/*28270*/         OPC_RecordChild6, // #5 = $r128
/*28271*/         OPC_RecordChild7, // #6 = $da
/*28272*/         OPC_MoveChild, 8,
/*28274*/         OPC_RecordNode, // #7 = $glc
/*28275*/         OPC_MoveParent,
/*28276*/         OPC_MoveChild, 9,
/*28278*/         OPC_RecordNode, // #8 = $slc
/*28279*/         OPC_MoveParent,
/*28280*/         OPC_MoveChild, 10,
/*28282*/         OPC_RecordNode, // #9 = $tfe
/*28283*/         OPC_MoveParent,
/*28284*/         OPC_MoveChild, 11,
/*28286*/         OPC_RecordNode, // #10 = $lwe
/*28287*/         OPC_MoveParent,
/*28288*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28290*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28293*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28296*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28299*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28302*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28305*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28308*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28311*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28314*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5059:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28332*/       0, /*End of Scope*/
/*28333*/     /*Scope*/ 95|128,2/*351*/, /*->28686*/
/*28335*/       OPC_CheckChild0Integer, 68|128,39/*5060*/, 
/*28338*/       OPC_RecordChild1, // #0 = $addr
/*28339*/       OPC_Scope, 68, /*->28409*/ // 5 children in Scope
/*28341*/         OPC_CheckChild1Type, MVT::i32,
/*28343*/         OPC_RecordChild2, // #1 = $rsrc
/*28344*/         OPC_RecordChild3, // #2 = $sampler
/*28345*/         OPC_RecordChild4, // #3 = $dmask
/*28346*/         OPC_RecordChild5, // #4 = $unorm
/*28347*/         OPC_RecordChild6, // #5 = $r128
/*28348*/         OPC_RecordChild7, // #6 = $da
/*28349*/         OPC_MoveChild, 8,
/*28351*/         OPC_RecordNode, // #7 = $glc
/*28352*/         OPC_MoveParent,
/*28353*/         OPC_MoveChild, 9,
/*28355*/         OPC_RecordNode, // #8 = $slc
/*28356*/         OPC_MoveParent,
/*28357*/         OPC_MoveChild, 10,
/*28359*/         OPC_RecordNode, // #9 = $tfe
/*28360*/         OPC_MoveParent,
/*28361*/         OPC_MoveChild, 11,
/*28363*/         OPC_RecordNode, // #10 = $lwe
/*28364*/         OPC_MoveParent,
/*28365*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28367*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28370*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28373*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28376*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28379*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28382*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28385*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28388*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28391*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5060:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28409*/       /*Scope*/ 68, /*->28478*/
/*28410*/         OPC_CheckChild1Type, MVT::v2i32,
/*28412*/         OPC_RecordChild2, // #1 = $rsrc
/*28413*/         OPC_RecordChild3, // #2 = $sampler
/*28414*/         OPC_RecordChild4, // #3 = $dmask
/*28415*/         OPC_RecordChild5, // #4 = $unorm
/*28416*/         OPC_RecordChild6, // #5 = $r128
/*28417*/         OPC_RecordChild7, // #6 = $da
/*28418*/         OPC_MoveChild, 8,
/*28420*/         OPC_RecordNode, // #7 = $glc
/*28421*/         OPC_MoveParent,
/*28422*/         OPC_MoveChild, 9,
/*28424*/         OPC_RecordNode, // #8 = $slc
/*28425*/         OPC_MoveParent,
/*28426*/         OPC_MoveChild, 10,
/*28428*/         OPC_RecordNode, // #9 = $tfe
/*28429*/         OPC_MoveParent,
/*28430*/         OPC_MoveChild, 11,
/*28432*/         OPC_RecordNode, // #10 = $lwe
/*28433*/         OPC_MoveParent,
/*28434*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28436*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28439*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28442*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28445*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28448*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28451*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28454*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28457*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28460*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5060:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28478*/       /*Scope*/ 68, /*->28547*/
/*28479*/         OPC_CheckChild1Type, MVT::v4i32,
/*28481*/         OPC_RecordChild2, // #1 = $rsrc
/*28482*/         OPC_RecordChild3, // #2 = $sampler
/*28483*/         OPC_RecordChild4, // #3 = $dmask
/*28484*/         OPC_RecordChild5, // #4 = $unorm
/*28485*/         OPC_RecordChild6, // #5 = $r128
/*28486*/         OPC_RecordChild7, // #6 = $da
/*28487*/         OPC_MoveChild, 8,
/*28489*/         OPC_RecordNode, // #7 = $glc
/*28490*/         OPC_MoveParent,
/*28491*/         OPC_MoveChild, 9,
/*28493*/         OPC_RecordNode, // #8 = $slc
/*28494*/         OPC_MoveParent,
/*28495*/         OPC_MoveChild, 10,
/*28497*/         OPC_RecordNode, // #9 = $tfe
/*28498*/         OPC_MoveParent,
/*28499*/         OPC_MoveChild, 11,
/*28501*/         OPC_RecordNode, // #10 = $lwe
/*28502*/         OPC_MoveParent,
/*28503*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28505*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28508*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28511*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28514*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28517*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28520*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28523*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28526*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5060:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28547*/       /*Scope*/ 68, /*->28616*/
/*28548*/         OPC_CheckChild1Type, MVT::v8i32,
/*28550*/         OPC_RecordChild2, // #1 = $rsrc
/*28551*/         OPC_RecordChild3, // #2 = $sampler
/*28552*/         OPC_RecordChild4, // #3 = $dmask
/*28553*/         OPC_RecordChild5, // #4 = $unorm
/*28554*/         OPC_RecordChild6, // #5 = $r128
/*28555*/         OPC_RecordChild7, // #6 = $da
/*28556*/         OPC_MoveChild, 8,
/*28558*/         OPC_RecordNode, // #7 = $glc
/*28559*/         OPC_MoveParent,
/*28560*/         OPC_MoveChild, 9,
/*28562*/         OPC_RecordNode, // #8 = $slc
/*28563*/         OPC_MoveParent,
/*28564*/         OPC_MoveChild, 10,
/*28566*/         OPC_RecordNode, // #9 = $tfe
/*28567*/         OPC_MoveParent,
/*28568*/         OPC_MoveChild, 11,
/*28570*/         OPC_RecordNode, // #10 = $lwe
/*28571*/         OPC_MoveParent,
/*28572*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28574*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28577*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28580*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28583*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28586*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28589*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28592*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28595*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28598*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5060:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28616*/       /*Scope*/ 68, /*->28685*/
/*28617*/         OPC_CheckChild1Type, MVT::v16i32,
/*28619*/         OPC_RecordChild2, // #1 = $rsrc
/*28620*/         OPC_RecordChild3, // #2 = $sampler
/*28621*/         OPC_RecordChild4, // #3 = $dmask
/*28622*/         OPC_RecordChild5, // #4 = $unorm
/*28623*/         OPC_RecordChild6, // #5 = $r128
/*28624*/         OPC_RecordChild7, // #6 = $da
/*28625*/         OPC_MoveChild, 8,
/*28627*/         OPC_RecordNode, // #7 = $glc
/*28628*/         OPC_MoveParent,
/*28629*/         OPC_MoveChild, 9,
/*28631*/         OPC_RecordNode, // #8 = $slc
/*28632*/         OPC_MoveParent,
/*28633*/         OPC_MoveChild, 10,
/*28635*/         OPC_RecordNode, // #9 = $tfe
/*28636*/         OPC_MoveParent,
/*28637*/         OPC_MoveChild, 11,
/*28639*/         OPC_RecordNode, // #10 = $lwe
/*28640*/         OPC_MoveParent,
/*28641*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28643*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28646*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28649*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28652*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28655*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28658*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28661*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28664*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28667*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5060:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28685*/       0, /*End of Scope*/
/*28686*/     /*Scope*/ 95|128,2/*351*/, /*->29039*/
/*28688*/       OPC_CheckChild0Integer, 47|128,39/*5039*/, 
/*28691*/       OPC_RecordChild1, // #0 = $addr
/*28692*/       OPC_Scope, 68, /*->28762*/ // 5 children in Scope
/*28694*/         OPC_CheckChild1Type, MVT::i32,
/*28696*/         OPC_RecordChild2, // #1 = $rsrc
/*28697*/         OPC_RecordChild3, // #2 = $sampler
/*28698*/         OPC_RecordChild4, // #3 = $dmask
/*28699*/         OPC_RecordChild5, // #4 = $unorm
/*28700*/         OPC_RecordChild6, // #5 = $r128
/*28701*/         OPC_RecordChild7, // #6 = $da
/*28702*/         OPC_MoveChild, 8,
/*28704*/         OPC_RecordNode, // #7 = $glc
/*28705*/         OPC_MoveParent,
/*28706*/         OPC_MoveChild, 9,
/*28708*/         OPC_RecordNode, // #8 = $slc
/*28709*/         OPC_MoveParent,
/*28710*/         OPC_MoveChild, 10,
/*28712*/         OPC_RecordNode, // #9 = $tfe
/*28713*/         OPC_MoveParent,
/*28714*/         OPC_MoveChild, 11,
/*28716*/         OPC_RecordNode, // #10 = $lwe
/*28717*/         OPC_MoveParent,
/*28718*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28720*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28723*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28726*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28729*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28732*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28735*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28738*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28741*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28744*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5039:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28762*/       /*Scope*/ 68, /*->28831*/
/*28763*/         OPC_CheckChild1Type, MVT::v2i32,
/*28765*/         OPC_RecordChild2, // #1 = $rsrc
/*28766*/         OPC_RecordChild3, // #2 = $sampler
/*28767*/         OPC_RecordChild4, // #3 = $dmask
/*28768*/         OPC_RecordChild5, // #4 = $unorm
/*28769*/         OPC_RecordChild6, // #5 = $r128
/*28770*/         OPC_RecordChild7, // #6 = $da
/*28771*/         OPC_MoveChild, 8,
/*28773*/         OPC_RecordNode, // #7 = $glc
/*28774*/         OPC_MoveParent,
/*28775*/         OPC_MoveChild, 9,
/*28777*/         OPC_RecordNode, // #8 = $slc
/*28778*/         OPC_MoveParent,
/*28779*/         OPC_MoveChild, 10,
/*28781*/         OPC_RecordNode, // #9 = $tfe
/*28782*/         OPC_MoveParent,
/*28783*/         OPC_MoveChild, 11,
/*28785*/         OPC_RecordNode, // #10 = $lwe
/*28786*/         OPC_MoveParent,
/*28787*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28789*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28792*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28795*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28798*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28801*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28804*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28807*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28810*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28813*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5039:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28831*/       /*Scope*/ 68, /*->28900*/
/*28832*/         OPC_CheckChild1Type, MVT::v4i32,
/*28834*/         OPC_RecordChild2, // #1 = $rsrc
/*28835*/         OPC_RecordChild3, // #2 = $sampler
/*28836*/         OPC_RecordChild4, // #3 = $dmask
/*28837*/         OPC_RecordChild5, // #4 = $unorm
/*28838*/         OPC_RecordChild6, // #5 = $r128
/*28839*/         OPC_RecordChild7, // #6 = $da
/*28840*/         OPC_MoveChild, 8,
/*28842*/         OPC_RecordNode, // #7 = $glc
/*28843*/         OPC_MoveParent,
/*28844*/         OPC_MoveChild, 9,
/*28846*/         OPC_RecordNode, // #8 = $slc
/*28847*/         OPC_MoveParent,
/*28848*/         OPC_MoveChild, 10,
/*28850*/         OPC_RecordNode, // #9 = $tfe
/*28851*/         OPC_MoveParent,
/*28852*/         OPC_MoveChild, 11,
/*28854*/         OPC_RecordNode, // #10 = $lwe
/*28855*/         OPC_MoveParent,
/*28856*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28858*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28861*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28864*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28867*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28870*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28873*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28876*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28879*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28882*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5039:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28900*/       /*Scope*/ 68, /*->28969*/
/*28901*/         OPC_CheckChild1Type, MVT::v8i32,
/*28903*/         OPC_RecordChild2, // #1 = $rsrc
/*28904*/         OPC_RecordChild3, // #2 = $sampler
/*28905*/         OPC_RecordChild4, // #3 = $dmask
/*28906*/         OPC_RecordChild5, // #4 = $unorm
/*28907*/         OPC_RecordChild6, // #5 = $r128
/*28908*/         OPC_RecordChild7, // #6 = $da
/*28909*/         OPC_MoveChild, 8,
/*28911*/         OPC_RecordNode, // #7 = $glc
/*28912*/         OPC_MoveParent,
/*28913*/         OPC_MoveChild, 9,
/*28915*/         OPC_RecordNode, // #8 = $slc
/*28916*/         OPC_MoveParent,
/*28917*/         OPC_MoveChild, 10,
/*28919*/         OPC_RecordNode, // #9 = $tfe
/*28920*/         OPC_MoveParent,
/*28921*/         OPC_MoveChild, 11,
/*28923*/         OPC_RecordNode, // #10 = $lwe
/*28924*/         OPC_MoveParent,
/*28925*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28927*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28930*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28933*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28936*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28939*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28942*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28945*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28948*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28951*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5039:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28969*/       /*Scope*/ 68, /*->29038*/
/*28970*/         OPC_CheckChild1Type, MVT::v16i32,
/*28972*/         OPC_RecordChild2, // #1 = $rsrc
/*28973*/         OPC_RecordChild3, // #2 = $sampler
/*28974*/         OPC_RecordChild4, // #3 = $dmask
/*28975*/         OPC_RecordChild5, // #4 = $unorm
/*28976*/         OPC_RecordChild6, // #5 = $r128
/*28977*/         OPC_RecordChild7, // #6 = $da
/*28978*/         OPC_MoveChild, 8,
/*28980*/         OPC_RecordNode, // #7 = $glc
/*28981*/         OPC_MoveParent,
/*28982*/         OPC_MoveChild, 9,
/*28984*/         OPC_RecordNode, // #8 = $slc
/*28985*/         OPC_MoveParent,
/*28986*/         OPC_MoveChild, 10,
/*28988*/         OPC_RecordNode, // #9 = $tfe
/*28989*/         OPC_MoveParent,
/*28990*/         OPC_MoveChild, 11,
/*28992*/         OPC_RecordNode, // #10 = $lwe
/*28993*/         OPC_MoveParent,
/*28994*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28996*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28999*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29002*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29005*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29008*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29011*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29014*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29017*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29020*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5039:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29038*/       0, /*End of Scope*/
/*29039*/     /*Scope*/ 95|128,2/*351*/, /*->29392*/
/*29041*/       OPC_CheckChild0Integer, 56|128,39/*5048*/, 
/*29044*/       OPC_RecordChild1, // #0 = $addr
/*29045*/       OPC_Scope, 68, /*->29115*/ // 5 children in Scope
/*29047*/         OPC_CheckChild1Type, MVT::i32,
/*29049*/         OPC_RecordChild2, // #1 = $rsrc
/*29050*/         OPC_RecordChild3, // #2 = $sampler
/*29051*/         OPC_RecordChild4, // #3 = $dmask
/*29052*/         OPC_RecordChild5, // #4 = $unorm
/*29053*/         OPC_RecordChild6, // #5 = $r128
/*29054*/         OPC_RecordChild7, // #6 = $da
/*29055*/         OPC_MoveChild, 8,
/*29057*/         OPC_RecordNode, // #7 = $glc
/*29058*/         OPC_MoveParent,
/*29059*/         OPC_MoveChild, 9,
/*29061*/         OPC_RecordNode, // #8 = $slc
/*29062*/         OPC_MoveParent,
/*29063*/         OPC_MoveChild, 10,
/*29065*/         OPC_RecordNode, // #9 = $tfe
/*29066*/         OPC_MoveParent,
/*29067*/         OPC_MoveChild, 11,
/*29069*/         OPC_RecordNode, // #10 = $lwe
/*29070*/         OPC_MoveParent,
/*29071*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29073*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29076*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29079*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29082*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29085*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29088*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29091*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29094*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29097*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5048:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29115*/       /*Scope*/ 68, /*->29184*/
/*29116*/         OPC_CheckChild1Type, MVT::v2i32,
/*29118*/         OPC_RecordChild2, // #1 = $rsrc
/*29119*/         OPC_RecordChild3, // #2 = $sampler
/*29120*/         OPC_RecordChild4, // #3 = $dmask
/*29121*/         OPC_RecordChild5, // #4 = $unorm
/*29122*/         OPC_RecordChild6, // #5 = $r128
/*29123*/         OPC_RecordChild7, // #6 = $da
/*29124*/         OPC_MoveChild, 8,
/*29126*/         OPC_RecordNode, // #7 = $glc
/*29127*/         OPC_MoveParent,
/*29128*/         OPC_MoveChild, 9,
/*29130*/         OPC_RecordNode, // #8 = $slc
/*29131*/         OPC_MoveParent,
/*29132*/         OPC_MoveChild, 10,
/*29134*/         OPC_RecordNode, // #9 = $tfe
/*29135*/         OPC_MoveParent,
/*29136*/         OPC_MoveChild, 11,
/*29138*/         OPC_RecordNode, // #10 = $lwe
/*29139*/         OPC_MoveParent,
/*29140*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29142*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29145*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29148*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29151*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29154*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29157*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29160*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29163*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29166*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5048:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29184*/       /*Scope*/ 68, /*->29253*/
/*29185*/         OPC_CheckChild1Type, MVT::v4i32,
/*29187*/         OPC_RecordChild2, // #1 = $rsrc
/*29188*/         OPC_RecordChild3, // #2 = $sampler
/*29189*/         OPC_RecordChild4, // #3 = $dmask
/*29190*/         OPC_RecordChild5, // #4 = $unorm
/*29191*/         OPC_RecordChild6, // #5 = $r128
/*29192*/         OPC_RecordChild7, // #6 = $da
/*29193*/         OPC_MoveChild, 8,
/*29195*/         OPC_RecordNode, // #7 = $glc
/*29196*/         OPC_MoveParent,
/*29197*/         OPC_MoveChild, 9,
/*29199*/         OPC_RecordNode, // #8 = $slc
/*29200*/         OPC_MoveParent,
/*29201*/         OPC_MoveChild, 10,
/*29203*/         OPC_RecordNode, // #9 = $tfe
/*29204*/         OPC_MoveParent,
/*29205*/         OPC_MoveChild, 11,
/*29207*/         OPC_RecordNode, // #10 = $lwe
/*29208*/         OPC_MoveParent,
/*29209*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29211*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29214*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29217*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29220*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29223*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29226*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29229*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29232*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29235*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5048:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29253*/       /*Scope*/ 68, /*->29322*/
/*29254*/         OPC_CheckChild1Type, MVT::v8i32,
/*29256*/         OPC_RecordChild2, // #1 = $rsrc
/*29257*/         OPC_RecordChild3, // #2 = $sampler
/*29258*/         OPC_RecordChild4, // #3 = $dmask
/*29259*/         OPC_RecordChild5, // #4 = $unorm
/*29260*/         OPC_RecordChild6, // #5 = $r128
/*29261*/         OPC_RecordChild7, // #6 = $da
/*29262*/         OPC_MoveChild, 8,
/*29264*/         OPC_RecordNode, // #7 = $glc
/*29265*/         OPC_MoveParent,
/*29266*/         OPC_MoveChild, 9,
/*29268*/         OPC_RecordNode, // #8 = $slc
/*29269*/         OPC_MoveParent,
/*29270*/         OPC_MoveChild, 10,
/*29272*/         OPC_RecordNode, // #9 = $tfe
/*29273*/         OPC_MoveParent,
/*29274*/         OPC_MoveChild, 11,
/*29276*/         OPC_RecordNode, // #10 = $lwe
/*29277*/         OPC_MoveParent,
/*29278*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29280*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29283*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29286*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29289*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29292*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29295*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29298*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29301*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29304*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5048:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29322*/       /*Scope*/ 68, /*->29391*/
/*29323*/         OPC_CheckChild1Type, MVT::v16i32,
/*29325*/         OPC_RecordChild2, // #1 = $rsrc
/*29326*/         OPC_RecordChild3, // #2 = $sampler
/*29327*/         OPC_RecordChild4, // #3 = $dmask
/*29328*/         OPC_RecordChild5, // #4 = $unorm
/*29329*/         OPC_RecordChild6, // #5 = $r128
/*29330*/         OPC_RecordChild7, // #6 = $da
/*29331*/         OPC_MoveChild, 8,
/*29333*/         OPC_RecordNode, // #7 = $glc
/*29334*/         OPC_MoveParent,
/*29335*/         OPC_MoveChild, 9,
/*29337*/         OPC_RecordNode, // #8 = $slc
/*29338*/         OPC_MoveParent,
/*29339*/         OPC_MoveChild, 10,
/*29341*/         OPC_RecordNode, // #9 = $tfe
/*29342*/         OPC_MoveParent,
/*29343*/         OPC_MoveChild, 11,
/*29345*/         OPC_RecordNode, // #10 = $lwe
/*29346*/         OPC_MoveParent,
/*29347*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29349*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29352*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29355*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29358*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29361*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29364*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29367*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29370*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29373*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5048:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29391*/       0, /*End of Scope*/
/*29392*/     /*Scope*/ 95|128,2/*351*/, /*->29745*/
/*29394*/       OPC_CheckChild0Integer, 58|128,39/*5050*/, 
/*29397*/       OPC_RecordChild1, // #0 = $addr
/*29398*/       OPC_Scope, 68, /*->29468*/ // 5 children in Scope
/*29400*/         OPC_CheckChild1Type, MVT::i32,
/*29402*/         OPC_RecordChild2, // #1 = $rsrc
/*29403*/         OPC_RecordChild3, // #2 = $sampler
/*29404*/         OPC_RecordChild4, // #3 = $dmask
/*29405*/         OPC_RecordChild5, // #4 = $unorm
/*29406*/         OPC_RecordChild6, // #5 = $r128
/*29407*/         OPC_RecordChild7, // #6 = $da
/*29408*/         OPC_MoveChild, 8,
/*29410*/         OPC_RecordNode, // #7 = $glc
/*29411*/         OPC_MoveParent,
/*29412*/         OPC_MoveChild, 9,
/*29414*/         OPC_RecordNode, // #8 = $slc
/*29415*/         OPC_MoveParent,
/*29416*/         OPC_MoveChild, 10,
/*29418*/         OPC_RecordNode, // #9 = $tfe
/*29419*/         OPC_MoveParent,
/*29420*/         OPC_MoveChild, 11,
/*29422*/         OPC_RecordNode, // #10 = $lwe
/*29423*/         OPC_MoveParent,
/*29424*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29426*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29429*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29432*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29435*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29438*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29441*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29444*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29447*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29450*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5050:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29468*/       /*Scope*/ 68, /*->29537*/
/*29469*/         OPC_CheckChild1Type, MVT::v2i32,
/*29471*/         OPC_RecordChild2, // #1 = $rsrc
/*29472*/         OPC_RecordChild3, // #2 = $sampler
/*29473*/         OPC_RecordChild4, // #3 = $dmask
/*29474*/         OPC_RecordChild5, // #4 = $unorm
/*29475*/         OPC_RecordChild6, // #5 = $r128
/*29476*/         OPC_RecordChild7, // #6 = $da
/*29477*/         OPC_MoveChild, 8,
/*29479*/         OPC_RecordNode, // #7 = $glc
/*29480*/         OPC_MoveParent,
/*29481*/         OPC_MoveChild, 9,
/*29483*/         OPC_RecordNode, // #8 = $slc
/*29484*/         OPC_MoveParent,
/*29485*/         OPC_MoveChild, 10,
/*29487*/         OPC_RecordNode, // #9 = $tfe
/*29488*/         OPC_MoveParent,
/*29489*/         OPC_MoveChild, 11,
/*29491*/         OPC_RecordNode, // #10 = $lwe
/*29492*/         OPC_MoveParent,
/*29493*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29495*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29498*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29501*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29504*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29507*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29510*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29513*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29516*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29519*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5050:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29537*/       /*Scope*/ 68, /*->29606*/
/*29538*/         OPC_CheckChild1Type, MVT::v4i32,
/*29540*/         OPC_RecordChild2, // #1 = $rsrc
/*29541*/         OPC_RecordChild3, // #2 = $sampler
/*29542*/         OPC_RecordChild4, // #3 = $dmask
/*29543*/         OPC_RecordChild5, // #4 = $unorm
/*29544*/         OPC_RecordChild6, // #5 = $r128
/*29545*/         OPC_RecordChild7, // #6 = $da
/*29546*/         OPC_MoveChild, 8,
/*29548*/         OPC_RecordNode, // #7 = $glc
/*29549*/         OPC_MoveParent,
/*29550*/         OPC_MoveChild, 9,
/*29552*/         OPC_RecordNode, // #8 = $slc
/*29553*/         OPC_MoveParent,
/*29554*/         OPC_MoveChild, 10,
/*29556*/         OPC_RecordNode, // #9 = $tfe
/*29557*/         OPC_MoveParent,
/*29558*/         OPC_MoveChild, 11,
/*29560*/         OPC_RecordNode, // #10 = $lwe
/*29561*/         OPC_MoveParent,
/*29562*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29564*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29567*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29570*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29573*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29576*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29579*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29582*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29585*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29588*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5050:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29606*/       /*Scope*/ 68, /*->29675*/
/*29607*/         OPC_CheckChild1Type, MVT::v8i32,
/*29609*/         OPC_RecordChild2, // #1 = $rsrc
/*29610*/         OPC_RecordChild3, // #2 = $sampler
/*29611*/         OPC_RecordChild4, // #3 = $dmask
/*29612*/         OPC_RecordChild5, // #4 = $unorm
/*29613*/         OPC_RecordChild6, // #5 = $r128
/*29614*/         OPC_RecordChild7, // #6 = $da
/*29615*/         OPC_MoveChild, 8,
/*29617*/         OPC_RecordNode, // #7 = $glc
/*29618*/         OPC_MoveParent,
/*29619*/         OPC_MoveChild, 9,
/*29621*/         OPC_RecordNode, // #8 = $slc
/*29622*/         OPC_MoveParent,
/*29623*/         OPC_MoveChild, 10,
/*29625*/         OPC_RecordNode, // #9 = $tfe
/*29626*/         OPC_MoveParent,
/*29627*/         OPC_MoveChild, 11,
/*29629*/         OPC_RecordNode, // #10 = $lwe
/*29630*/         OPC_MoveParent,
/*29631*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29633*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29636*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29639*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29642*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29645*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29648*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29651*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29654*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29657*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5050:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29675*/       /*Scope*/ 68, /*->29744*/
/*29676*/         OPC_CheckChild1Type, MVT::v16i32,
/*29678*/         OPC_RecordChild2, // #1 = $rsrc
/*29679*/         OPC_RecordChild3, // #2 = $sampler
/*29680*/         OPC_RecordChild4, // #3 = $dmask
/*29681*/         OPC_RecordChild5, // #4 = $unorm
/*29682*/         OPC_RecordChild6, // #5 = $r128
/*29683*/         OPC_RecordChild7, // #6 = $da
/*29684*/         OPC_MoveChild, 8,
/*29686*/         OPC_RecordNode, // #7 = $glc
/*29687*/         OPC_MoveParent,
/*29688*/         OPC_MoveChild, 9,
/*29690*/         OPC_RecordNode, // #8 = $slc
/*29691*/         OPC_MoveParent,
/*29692*/         OPC_MoveChild, 10,
/*29694*/         OPC_RecordNode, // #9 = $tfe
/*29695*/         OPC_MoveParent,
/*29696*/         OPC_MoveChild, 11,
/*29698*/         OPC_RecordNode, // #10 = $lwe
/*29699*/         OPC_MoveParent,
/*29700*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29702*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29705*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29708*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29711*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29714*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29717*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29720*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29723*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5050:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29744*/       0, /*End of Scope*/
/*29745*/     /*Scope*/ 95|128,2/*351*/, /*->30098*/
/*29747*/       OPC_CheckChild0Integer, 59|128,39/*5051*/, 
/*29750*/       OPC_RecordChild1, // #0 = $addr
/*29751*/       OPC_Scope, 68, /*->29821*/ // 5 children in Scope
/*29753*/         OPC_CheckChild1Type, MVT::i32,
/*29755*/         OPC_RecordChild2, // #1 = $rsrc
/*29756*/         OPC_RecordChild3, // #2 = $sampler
/*29757*/         OPC_RecordChild4, // #3 = $dmask
/*29758*/         OPC_RecordChild5, // #4 = $unorm
/*29759*/         OPC_RecordChild6, // #5 = $r128
/*29760*/         OPC_RecordChild7, // #6 = $da
/*29761*/         OPC_MoveChild, 8,
/*29763*/         OPC_RecordNode, // #7 = $glc
/*29764*/         OPC_MoveParent,
/*29765*/         OPC_MoveChild, 9,
/*29767*/         OPC_RecordNode, // #8 = $slc
/*29768*/         OPC_MoveParent,
/*29769*/         OPC_MoveChild, 10,
/*29771*/         OPC_RecordNode, // #9 = $tfe
/*29772*/         OPC_MoveParent,
/*29773*/         OPC_MoveChild, 11,
/*29775*/         OPC_RecordNode, // #10 = $lwe
/*29776*/         OPC_MoveParent,
/*29777*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29779*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29782*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29785*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29788*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29791*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29794*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29797*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29800*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29803*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5051:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29821*/       /*Scope*/ 68, /*->29890*/
/*29822*/         OPC_CheckChild1Type, MVT::v2i32,
/*29824*/         OPC_RecordChild2, // #1 = $rsrc
/*29825*/         OPC_RecordChild3, // #2 = $sampler
/*29826*/         OPC_RecordChild4, // #3 = $dmask
/*29827*/         OPC_RecordChild5, // #4 = $unorm
/*29828*/         OPC_RecordChild6, // #5 = $r128
/*29829*/         OPC_RecordChild7, // #6 = $da
/*29830*/         OPC_MoveChild, 8,
/*29832*/         OPC_RecordNode, // #7 = $glc
/*29833*/         OPC_MoveParent,
/*29834*/         OPC_MoveChild, 9,
/*29836*/         OPC_RecordNode, // #8 = $slc
/*29837*/         OPC_MoveParent,
/*29838*/         OPC_MoveChild, 10,
/*29840*/         OPC_RecordNode, // #9 = $tfe
/*29841*/         OPC_MoveParent,
/*29842*/         OPC_MoveChild, 11,
/*29844*/         OPC_RecordNode, // #10 = $lwe
/*29845*/         OPC_MoveParent,
/*29846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29848*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29851*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29854*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29857*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29860*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29863*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29866*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29869*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5051:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29890*/       /*Scope*/ 68, /*->29959*/
/*29891*/         OPC_CheckChild1Type, MVT::v4i32,
/*29893*/         OPC_RecordChild2, // #1 = $rsrc
/*29894*/         OPC_RecordChild3, // #2 = $sampler
/*29895*/         OPC_RecordChild4, // #3 = $dmask
/*29896*/         OPC_RecordChild5, // #4 = $unorm
/*29897*/         OPC_RecordChild6, // #5 = $r128
/*29898*/         OPC_RecordChild7, // #6 = $da
/*29899*/         OPC_MoveChild, 8,
/*29901*/         OPC_RecordNode, // #7 = $glc
/*29902*/         OPC_MoveParent,
/*29903*/         OPC_MoveChild, 9,
/*29905*/         OPC_RecordNode, // #8 = $slc
/*29906*/         OPC_MoveParent,
/*29907*/         OPC_MoveChild, 10,
/*29909*/         OPC_RecordNode, // #9 = $tfe
/*29910*/         OPC_MoveParent,
/*29911*/         OPC_MoveChild, 11,
/*29913*/         OPC_RecordNode, // #10 = $lwe
/*29914*/         OPC_MoveParent,
/*29915*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29917*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29920*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29923*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29926*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29929*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29932*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29935*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29938*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29941*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5051:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29959*/       /*Scope*/ 68, /*->30028*/
/*29960*/         OPC_CheckChild1Type, MVT::v8i32,
/*29962*/         OPC_RecordChild2, // #1 = $rsrc
/*29963*/         OPC_RecordChild3, // #2 = $sampler
/*29964*/         OPC_RecordChild4, // #3 = $dmask
/*29965*/         OPC_RecordChild5, // #4 = $unorm
/*29966*/         OPC_RecordChild6, // #5 = $r128
/*29967*/         OPC_RecordChild7, // #6 = $da
/*29968*/         OPC_MoveChild, 8,
/*29970*/         OPC_RecordNode, // #7 = $glc
/*29971*/         OPC_MoveParent,
/*29972*/         OPC_MoveChild, 9,
/*29974*/         OPC_RecordNode, // #8 = $slc
/*29975*/         OPC_MoveParent,
/*29976*/         OPC_MoveChild, 10,
/*29978*/         OPC_RecordNode, // #9 = $tfe
/*29979*/         OPC_MoveParent,
/*29980*/         OPC_MoveChild, 11,
/*29982*/         OPC_RecordNode, // #10 = $lwe
/*29983*/         OPC_MoveParent,
/*29984*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29986*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29989*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29992*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29995*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29998*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30001*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30004*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30007*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30010*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5051:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30028*/       /*Scope*/ 68, /*->30097*/
/*30029*/         OPC_CheckChild1Type, MVT::v16i32,
/*30031*/         OPC_RecordChild2, // #1 = $rsrc
/*30032*/         OPC_RecordChild3, // #2 = $sampler
/*30033*/         OPC_RecordChild4, // #3 = $dmask
/*30034*/         OPC_RecordChild5, // #4 = $unorm
/*30035*/         OPC_RecordChild6, // #5 = $r128
/*30036*/         OPC_RecordChild7, // #6 = $da
/*30037*/         OPC_MoveChild, 8,
/*30039*/         OPC_RecordNode, // #7 = $glc
/*30040*/         OPC_MoveParent,
/*30041*/         OPC_MoveChild, 9,
/*30043*/         OPC_RecordNode, // #8 = $slc
/*30044*/         OPC_MoveParent,
/*30045*/         OPC_MoveChild, 10,
/*30047*/         OPC_RecordNode, // #9 = $tfe
/*30048*/         OPC_MoveParent,
/*30049*/         OPC_MoveChild, 11,
/*30051*/         OPC_RecordNode, // #10 = $lwe
/*30052*/         OPC_MoveParent,
/*30053*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30055*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30058*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30061*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30064*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30067*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30070*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30073*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30076*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30079*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5051:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30097*/       0, /*End of Scope*/
/*30098*/     /*Scope*/ 95|128,2/*351*/, /*->30451*/
/*30100*/       OPC_CheckChild0Integer, 62|128,39/*5054*/, 
/*30103*/       OPC_RecordChild1, // #0 = $addr
/*30104*/       OPC_Scope, 68, /*->30174*/ // 5 children in Scope
/*30106*/         OPC_CheckChild1Type, MVT::i32,
/*30108*/         OPC_RecordChild2, // #1 = $rsrc
/*30109*/         OPC_RecordChild3, // #2 = $sampler
/*30110*/         OPC_RecordChild4, // #3 = $dmask
/*30111*/         OPC_RecordChild5, // #4 = $unorm
/*30112*/         OPC_RecordChild6, // #5 = $r128
/*30113*/         OPC_RecordChild7, // #6 = $da
/*30114*/         OPC_MoveChild, 8,
/*30116*/         OPC_RecordNode, // #7 = $glc
/*30117*/         OPC_MoveParent,
/*30118*/         OPC_MoveChild, 9,
/*30120*/         OPC_RecordNode, // #8 = $slc
/*30121*/         OPC_MoveParent,
/*30122*/         OPC_MoveChild, 10,
/*30124*/         OPC_RecordNode, // #9 = $tfe
/*30125*/         OPC_MoveParent,
/*30126*/         OPC_MoveChild, 11,
/*30128*/         OPC_RecordNode, // #10 = $lwe
/*30129*/         OPC_MoveParent,
/*30130*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30132*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30135*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30138*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30141*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30144*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30147*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30150*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30153*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30156*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5054:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30174*/       /*Scope*/ 68, /*->30243*/
/*30175*/         OPC_CheckChild1Type, MVT::v2i32,
/*30177*/         OPC_RecordChild2, // #1 = $rsrc
/*30178*/         OPC_RecordChild3, // #2 = $sampler
/*30179*/         OPC_RecordChild4, // #3 = $dmask
/*30180*/         OPC_RecordChild5, // #4 = $unorm
/*30181*/         OPC_RecordChild6, // #5 = $r128
/*30182*/         OPC_RecordChild7, // #6 = $da
/*30183*/         OPC_MoveChild, 8,
/*30185*/         OPC_RecordNode, // #7 = $glc
/*30186*/         OPC_MoveParent,
/*30187*/         OPC_MoveChild, 9,
/*30189*/         OPC_RecordNode, // #8 = $slc
/*30190*/         OPC_MoveParent,
/*30191*/         OPC_MoveChild, 10,
/*30193*/         OPC_RecordNode, // #9 = $tfe
/*30194*/         OPC_MoveParent,
/*30195*/         OPC_MoveChild, 11,
/*30197*/         OPC_RecordNode, // #10 = $lwe
/*30198*/         OPC_MoveParent,
/*30199*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30201*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30204*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30207*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30210*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30213*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30216*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30219*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30222*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30225*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5054:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30243*/       /*Scope*/ 68, /*->30312*/
/*30244*/         OPC_CheckChild1Type, MVT::v4i32,
/*30246*/         OPC_RecordChild2, // #1 = $rsrc
/*30247*/         OPC_RecordChild3, // #2 = $sampler
/*30248*/         OPC_RecordChild4, // #3 = $dmask
/*30249*/         OPC_RecordChild5, // #4 = $unorm
/*30250*/         OPC_RecordChild6, // #5 = $r128
/*30251*/         OPC_RecordChild7, // #6 = $da
/*30252*/         OPC_MoveChild, 8,
/*30254*/         OPC_RecordNode, // #7 = $glc
/*30255*/         OPC_MoveParent,
/*30256*/         OPC_MoveChild, 9,
/*30258*/         OPC_RecordNode, // #8 = $slc
/*30259*/         OPC_MoveParent,
/*30260*/         OPC_MoveChild, 10,
/*30262*/         OPC_RecordNode, // #9 = $tfe
/*30263*/         OPC_MoveParent,
/*30264*/         OPC_MoveChild, 11,
/*30266*/         OPC_RecordNode, // #10 = $lwe
/*30267*/         OPC_MoveParent,
/*30268*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30270*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30273*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30276*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30279*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30282*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30285*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30288*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30291*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30294*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5054:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30312*/       /*Scope*/ 68, /*->30381*/
/*30313*/         OPC_CheckChild1Type, MVT::v8i32,
/*30315*/         OPC_RecordChild2, // #1 = $rsrc
/*30316*/         OPC_RecordChild3, // #2 = $sampler
/*30317*/         OPC_RecordChild4, // #3 = $dmask
/*30318*/         OPC_RecordChild5, // #4 = $unorm
/*30319*/         OPC_RecordChild6, // #5 = $r128
/*30320*/         OPC_RecordChild7, // #6 = $da
/*30321*/         OPC_MoveChild, 8,
/*30323*/         OPC_RecordNode, // #7 = $glc
/*30324*/         OPC_MoveParent,
/*30325*/         OPC_MoveChild, 9,
/*30327*/         OPC_RecordNode, // #8 = $slc
/*30328*/         OPC_MoveParent,
/*30329*/         OPC_MoveChild, 10,
/*30331*/         OPC_RecordNode, // #9 = $tfe
/*30332*/         OPC_MoveParent,
/*30333*/         OPC_MoveChild, 11,
/*30335*/         OPC_RecordNode, // #10 = $lwe
/*30336*/         OPC_MoveParent,
/*30337*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30339*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30342*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30345*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30348*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30351*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30354*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30357*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30360*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30363*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5054:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30381*/       /*Scope*/ 68, /*->30450*/
/*30382*/         OPC_CheckChild1Type, MVT::v16i32,
/*30384*/         OPC_RecordChild2, // #1 = $rsrc
/*30385*/         OPC_RecordChild3, // #2 = $sampler
/*30386*/         OPC_RecordChild4, // #3 = $dmask
/*30387*/         OPC_RecordChild5, // #4 = $unorm
/*30388*/         OPC_RecordChild6, // #5 = $r128
/*30389*/         OPC_RecordChild7, // #6 = $da
/*30390*/         OPC_MoveChild, 8,
/*30392*/         OPC_RecordNode, // #7 = $glc
/*30393*/         OPC_MoveParent,
/*30394*/         OPC_MoveChild, 9,
/*30396*/         OPC_RecordNode, // #8 = $slc
/*30397*/         OPC_MoveParent,
/*30398*/         OPC_MoveChild, 10,
/*30400*/         OPC_RecordNode, // #9 = $tfe
/*30401*/         OPC_MoveParent,
/*30402*/         OPC_MoveChild, 11,
/*30404*/         OPC_RecordNode, // #10 = $lwe
/*30405*/         OPC_MoveParent,
/*30406*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30408*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30411*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30414*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30417*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30420*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30423*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30426*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30429*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30432*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5054:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30450*/       0, /*End of Scope*/
/*30451*/     /*Scope*/ 95|128,2/*351*/, /*->30804*/
/*30453*/       OPC_CheckChild0Integer, 48|128,39/*5040*/, 
/*30456*/       OPC_RecordChild1, // #0 = $addr
/*30457*/       OPC_Scope, 68, /*->30527*/ // 5 children in Scope
/*30459*/         OPC_CheckChild1Type, MVT::i32,
/*30461*/         OPC_RecordChild2, // #1 = $rsrc
/*30462*/         OPC_RecordChild3, // #2 = $sampler
/*30463*/         OPC_RecordChild4, // #3 = $dmask
/*30464*/         OPC_RecordChild5, // #4 = $unorm
/*30465*/         OPC_RecordChild6, // #5 = $r128
/*30466*/         OPC_RecordChild7, // #6 = $da
/*30467*/         OPC_MoveChild, 8,
/*30469*/         OPC_RecordNode, // #7 = $glc
/*30470*/         OPC_MoveParent,
/*30471*/         OPC_MoveChild, 9,
/*30473*/         OPC_RecordNode, // #8 = $slc
/*30474*/         OPC_MoveParent,
/*30475*/         OPC_MoveChild, 10,
/*30477*/         OPC_RecordNode, // #9 = $tfe
/*30478*/         OPC_MoveParent,
/*30479*/         OPC_MoveChild, 11,
/*30481*/         OPC_RecordNode, // #10 = $lwe
/*30482*/         OPC_MoveParent,
/*30483*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30485*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30488*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30491*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30494*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30497*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30500*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30503*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30506*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5040:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30527*/       /*Scope*/ 68, /*->30596*/
/*30528*/         OPC_CheckChild1Type, MVT::v2i32,
/*30530*/         OPC_RecordChild2, // #1 = $rsrc
/*30531*/         OPC_RecordChild3, // #2 = $sampler
/*30532*/         OPC_RecordChild4, // #3 = $dmask
/*30533*/         OPC_RecordChild5, // #4 = $unorm
/*30534*/         OPC_RecordChild6, // #5 = $r128
/*30535*/         OPC_RecordChild7, // #6 = $da
/*30536*/         OPC_MoveChild, 8,
/*30538*/         OPC_RecordNode, // #7 = $glc
/*30539*/         OPC_MoveParent,
/*30540*/         OPC_MoveChild, 9,
/*30542*/         OPC_RecordNode, // #8 = $slc
/*30543*/         OPC_MoveParent,
/*30544*/         OPC_MoveChild, 10,
/*30546*/         OPC_RecordNode, // #9 = $tfe
/*30547*/         OPC_MoveParent,
/*30548*/         OPC_MoveChild, 11,
/*30550*/         OPC_RecordNode, // #10 = $lwe
/*30551*/         OPC_MoveParent,
/*30552*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30554*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30557*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30560*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30563*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30566*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30569*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30572*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30575*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5040:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30596*/       /*Scope*/ 68, /*->30665*/
/*30597*/         OPC_CheckChild1Type, MVT::v4i32,
/*30599*/         OPC_RecordChild2, // #1 = $rsrc
/*30600*/         OPC_RecordChild3, // #2 = $sampler
/*30601*/         OPC_RecordChild4, // #3 = $dmask
/*30602*/         OPC_RecordChild5, // #4 = $unorm
/*30603*/         OPC_RecordChild6, // #5 = $r128
/*30604*/         OPC_RecordChild7, // #6 = $da
/*30605*/         OPC_MoveChild, 8,
/*30607*/         OPC_RecordNode, // #7 = $glc
/*30608*/         OPC_MoveParent,
/*30609*/         OPC_MoveChild, 9,
/*30611*/         OPC_RecordNode, // #8 = $slc
/*30612*/         OPC_MoveParent,
/*30613*/         OPC_MoveChild, 10,
/*30615*/         OPC_RecordNode, // #9 = $tfe
/*30616*/         OPC_MoveParent,
/*30617*/         OPC_MoveChild, 11,
/*30619*/         OPC_RecordNode, // #10 = $lwe
/*30620*/         OPC_MoveParent,
/*30621*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30623*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30626*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30629*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30632*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30635*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30638*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30641*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30644*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30647*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5040:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30665*/       /*Scope*/ 68, /*->30734*/
/*30666*/         OPC_CheckChild1Type, MVT::v8i32,
/*30668*/         OPC_RecordChild2, // #1 = $rsrc
/*30669*/         OPC_RecordChild3, // #2 = $sampler
/*30670*/         OPC_RecordChild4, // #3 = $dmask
/*30671*/         OPC_RecordChild5, // #4 = $unorm
/*30672*/         OPC_RecordChild6, // #5 = $r128
/*30673*/         OPC_RecordChild7, // #6 = $da
/*30674*/         OPC_MoveChild, 8,
/*30676*/         OPC_RecordNode, // #7 = $glc
/*30677*/         OPC_MoveParent,
/*30678*/         OPC_MoveChild, 9,
/*30680*/         OPC_RecordNode, // #8 = $slc
/*30681*/         OPC_MoveParent,
/*30682*/         OPC_MoveChild, 10,
/*30684*/         OPC_RecordNode, // #9 = $tfe
/*30685*/         OPC_MoveParent,
/*30686*/         OPC_MoveChild, 11,
/*30688*/         OPC_RecordNode, // #10 = $lwe
/*30689*/         OPC_MoveParent,
/*30690*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30692*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30695*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30698*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30701*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30704*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30707*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30710*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30713*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30716*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5040:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30734*/       /*Scope*/ 68, /*->30803*/
/*30735*/         OPC_CheckChild1Type, MVT::v16i32,
/*30737*/         OPC_RecordChild2, // #1 = $rsrc
/*30738*/         OPC_RecordChild3, // #2 = $sampler
/*30739*/         OPC_RecordChild4, // #3 = $dmask
/*30740*/         OPC_RecordChild5, // #4 = $unorm
/*30741*/         OPC_RecordChild6, // #5 = $r128
/*30742*/         OPC_RecordChild7, // #6 = $da
/*30743*/         OPC_MoveChild, 8,
/*30745*/         OPC_RecordNode, // #7 = $glc
/*30746*/         OPC_MoveParent,
/*30747*/         OPC_MoveChild, 9,
/*30749*/         OPC_RecordNode, // #8 = $slc
/*30750*/         OPC_MoveParent,
/*30751*/         OPC_MoveChild, 10,
/*30753*/         OPC_RecordNode, // #9 = $tfe
/*30754*/         OPC_MoveParent,
/*30755*/         OPC_MoveChild, 11,
/*30757*/         OPC_RecordNode, // #10 = $lwe
/*30758*/         OPC_MoveParent,
/*30759*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30761*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30764*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30767*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30770*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30773*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30776*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30779*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30782*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30785*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5040:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30803*/       0, /*End of Scope*/
/*30804*/     /*Scope*/ 95|128,2/*351*/, /*->31157*/
/*30806*/       OPC_CheckChild0Integer, 49|128,39/*5041*/, 
/*30809*/       OPC_RecordChild1, // #0 = $addr
/*30810*/       OPC_Scope, 68, /*->30880*/ // 5 children in Scope
/*30812*/         OPC_CheckChild1Type, MVT::i32,
/*30814*/         OPC_RecordChild2, // #1 = $rsrc
/*30815*/         OPC_RecordChild3, // #2 = $sampler
/*30816*/         OPC_RecordChild4, // #3 = $dmask
/*30817*/         OPC_RecordChild5, // #4 = $unorm
/*30818*/         OPC_RecordChild6, // #5 = $r128
/*30819*/         OPC_RecordChild7, // #6 = $da
/*30820*/         OPC_MoveChild, 8,
/*30822*/         OPC_RecordNode, // #7 = $glc
/*30823*/         OPC_MoveParent,
/*30824*/         OPC_MoveChild, 9,
/*30826*/         OPC_RecordNode, // #8 = $slc
/*30827*/         OPC_MoveParent,
/*30828*/         OPC_MoveChild, 10,
/*30830*/         OPC_RecordNode, // #9 = $tfe
/*30831*/         OPC_MoveParent,
/*30832*/         OPC_MoveChild, 11,
/*30834*/         OPC_RecordNode, // #10 = $lwe
/*30835*/         OPC_MoveParent,
/*30836*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30838*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30841*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30844*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30847*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30850*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30853*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30856*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30859*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30862*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5041:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30880*/       /*Scope*/ 68, /*->30949*/
/*30881*/         OPC_CheckChild1Type, MVT::v2i32,
/*30883*/         OPC_RecordChild2, // #1 = $rsrc
/*30884*/         OPC_RecordChild3, // #2 = $sampler
/*30885*/         OPC_RecordChild4, // #3 = $dmask
/*30886*/         OPC_RecordChild5, // #4 = $unorm
/*30887*/         OPC_RecordChild6, // #5 = $r128
/*30888*/         OPC_RecordChild7, // #6 = $da
/*30889*/         OPC_MoveChild, 8,
/*30891*/         OPC_RecordNode, // #7 = $glc
/*30892*/         OPC_MoveParent,
/*30893*/         OPC_MoveChild, 9,
/*30895*/         OPC_RecordNode, // #8 = $slc
/*30896*/         OPC_MoveParent,
/*30897*/         OPC_MoveChild, 10,
/*30899*/         OPC_RecordNode, // #9 = $tfe
/*30900*/         OPC_MoveParent,
/*30901*/         OPC_MoveChild, 11,
/*30903*/         OPC_RecordNode, // #10 = $lwe
/*30904*/         OPC_MoveParent,
/*30905*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30907*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30910*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30913*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30916*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30919*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30922*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30925*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30928*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30931*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5041:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30949*/       /*Scope*/ 68, /*->31018*/
/*30950*/         OPC_CheckChild1Type, MVT::v4i32,
/*30952*/         OPC_RecordChild2, // #1 = $rsrc
/*30953*/         OPC_RecordChild3, // #2 = $sampler
/*30954*/         OPC_RecordChild4, // #3 = $dmask
/*30955*/         OPC_RecordChild5, // #4 = $unorm
/*30956*/         OPC_RecordChild6, // #5 = $r128
/*30957*/         OPC_RecordChild7, // #6 = $da
/*30958*/         OPC_MoveChild, 8,
/*30960*/         OPC_RecordNode, // #7 = $glc
/*30961*/         OPC_MoveParent,
/*30962*/         OPC_MoveChild, 9,
/*30964*/         OPC_RecordNode, // #8 = $slc
/*30965*/         OPC_MoveParent,
/*30966*/         OPC_MoveChild, 10,
/*30968*/         OPC_RecordNode, // #9 = $tfe
/*30969*/         OPC_MoveParent,
/*30970*/         OPC_MoveChild, 11,
/*30972*/         OPC_RecordNode, // #10 = $lwe
/*30973*/         OPC_MoveParent,
/*30974*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30976*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30979*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30982*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30985*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30988*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30991*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30994*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30997*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31000*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5041:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31018*/       /*Scope*/ 68, /*->31087*/
/*31019*/         OPC_CheckChild1Type, MVT::v8i32,
/*31021*/         OPC_RecordChild2, // #1 = $rsrc
/*31022*/         OPC_RecordChild3, // #2 = $sampler
/*31023*/         OPC_RecordChild4, // #3 = $dmask
/*31024*/         OPC_RecordChild5, // #4 = $unorm
/*31025*/         OPC_RecordChild6, // #5 = $r128
/*31026*/         OPC_RecordChild7, // #6 = $da
/*31027*/         OPC_MoveChild, 8,
/*31029*/         OPC_RecordNode, // #7 = $glc
/*31030*/         OPC_MoveParent,
/*31031*/         OPC_MoveChild, 9,
/*31033*/         OPC_RecordNode, // #8 = $slc
/*31034*/         OPC_MoveParent,
/*31035*/         OPC_MoveChild, 10,
/*31037*/         OPC_RecordNode, // #9 = $tfe
/*31038*/         OPC_MoveParent,
/*31039*/         OPC_MoveChild, 11,
/*31041*/         OPC_RecordNode, // #10 = $lwe
/*31042*/         OPC_MoveParent,
/*31043*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31045*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31048*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31051*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31054*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31057*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31060*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31063*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31066*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31069*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5041:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31087*/       /*Scope*/ 68, /*->31156*/
/*31088*/         OPC_CheckChild1Type, MVT::v16i32,
/*31090*/         OPC_RecordChild2, // #1 = $rsrc
/*31091*/         OPC_RecordChild3, // #2 = $sampler
/*31092*/         OPC_RecordChild4, // #3 = $dmask
/*31093*/         OPC_RecordChild5, // #4 = $unorm
/*31094*/         OPC_RecordChild6, // #5 = $r128
/*31095*/         OPC_RecordChild7, // #6 = $da
/*31096*/         OPC_MoveChild, 8,
/*31098*/         OPC_RecordNode, // #7 = $glc
/*31099*/         OPC_MoveParent,
/*31100*/         OPC_MoveChild, 9,
/*31102*/         OPC_RecordNode, // #8 = $slc
/*31103*/         OPC_MoveParent,
/*31104*/         OPC_MoveChild, 10,
/*31106*/         OPC_RecordNode, // #9 = $tfe
/*31107*/         OPC_MoveParent,
/*31108*/         OPC_MoveChild, 11,
/*31110*/         OPC_RecordNode, // #10 = $lwe
/*31111*/         OPC_MoveParent,
/*31112*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31114*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31117*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31120*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31123*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31126*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31129*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31132*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31135*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31138*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5041:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31156*/       0, /*End of Scope*/
/*31157*/     /*Scope*/ 95|128,2/*351*/, /*->31510*/
/*31159*/       OPC_CheckChild0Integer, 64|128,39/*5056*/, 
/*31162*/       OPC_RecordChild1, // #0 = $addr
/*31163*/       OPC_Scope, 68, /*->31233*/ // 5 children in Scope
/*31165*/         OPC_CheckChild1Type, MVT::i32,
/*31167*/         OPC_RecordChild2, // #1 = $rsrc
/*31168*/         OPC_RecordChild3, // #2 = $sampler
/*31169*/         OPC_RecordChild4, // #3 = $dmask
/*31170*/         OPC_RecordChild5, // #4 = $unorm
/*31171*/         OPC_RecordChild6, // #5 = $r128
/*31172*/         OPC_RecordChild7, // #6 = $da
/*31173*/         OPC_MoveChild, 8,
/*31175*/         OPC_RecordNode, // #7 = $glc
/*31176*/         OPC_MoveParent,
/*31177*/         OPC_MoveChild, 9,
/*31179*/         OPC_RecordNode, // #8 = $slc
/*31180*/         OPC_MoveParent,
/*31181*/         OPC_MoveChild, 10,
/*31183*/         OPC_RecordNode, // #9 = $tfe
/*31184*/         OPC_MoveParent,
/*31185*/         OPC_MoveChild, 11,
/*31187*/         OPC_RecordNode, // #10 = $lwe
/*31188*/         OPC_MoveParent,
/*31189*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31191*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31194*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31197*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31200*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31203*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31206*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31209*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31212*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31215*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5056:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31233*/       /*Scope*/ 68, /*->31302*/
/*31234*/         OPC_CheckChild1Type, MVT::v2i32,
/*31236*/         OPC_RecordChild2, // #1 = $rsrc
/*31237*/         OPC_RecordChild3, // #2 = $sampler
/*31238*/         OPC_RecordChild4, // #3 = $dmask
/*31239*/         OPC_RecordChild5, // #4 = $unorm
/*31240*/         OPC_RecordChild6, // #5 = $r128
/*31241*/         OPC_RecordChild7, // #6 = $da
/*31242*/         OPC_MoveChild, 8,
/*31244*/         OPC_RecordNode, // #7 = $glc
/*31245*/         OPC_MoveParent,
/*31246*/         OPC_MoveChild, 9,
/*31248*/         OPC_RecordNode, // #8 = $slc
/*31249*/         OPC_MoveParent,
/*31250*/         OPC_MoveChild, 10,
/*31252*/         OPC_RecordNode, // #9 = $tfe
/*31253*/         OPC_MoveParent,
/*31254*/         OPC_MoveChild, 11,
/*31256*/         OPC_RecordNode, // #10 = $lwe
/*31257*/         OPC_MoveParent,
/*31258*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31260*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31263*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31266*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31269*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31272*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31275*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31278*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31281*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31284*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5056:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31302*/       /*Scope*/ 68, /*->31371*/
/*31303*/         OPC_CheckChild1Type, MVT::v4i32,
/*31305*/         OPC_RecordChild2, // #1 = $rsrc
/*31306*/         OPC_RecordChild3, // #2 = $sampler
/*31307*/         OPC_RecordChild4, // #3 = $dmask
/*31308*/         OPC_RecordChild5, // #4 = $unorm
/*31309*/         OPC_RecordChild6, // #5 = $r128
/*31310*/         OPC_RecordChild7, // #6 = $da
/*31311*/         OPC_MoveChild, 8,
/*31313*/         OPC_RecordNode, // #7 = $glc
/*31314*/         OPC_MoveParent,
/*31315*/         OPC_MoveChild, 9,
/*31317*/         OPC_RecordNode, // #8 = $slc
/*31318*/         OPC_MoveParent,
/*31319*/         OPC_MoveChild, 10,
/*31321*/         OPC_RecordNode, // #9 = $tfe
/*31322*/         OPC_MoveParent,
/*31323*/         OPC_MoveChild, 11,
/*31325*/         OPC_RecordNode, // #10 = $lwe
/*31326*/         OPC_MoveParent,
/*31327*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31329*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31332*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31335*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31338*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31341*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31344*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31347*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31350*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31353*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5056:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31371*/       /*Scope*/ 68, /*->31440*/
/*31372*/         OPC_CheckChild1Type, MVT::v8i32,
/*31374*/         OPC_RecordChild2, // #1 = $rsrc
/*31375*/         OPC_RecordChild3, // #2 = $sampler
/*31376*/         OPC_RecordChild4, // #3 = $dmask
/*31377*/         OPC_RecordChild5, // #4 = $unorm
/*31378*/         OPC_RecordChild6, // #5 = $r128
/*31379*/         OPC_RecordChild7, // #6 = $da
/*31380*/         OPC_MoveChild, 8,
/*31382*/         OPC_RecordNode, // #7 = $glc
/*31383*/         OPC_MoveParent,
/*31384*/         OPC_MoveChild, 9,
/*31386*/         OPC_RecordNode, // #8 = $slc
/*31387*/         OPC_MoveParent,
/*31388*/         OPC_MoveChild, 10,
/*31390*/         OPC_RecordNode, // #9 = $tfe
/*31391*/         OPC_MoveParent,
/*31392*/         OPC_MoveChild, 11,
/*31394*/         OPC_RecordNode, // #10 = $lwe
/*31395*/         OPC_MoveParent,
/*31396*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31398*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31401*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31404*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31407*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31410*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31413*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31416*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31419*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31422*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5056:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31440*/       /*Scope*/ 68, /*->31509*/
/*31441*/         OPC_CheckChild1Type, MVT::v16i32,
/*31443*/         OPC_RecordChild2, // #1 = $rsrc
/*31444*/         OPC_RecordChild3, // #2 = $sampler
/*31445*/         OPC_RecordChild4, // #3 = $dmask
/*31446*/         OPC_RecordChild5, // #4 = $unorm
/*31447*/         OPC_RecordChild6, // #5 = $r128
/*31448*/         OPC_RecordChild7, // #6 = $da
/*31449*/         OPC_MoveChild, 8,
/*31451*/         OPC_RecordNode, // #7 = $glc
/*31452*/         OPC_MoveParent,
/*31453*/         OPC_MoveChild, 9,
/*31455*/         OPC_RecordNode, // #8 = $slc
/*31456*/         OPC_MoveParent,
/*31457*/         OPC_MoveChild, 10,
/*31459*/         OPC_RecordNode, // #9 = $tfe
/*31460*/         OPC_MoveParent,
/*31461*/         OPC_MoveChild, 11,
/*31463*/         OPC_RecordNode, // #10 = $lwe
/*31464*/         OPC_MoveParent,
/*31465*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31467*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31470*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31473*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31476*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31479*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31482*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31485*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31488*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31491*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5056:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31509*/       0, /*End of Scope*/
/*31510*/     /*Scope*/ 95|128,2/*351*/, /*->31863*/
/*31512*/       OPC_CheckChild0Integer, 52|128,39/*5044*/, 
/*31515*/       OPC_RecordChild1, // #0 = $addr
/*31516*/       OPC_Scope, 68, /*->31586*/ // 5 children in Scope
/*31518*/         OPC_CheckChild1Type, MVT::i32,
/*31520*/         OPC_RecordChild2, // #1 = $rsrc
/*31521*/         OPC_RecordChild3, // #2 = $sampler
/*31522*/         OPC_RecordChild4, // #3 = $dmask
/*31523*/         OPC_RecordChild5, // #4 = $unorm
/*31524*/         OPC_RecordChild6, // #5 = $r128
/*31525*/         OPC_RecordChild7, // #6 = $da
/*31526*/         OPC_MoveChild, 8,
/*31528*/         OPC_RecordNode, // #7 = $glc
/*31529*/         OPC_MoveParent,
/*31530*/         OPC_MoveChild, 9,
/*31532*/         OPC_RecordNode, // #8 = $slc
/*31533*/         OPC_MoveParent,
/*31534*/         OPC_MoveChild, 10,
/*31536*/         OPC_RecordNode, // #9 = $tfe
/*31537*/         OPC_MoveParent,
/*31538*/         OPC_MoveChild, 11,
/*31540*/         OPC_RecordNode, // #10 = $lwe
/*31541*/         OPC_MoveParent,
/*31542*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31544*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31547*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31550*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31553*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31556*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31559*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31562*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31565*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31568*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5044:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31586*/       /*Scope*/ 68, /*->31655*/
/*31587*/         OPC_CheckChild1Type, MVT::v2i32,
/*31589*/         OPC_RecordChild2, // #1 = $rsrc
/*31590*/         OPC_RecordChild3, // #2 = $sampler
/*31591*/         OPC_RecordChild4, // #3 = $dmask
/*31592*/         OPC_RecordChild5, // #4 = $unorm
/*31593*/         OPC_RecordChild6, // #5 = $r128
/*31594*/         OPC_RecordChild7, // #6 = $da
/*31595*/         OPC_MoveChild, 8,
/*31597*/         OPC_RecordNode, // #7 = $glc
/*31598*/         OPC_MoveParent,
/*31599*/         OPC_MoveChild, 9,
/*31601*/         OPC_RecordNode, // #8 = $slc
/*31602*/         OPC_MoveParent,
/*31603*/         OPC_MoveChild, 10,
/*31605*/         OPC_RecordNode, // #9 = $tfe
/*31606*/         OPC_MoveParent,
/*31607*/         OPC_MoveChild, 11,
/*31609*/         OPC_RecordNode, // #10 = $lwe
/*31610*/         OPC_MoveParent,
/*31611*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31613*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31616*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31619*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31622*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31625*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31628*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31631*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31634*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31637*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5044:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31655*/       /*Scope*/ 68, /*->31724*/
/*31656*/         OPC_CheckChild1Type, MVT::v4i32,
/*31658*/         OPC_RecordChild2, // #1 = $rsrc
/*31659*/         OPC_RecordChild3, // #2 = $sampler
/*31660*/         OPC_RecordChild4, // #3 = $dmask
/*31661*/         OPC_RecordChild5, // #4 = $unorm
/*31662*/         OPC_RecordChild6, // #5 = $r128
/*31663*/         OPC_RecordChild7, // #6 = $da
/*31664*/         OPC_MoveChild, 8,
/*31666*/         OPC_RecordNode, // #7 = $glc
/*31667*/         OPC_MoveParent,
/*31668*/         OPC_MoveChild, 9,
/*31670*/         OPC_RecordNode, // #8 = $slc
/*31671*/         OPC_MoveParent,
/*31672*/         OPC_MoveChild, 10,
/*31674*/         OPC_RecordNode, // #9 = $tfe
/*31675*/         OPC_MoveParent,
/*31676*/         OPC_MoveChild, 11,
/*31678*/         OPC_RecordNode, // #10 = $lwe
/*31679*/         OPC_MoveParent,
/*31680*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31682*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31685*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31688*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31691*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31694*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31697*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31700*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31703*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31706*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5044:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31724*/       /*Scope*/ 68, /*->31793*/
/*31725*/         OPC_CheckChild1Type, MVT::v8i32,
/*31727*/         OPC_RecordChild2, // #1 = $rsrc
/*31728*/         OPC_RecordChild3, // #2 = $sampler
/*31729*/         OPC_RecordChild4, // #3 = $dmask
/*31730*/         OPC_RecordChild5, // #4 = $unorm
/*31731*/         OPC_RecordChild6, // #5 = $r128
/*31732*/         OPC_RecordChild7, // #6 = $da
/*31733*/         OPC_MoveChild, 8,
/*31735*/         OPC_RecordNode, // #7 = $glc
/*31736*/         OPC_MoveParent,
/*31737*/         OPC_MoveChild, 9,
/*31739*/         OPC_RecordNode, // #8 = $slc
/*31740*/         OPC_MoveParent,
/*31741*/         OPC_MoveChild, 10,
/*31743*/         OPC_RecordNode, // #9 = $tfe
/*31744*/         OPC_MoveParent,
/*31745*/         OPC_MoveChild, 11,
/*31747*/         OPC_RecordNode, // #10 = $lwe
/*31748*/         OPC_MoveParent,
/*31749*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31751*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31754*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31757*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31760*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31763*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31766*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31769*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31772*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31775*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5044:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31793*/       /*Scope*/ 68, /*->31862*/
/*31794*/         OPC_CheckChild1Type, MVT::v16i32,
/*31796*/         OPC_RecordChild2, // #1 = $rsrc
/*31797*/         OPC_RecordChild3, // #2 = $sampler
/*31798*/         OPC_RecordChild4, // #3 = $dmask
/*31799*/         OPC_RecordChild5, // #4 = $unorm
/*31800*/         OPC_RecordChild6, // #5 = $r128
/*31801*/         OPC_RecordChild7, // #6 = $da
/*31802*/         OPC_MoveChild, 8,
/*31804*/         OPC_RecordNode, // #7 = $glc
/*31805*/         OPC_MoveParent,
/*31806*/         OPC_MoveChild, 9,
/*31808*/         OPC_RecordNode, // #8 = $slc
/*31809*/         OPC_MoveParent,
/*31810*/         OPC_MoveChild, 10,
/*31812*/         OPC_RecordNode, // #9 = $tfe
/*31813*/         OPC_MoveParent,
/*31814*/         OPC_MoveChild, 11,
/*31816*/         OPC_RecordNode, // #10 = $lwe
/*31817*/         OPC_MoveParent,
/*31818*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31820*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31823*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31826*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31829*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31832*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31835*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31838*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31841*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31844*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5044:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31862*/       0, /*End of Scope*/
/*31863*/     /*Scope*/ 95|128,2/*351*/, /*->32216*/
/*31865*/       OPC_CheckChild0Integer, 53|128,39/*5045*/, 
/*31868*/       OPC_RecordChild1, // #0 = $addr
/*31869*/       OPC_Scope, 68, /*->31939*/ // 5 children in Scope
/*31871*/         OPC_CheckChild1Type, MVT::i32,
/*31873*/         OPC_RecordChild2, // #1 = $rsrc
/*31874*/         OPC_RecordChild3, // #2 = $sampler
/*31875*/         OPC_RecordChild4, // #3 = $dmask
/*31876*/         OPC_RecordChild5, // #4 = $unorm
/*31877*/         OPC_RecordChild6, // #5 = $r128
/*31878*/         OPC_RecordChild7, // #6 = $da
/*31879*/         OPC_MoveChild, 8,
/*31881*/         OPC_RecordNode, // #7 = $glc
/*31882*/         OPC_MoveParent,
/*31883*/         OPC_MoveChild, 9,
/*31885*/         OPC_RecordNode, // #8 = $slc
/*31886*/         OPC_MoveParent,
/*31887*/         OPC_MoveChild, 10,
/*31889*/         OPC_RecordNode, // #9 = $tfe
/*31890*/         OPC_MoveParent,
/*31891*/         OPC_MoveChild, 11,
/*31893*/         OPC_RecordNode, // #10 = $lwe
/*31894*/         OPC_MoveParent,
/*31895*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31897*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31900*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31903*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31906*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31909*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31912*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31915*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31918*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31921*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5045:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31939*/       /*Scope*/ 68, /*->32008*/
/*31940*/         OPC_CheckChild1Type, MVT::v2i32,
/*31942*/         OPC_RecordChild2, // #1 = $rsrc
/*31943*/         OPC_RecordChild3, // #2 = $sampler
/*31944*/         OPC_RecordChild4, // #3 = $dmask
/*31945*/         OPC_RecordChild5, // #4 = $unorm
/*31946*/         OPC_RecordChild6, // #5 = $r128
/*31947*/         OPC_RecordChild7, // #6 = $da
/*31948*/         OPC_MoveChild, 8,
/*31950*/         OPC_RecordNode, // #7 = $glc
/*31951*/         OPC_MoveParent,
/*31952*/         OPC_MoveChild, 9,
/*31954*/         OPC_RecordNode, // #8 = $slc
/*31955*/         OPC_MoveParent,
/*31956*/         OPC_MoveChild, 10,
/*31958*/         OPC_RecordNode, // #9 = $tfe
/*31959*/         OPC_MoveParent,
/*31960*/         OPC_MoveChild, 11,
/*31962*/         OPC_RecordNode, // #10 = $lwe
/*31963*/         OPC_MoveParent,
/*31964*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31966*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31969*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31972*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31975*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31978*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31981*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31984*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31987*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31990*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5045:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32008*/       /*Scope*/ 68, /*->32077*/
/*32009*/         OPC_CheckChild1Type, MVT::v4i32,
/*32011*/         OPC_RecordChild2, // #1 = $rsrc
/*32012*/         OPC_RecordChild3, // #2 = $sampler
/*32013*/         OPC_RecordChild4, // #3 = $dmask
/*32014*/         OPC_RecordChild5, // #4 = $unorm
/*32015*/         OPC_RecordChild6, // #5 = $r128
/*32016*/         OPC_RecordChild7, // #6 = $da
/*32017*/         OPC_MoveChild, 8,
/*32019*/         OPC_RecordNode, // #7 = $glc
/*32020*/         OPC_MoveParent,
/*32021*/         OPC_MoveChild, 9,
/*32023*/         OPC_RecordNode, // #8 = $slc
/*32024*/         OPC_MoveParent,
/*32025*/         OPC_MoveChild, 10,
/*32027*/         OPC_RecordNode, // #9 = $tfe
/*32028*/         OPC_MoveParent,
/*32029*/         OPC_MoveChild, 11,
/*32031*/         OPC_RecordNode, // #10 = $lwe
/*32032*/         OPC_MoveParent,
/*32033*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32035*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32038*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32041*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32044*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32047*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32050*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32053*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32056*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32059*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5045:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32077*/       /*Scope*/ 68, /*->32146*/
/*32078*/         OPC_CheckChild1Type, MVT::v8i32,
/*32080*/         OPC_RecordChild2, // #1 = $rsrc
/*32081*/         OPC_RecordChild3, // #2 = $sampler
/*32082*/         OPC_RecordChild4, // #3 = $dmask
/*32083*/         OPC_RecordChild5, // #4 = $unorm
/*32084*/         OPC_RecordChild6, // #5 = $r128
/*32085*/         OPC_RecordChild7, // #6 = $da
/*32086*/         OPC_MoveChild, 8,
/*32088*/         OPC_RecordNode, // #7 = $glc
/*32089*/         OPC_MoveParent,
/*32090*/         OPC_MoveChild, 9,
/*32092*/         OPC_RecordNode, // #8 = $slc
/*32093*/         OPC_MoveParent,
/*32094*/         OPC_MoveChild, 10,
/*32096*/         OPC_RecordNode, // #9 = $tfe
/*32097*/         OPC_MoveParent,
/*32098*/         OPC_MoveChild, 11,
/*32100*/         OPC_RecordNode, // #10 = $lwe
/*32101*/         OPC_MoveParent,
/*32102*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32104*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32107*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32110*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32113*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32116*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32119*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32122*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32125*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32128*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5045:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32146*/       /*Scope*/ 68, /*->32215*/
/*32147*/         OPC_CheckChild1Type, MVT::v16i32,
/*32149*/         OPC_RecordChild2, // #1 = $rsrc
/*32150*/         OPC_RecordChild3, // #2 = $sampler
/*32151*/         OPC_RecordChild4, // #3 = $dmask
/*32152*/         OPC_RecordChild5, // #4 = $unorm
/*32153*/         OPC_RecordChild6, // #5 = $r128
/*32154*/         OPC_RecordChild7, // #6 = $da
/*32155*/         OPC_MoveChild, 8,
/*32157*/         OPC_RecordNode, // #7 = $glc
/*32158*/         OPC_MoveParent,
/*32159*/         OPC_MoveChild, 9,
/*32161*/         OPC_RecordNode, // #8 = $slc
/*32162*/         OPC_MoveParent,
/*32163*/         OPC_MoveChild, 10,
/*32165*/         OPC_RecordNode, // #9 = $tfe
/*32166*/         OPC_MoveParent,
/*32167*/         OPC_MoveChild, 11,
/*32169*/         OPC_RecordNode, // #10 = $lwe
/*32170*/         OPC_MoveParent,
/*32171*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32173*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32176*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32179*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32182*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32185*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32188*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32191*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32194*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32197*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5045:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32215*/       0, /*End of Scope*/
/*32216*/     /*Scope*/ 95|128,2/*351*/, /*->32569*/
/*32218*/       OPC_CheckChild0Integer, 81|128,39/*5073*/, 
/*32221*/       OPC_RecordChild1, // #0 = $addr
/*32222*/       OPC_Scope, 68, /*->32292*/ // 5 children in Scope
/*32224*/         OPC_CheckChild1Type, MVT::i32,
/*32226*/         OPC_RecordChild2, // #1 = $rsrc
/*32227*/         OPC_RecordChild3, // #2 = $sampler
/*32228*/         OPC_RecordChild4, // #3 = $dmask
/*32229*/         OPC_RecordChild5, // #4 = $unorm
/*32230*/         OPC_RecordChild6, // #5 = $r128
/*32231*/         OPC_RecordChild7, // #6 = $da
/*32232*/         OPC_MoveChild, 8,
/*32234*/         OPC_RecordNode, // #7 = $glc
/*32235*/         OPC_MoveParent,
/*32236*/         OPC_MoveChild, 9,
/*32238*/         OPC_RecordNode, // #8 = $slc
/*32239*/         OPC_MoveParent,
/*32240*/         OPC_MoveChild, 10,
/*32242*/         OPC_RecordNode, // #9 = $tfe
/*32243*/         OPC_MoveParent,
/*32244*/         OPC_MoveChild, 11,
/*32246*/         OPC_RecordNode, // #10 = $lwe
/*32247*/         OPC_MoveParent,
/*32248*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32250*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32253*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32256*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32259*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32262*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32265*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32268*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32271*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32274*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5073:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32292*/       /*Scope*/ 68, /*->32361*/
/*32293*/         OPC_CheckChild1Type, MVT::v2i32,
/*32295*/         OPC_RecordChild2, // #1 = $rsrc
/*32296*/         OPC_RecordChild3, // #2 = $sampler
/*32297*/         OPC_RecordChild4, // #3 = $dmask
/*32298*/         OPC_RecordChild5, // #4 = $unorm
/*32299*/         OPC_RecordChild6, // #5 = $r128
/*32300*/         OPC_RecordChild7, // #6 = $da
/*32301*/         OPC_MoveChild, 8,
/*32303*/         OPC_RecordNode, // #7 = $glc
/*32304*/         OPC_MoveParent,
/*32305*/         OPC_MoveChild, 9,
/*32307*/         OPC_RecordNode, // #8 = $slc
/*32308*/         OPC_MoveParent,
/*32309*/         OPC_MoveChild, 10,
/*32311*/         OPC_RecordNode, // #9 = $tfe
/*32312*/         OPC_MoveParent,
/*32313*/         OPC_MoveChild, 11,
/*32315*/         OPC_RecordNode, // #10 = $lwe
/*32316*/         OPC_MoveParent,
/*32317*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32319*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32322*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32325*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32328*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32331*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32334*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32337*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32340*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32343*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5073:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32361*/       /*Scope*/ 68, /*->32430*/
/*32362*/         OPC_CheckChild1Type, MVT::v4i32,
/*32364*/         OPC_RecordChild2, // #1 = $rsrc
/*32365*/         OPC_RecordChild3, // #2 = $sampler
/*32366*/         OPC_RecordChild4, // #3 = $dmask
/*32367*/         OPC_RecordChild5, // #4 = $unorm
/*32368*/         OPC_RecordChild6, // #5 = $r128
/*32369*/         OPC_RecordChild7, // #6 = $da
/*32370*/         OPC_MoveChild, 8,
/*32372*/         OPC_RecordNode, // #7 = $glc
/*32373*/         OPC_MoveParent,
/*32374*/         OPC_MoveChild, 9,
/*32376*/         OPC_RecordNode, // #8 = $slc
/*32377*/         OPC_MoveParent,
/*32378*/         OPC_MoveChild, 10,
/*32380*/         OPC_RecordNode, // #9 = $tfe
/*32381*/         OPC_MoveParent,
/*32382*/         OPC_MoveChild, 11,
/*32384*/         OPC_RecordNode, // #10 = $lwe
/*32385*/         OPC_MoveParent,
/*32386*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32388*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32391*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32394*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32397*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32400*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32403*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32406*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32409*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32412*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5073:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32430*/       /*Scope*/ 68, /*->32499*/
/*32431*/         OPC_CheckChild1Type, MVT::v8i32,
/*32433*/         OPC_RecordChild2, // #1 = $rsrc
/*32434*/         OPC_RecordChild3, // #2 = $sampler
/*32435*/         OPC_RecordChild4, // #3 = $dmask
/*32436*/         OPC_RecordChild5, // #4 = $unorm
/*32437*/         OPC_RecordChild6, // #5 = $r128
/*32438*/         OPC_RecordChild7, // #6 = $da
/*32439*/         OPC_MoveChild, 8,
/*32441*/         OPC_RecordNode, // #7 = $glc
/*32442*/         OPC_MoveParent,
/*32443*/         OPC_MoveChild, 9,
/*32445*/         OPC_RecordNode, // #8 = $slc
/*32446*/         OPC_MoveParent,
/*32447*/         OPC_MoveChild, 10,
/*32449*/         OPC_RecordNode, // #9 = $tfe
/*32450*/         OPC_MoveParent,
/*32451*/         OPC_MoveChild, 11,
/*32453*/         OPC_RecordNode, // #10 = $lwe
/*32454*/         OPC_MoveParent,
/*32455*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32457*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32460*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32463*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32466*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32469*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32472*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32475*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32478*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32481*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5073:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32499*/       /*Scope*/ 68, /*->32568*/
/*32500*/         OPC_CheckChild1Type, MVT::v16i32,
/*32502*/         OPC_RecordChild2, // #1 = $rsrc
/*32503*/         OPC_RecordChild3, // #2 = $sampler
/*32504*/         OPC_RecordChild4, // #3 = $dmask
/*32505*/         OPC_RecordChild5, // #4 = $unorm
/*32506*/         OPC_RecordChild6, // #5 = $r128
/*32507*/         OPC_RecordChild7, // #6 = $da
/*32508*/         OPC_MoveChild, 8,
/*32510*/         OPC_RecordNode, // #7 = $glc
/*32511*/         OPC_MoveParent,
/*32512*/         OPC_MoveChild, 9,
/*32514*/         OPC_RecordNode, // #8 = $slc
/*32515*/         OPC_MoveParent,
/*32516*/         OPC_MoveChild, 10,
/*32518*/         OPC_RecordNode, // #9 = $tfe
/*32519*/         OPC_MoveParent,
/*32520*/         OPC_MoveChild, 11,
/*32522*/         OPC_RecordNode, // #10 = $lwe
/*32523*/         OPC_MoveParent,
/*32524*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32526*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32529*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32532*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32535*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32538*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32541*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32544*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32547*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32550*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5073:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32568*/       0, /*End of Scope*/
/*32569*/     /*Scope*/ 95|128,2/*351*/, /*->32922*/
/*32571*/       OPC_CheckChild0Integer, 72|128,39/*5064*/, 
/*32574*/       OPC_RecordChild1, // #0 = $addr
/*32575*/       OPC_Scope, 68, /*->32645*/ // 5 children in Scope
/*32577*/         OPC_CheckChild1Type, MVT::i32,
/*32579*/         OPC_RecordChild2, // #1 = $rsrc
/*32580*/         OPC_RecordChild3, // #2 = $sampler
/*32581*/         OPC_RecordChild4, // #3 = $dmask
/*32582*/         OPC_RecordChild5, // #4 = $unorm
/*32583*/         OPC_RecordChild6, // #5 = $r128
/*32584*/         OPC_RecordChild7, // #6 = $da
/*32585*/         OPC_MoveChild, 8,
/*32587*/         OPC_RecordNode, // #7 = $glc
/*32588*/         OPC_MoveParent,
/*32589*/         OPC_MoveChild, 9,
/*32591*/         OPC_RecordNode, // #8 = $slc
/*32592*/         OPC_MoveParent,
/*32593*/         OPC_MoveChild, 10,
/*32595*/         OPC_RecordNode, // #9 = $tfe
/*32596*/         OPC_MoveParent,
/*32597*/         OPC_MoveChild, 11,
/*32599*/         OPC_RecordNode, // #10 = $lwe
/*32600*/         OPC_MoveParent,
/*32601*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32603*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32606*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32609*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32612*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32615*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32618*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32621*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32624*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32627*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5064:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32645*/       /*Scope*/ 68, /*->32714*/
/*32646*/         OPC_CheckChild1Type, MVT::v2i32,
/*32648*/         OPC_RecordChild2, // #1 = $rsrc
/*32649*/         OPC_RecordChild3, // #2 = $sampler
/*32650*/         OPC_RecordChild4, // #3 = $dmask
/*32651*/         OPC_RecordChild5, // #4 = $unorm
/*32652*/         OPC_RecordChild6, // #5 = $r128
/*32653*/         OPC_RecordChild7, // #6 = $da
/*32654*/         OPC_MoveChild, 8,
/*32656*/         OPC_RecordNode, // #7 = $glc
/*32657*/         OPC_MoveParent,
/*32658*/         OPC_MoveChild, 9,
/*32660*/         OPC_RecordNode, // #8 = $slc
/*32661*/         OPC_MoveParent,
/*32662*/         OPC_MoveChild, 10,
/*32664*/         OPC_RecordNode, // #9 = $tfe
/*32665*/         OPC_MoveParent,
/*32666*/         OPC_MoveChild, 11,
/*32668*/         OPC_RecordNode, // #10 = $lwe
/*32669*/         OPC_MoveParent,
/*32670*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32672*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32675*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32678*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32681*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32684*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32687*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32690*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32693*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32696*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5064:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32714*/       /*Scope*/ 68, /*->32783*/
/*32715*/         OPC_CheckChild1Type, MVT::v4i32,
/*32717*/         OPC_RecordChild2, // #1 = $rsrc
/*32718*/         OPC_RecordChild3, // #2 = $sampler
/*32719*/         OPC_RecordChild4, // #3 = $dmask
/*32720*/         OPC_RecordChild5, // #4 = $unorm
/*32721*/         OPC_RecordChild6, // #5 = $r128
/*32722*/         OPC_RecordChild7, // #6 = $da
/*32723*/         OPC_MoveChild, 8,
/*32725*/         OPC_RecordNode, // #7 = $glc
/*32726*/         OPC_MoveParent,
/*32727*/         OPC_MoveChild, 9,
/*32729*/         OPC_RecordNode, // #8 = $slc
/*32730*/         OPC_MoveParent,
/*32731*/         OPC_MoveChild, 10,
/*32733*/         OPC_RecordNode, // #9 = $tfe
/*32734*/         OPC_MoveParent,
/*32735*/         OPC_MoveChild, 11,
/*32737*/         OPC_RecordNode, // #10 = $lwe
/*32738*/         OPC_MoveParent,
/*32739*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32741*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32744*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32747*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32750*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32753*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32756*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32759*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32762*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32765*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5064:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32783*/       /*Scope*/ 68, /*->32852*/
/*32784*/         OPC_CheckChild1Type, MVT::v8i32,
/*32786*/         OPC_RecordChild2, // #1 = $rsrc
/*32787*/         OPC_RecordChild3, // #2 = $sampler
/*32788*/         OPC_RecordChild4, // #3 = $dmask
/*32789*/         OPC_RecordChild5, // #4 = $unorm
/*32790*/         OPC_RecordChild6, // #5 = $r128
/*32791*/         OPC_RecordChild7, // #6 = $da
/*32792*/         OPC_MoveChild, 8,
/*32794*/         OPC_RecordNode, // #7 = $glc
/*32795*/         OPC_MoveParent,
/*32796*/         OPC_MoveChild, 9,
/*32798*/         OPC_RecordNode, // #8 = $slc
/*32799*/         OPC_MoveParent,
/*32800*/         OPC_MoveChild, 10,
/*32802*/         OPC_RecordNode, // #9 = $tfe
/*32803*/         OPC_MoveParent,
/*32804*/         OPC_MoveChild, 11,
/*32806*/         OPC_RecordNode, // #10 = $lwe
/*32807*/         OPC_MoveParent,
/*32808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32810*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32813*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32816*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32819*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32822*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32825*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32828*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32831*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32834*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5064:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32852*/       /*Scope*/ 68, /*->32921*/
/*32853*/         OPC_CheckChild1Type, MVT::v16i32,
/*32855*/         OPC_RecordChild2, // #1 = $rsrc
/*32856*/         OPC_RecordChild3, // #2 = $sampler
/*32857*/         OPC_RecordChild4, // #3 = $dmask
/*32858*/         OPC_RecordChild5, // #4 = $unorm
/*32859*/         OPC_RecordChild6, // #5 = $r128
/*32860*/         OPC_RecordChild7, // #6 = $da
/*32861*/         OPC_MoveChild, 8,
/*32863*/         OPC_RecordNode, // #7 = $glc
/*32864*/         OPC_MoveParent,
/*32865*/         OPC_MoveChild, 9,
/*32867*/         OPC_RecordNode, // #8 = $slc
/*32868*/         OPC_MoveParent,
/*32869*/         OPC_MoveChild, 10,
/*32871*/         OPC_RecordNode, // #9 = $tfe
/*32872*/         OPC_MoveParent,
/*32873*/         OPC_MoveChild, 11,
/*32875*/         OPC_RecordNode, // #10 = $lwe
/*32876*/         OPC_MoveParent,
/*32877*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32879*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32882*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32885*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32888*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32891*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32894*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32897*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32900*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32903*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5064:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32921*/       0, /*End of Scope*/
/*32922*/     /*Scope*/ 95|128,2/*351*/, /*->33275*/
/*32924*/       OPC_CheckChild0Integer, 76|128,39/*5068*/, 
/*32927*/       OPC_RecordChild1, // #0 = $addr
/*32928*/       OPC_Scope, 68, /*->32998*/ // 5 children in Scope
/*32930*/         OPC_CheckChild1Type, MVT::i32,
/*32932*/         OPC_RecordChild2, // #1 = $rsrc
/*32933*/         OPC_RecordChild3, // #2 = $sampler
/*32934*/         OPC_RecordChild4, // #3 = $dmask
/*32935*/         OPC_RecordChild5, // #4 = $unorm
/*32936*/         OPC_RecordChild6, // #5 = $r128
/*32937*/         OPC_RecordChild7, // #6 = $da
/*32938*/         OPC_MoveChild, 8,
/*32940*/         OPC_RecordNode, // #7 = $glc
/*32941*/         OPC_MoveParent,
/*32942*/         OPC_MoveChild, 9,
/*32944*/         OPC_RecordNode, // #8 = $slc
/*32945*/         OPC_MoveParent,
/*32946*/         OPC_MoveChild, 10,
/*32948*/         OPC_RecordNode, // #9 = $tfe
/*32949*/         OPC_MoveParent,
/*32950*/         OPC_MoveChild, 11,
/*32952*/         OPC_RecordNode, // #10 = $lwe
/*32953*/         OPC_MoveParent,
/*32954*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32956*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32959*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32962*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32965*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32968*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32971*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32974*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32977*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32980*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5068:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32998*/       /*Scope*/ 68, /*->33067*/
/*32999*/         OPC_CheckChild1Type, MVT::v2i32,
/*33001*/         OPC_RecordChild2, // #1 = $rsrc
/*33002*/         OPC_RecordChild3, // #2 = $sampler
/*33003*/         OPC_RecordChild4, // #3 = $dmask
/*33004*/         OPC_RecordChild5, // #4 = $unorm
/*33005*/         OPC_RecordChild6, // #5 = $r128
/*33006*/         OPC_RecordChild7, // #6 = $da
/*33007*/         OPC_MoveChild, 8,
/*33009*/         OPC_RecordNode, // #7 = $glc
/*33010*/         OPC_MoveParent,
/*33011*/         OPC_MoveChild, 9,
/*33013*/         OPC_RecordNode, // #8 = $slc
/*33014*/         OPC_MoveParent,
/*33015*/         OPC_MoveChild, 10,
/*33017*/         OPC_RecordNode, // #9 = $tfe
/*33018*/         OPC_MoveParent,
/*33019*/         OPC_MoveChild, 11,
/*33021*/         OPC_RecordNode, // #10 = $lwe
/*33022*/         OPC_MoveParent,
/*33023*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33025*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33028*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33031*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33034*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33037*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33040*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33043*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33046*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33049*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5068:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33067*/       /*Scope*/ 68, /*->33136*/
/*33068*/         OPC_CheckChild1Type, MVT::v4i32,
/*33070*/         OPC_RecordChild2, // #1 = $rsrc
/*33071*/         OPC_RecordChild3, // #2 = $sampler
/*33072*/         OPC_RecordChild4, // #3 = $dmask
/*33073*/         OPC_RecordChild5, // #4 = $unorm
/*33074*/         OPC_RecordChild6, // #5 = $r128
/*33075*/         OPC_RecordChild7, // #6 = $da
/*33076*/         OPC_MoveChild, 8,
/*33078*/         OPC_RecordNode, // #7 = $glc
/*33079*/         OPC_MoveParent,
/*33080*/         OPC_MoveChild, 9,
/*33082*/         OPC_RecordNode, // #8 = $slc
/*33083*/         OPC_MoveParent,
/*33084*/         OPC_MoveChild, 10,
/*33086*/         OPC_RecordNode, // #9 = $tfe
/*33087*/         OPC_MoveParent,
/*33088*/         OPC_MoveChild, 11,
/*33090*/         OPC_RecordNode, // #10 = $lwe
/*33091*/         OPC_MoveParent,
/*33092*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33094*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33097*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33100*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33103*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33106*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33109*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33112*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33115*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33118*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5068:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33136*/       /*Scope*/ 68, /*->33205*/
/*33137*/         OPC_CheckChild1Type, MVT::v8i32,
/*33139*/         OPC_RecordChild2, // #1 = $rsrc
/*33140*/         OPC_RecordChild3, // #2 = $sampler
/*33141*/         OPC_RecordChild4, // #3 = $dmask
/*33142*/         OPC_RecordChild5, // #4 = $unorm
/*33143*/         OPC_RecordChild6, // #5 = $r128
/*33144*/         OPC_RecordChild7, // #6 = $da
/*33145*/         OPC_MoveChild, 8,
/*33147*/         OPC_RecordNode, // #7 = $glc
/*33148*/         OPC_MoveParent,
/*33149*/         OPC_MoveChild, 9,
/*33151*/         OPC_RecordNode, // #8 = $slc
/*33152*/         OPC_MoveParent,
/*33153*/         OPC_MoveChild, 10,
/*33155*/         OPC_RecordNode, // #9 = $tfe
/*33156*/         OPC_MoveParent,
/*33157*/         OPC_MoveChild, 11,
/*33159*/         OPC_RecordNode, // #10 = $lwe
/*33160*/         OPC_MoveParent,
/*33161*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33163*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33166*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33169*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33172*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33175*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33178*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33181*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33184*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33187*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5068:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33205*/       /*Scope*/ 68, /*->33274*/
/*33206*/         OPC_CheckChild1Type, MVT::v16i32,
/*33208*/         OPC_RecordChild2, // #1 = $rsrc
/*33209*/         OPC_RecordChild3, // #2 = $sampler
/*33210*/         OPC_RecordChild4, // #3 = $dmask
/*33211*/         OPC_RecordChild5, // #4 = $unorm
/*33212*/         OPC_RecordChild6, // #5 = $r128
/*33213*/         OPC_RecordChild7, // #6 = $da
/*33214*/         OPC_MoveChild, 8,
/*33216*/         OPC_RecordNode, // #7 = $glc
/*33217*/         OPC_MoveParent,
/*33218*/         OPC_MoveChild, 9,
/*33220*/         OPC_RecordNode, // #8 = $slc
/*33221*/         OPC_MoveParent,
/*33222*/         OPC_MoveChild, 10,
/*33224*/         OPC_RecordNode, // #9 = $tfe
/*33225*/         OPC_MoveParent,
/*33226*/         OPC_MoveChild, 11,
/*33228*/         OPC_RecordNode, // #10 = $lwe
/*33229*/         OPC_MoveParent,
/*33230*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33232*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33235*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33238*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33241*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33244*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33247*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33250*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33253*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33256*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5068:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33274*/       0, /*End of Scope*/
/*33275*/     /*Scope*/ 95|128,2/*351*/, /*->33628*/
/*33277*/       OPC_CheckChild0Integer, 75|128,39/*5067*/, 
/*33280*/       OPC_RecordChild1, // #0 = $addr
/*33281*/       OPC_Scope, 68, /*->33351*/ // 5 children in Scope
/*33283*/         OPC_CheckChild1Type, MVT::i32,
/*33285*/         OPC_RecordChild2, // #1 = $rsrc
/*33286*/         OPC_RecordChild3, // #2 = $sampler
/*33287*/         OPC_RecordChild4, // #3 = $dmask
/*33288*/         OPC_RecordChild5, // #4 = $unorm
/*33289*/         OPC_RecordChild6, // #5 = $r128
/*33290*/         OPC_RecordChild7, // #6 = $da
/*33291*/         OPC_MoveChild, 8,
/*33293*/         OPC_RecordNode, // #7 = $glc
/*33294*/         OPC_MoveParent,
/*33295*/         OPC_MoveChild, 9,
/*33297*/         OPC_RecordNode, // #8 = $slc
/*33298*/         OPC_MoveParent,
/*33299*/         OPC_MoveChild, 10,
/*33301*/         OPC_RecordNode, // #9 = $tfe
/*33302*/         OPC_MoveParent,
/*33303*/         OPC_MoveChild, 11,
/*33305*/         OPC_RecordNode, // #10 = $lwe
/*33306*/         OPC_MoveParent,
/*33307*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33309*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33312*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33315*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33318*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33321*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33324*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33327*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33330*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33333*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5067:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33351*/       /*Scope*/ 68, /*->33420*/
/*33352*/         OPC_CheckChild1Type, MVT::v2i32,
/*33354*/         OPC_RecordChild2, // #1 = $rsrc
/*33355*/         OPC_RecordChild3, // #2 = $sampler
/*33356*/         OPC_RecordChild4, // #3 = $dmask
/*33357*/         OPC_RecordChild5, // #4 = $unorm
/*33358*/         OPC_RecordChild6, // #5 = $r128
/*33359*/         OPC_RecordChild7, // #6 = $da
/*33360*/         OPC_MoveChild, 8,
/*33362*/         OPC_RecordNode, // #7 = $glc
/*33363*/         OPC_MoveParent,
/*33364*/         OPC_MoveChild, 9,
/*33366*/         OPC_RecordNode, // #8 = $slc
/*33367*/         OPC_MoveParent,
/*33368*/         OPC_MoveChild, 10,
/*33370*/         OPC_RecordNode, // #9 = $tfe
/*33371*/         OPC_MoveParent,
/*33372*/         OPC_MoveChild, 11,
/*33374*/         OPC_RecordNode, // #10 = $lwe
/*33375*/         OPC_MoveParent,
/*33376*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33378*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33381*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33384*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33387*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33390*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33393*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33396*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33399*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33402*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5067:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33420*/       /*Scope*/ 68, /*->33489*/
/*33421*/         OPC_CheckChild1Type, MVT::v4i32,
/*33423*/         OPC_RecordChild2, // #1 = $rsrc
/*33424*/         OPC_RecordChild3, // #2 = $sampler
/*33425*/         OPC_RecordChild4, // #3 = $dmask
/*33426*/         OPC_RecordChild5, // #4 = $unorm
/*33427*/         OPC_RecordChild6, // #5 = $r128
/*33428*/         OPC_RecordChild7, // #6 = $da
/*33429*/         OPC_MoveChild, 8,
/*33431*/         OPC_RecordNode, // #7 = $glc
/*33432*/         OPC_MoveParent,
/*33433*/         OPC_MoveChild, 9,
/*33435*/         OPC_RecordNode, // #8 = $slc
/*33436*/         OPC_MoveParent,
/*33437*/         OPC_MoveChild, 10,
/*33439*/         OPC_RecordNode, // #9 = $tfe
/*33440*/         OPC_MoveParent,
/*33441*/         OPC_MoveChild, 11,
/*33443*/         OPC_RecordNode, // #10 = $lwe
/*33444*/         OPC_MoveParent,
/*33445*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33447*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33450*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33453*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33456*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33459*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33462*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33465*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33468*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33471*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5067:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33489*/       /*Scope*/ 68, /*->33558*/
/*33490*/         OPC_CheckChild1Type, MVT::v8i32,
/*33492*/         OPC_RecordChild2, // #1 = $rsrc
/*33493*/         OPC_RecordChild3, // #2 = $sampler
/*33494*/         OPC_RecordChild4, // #3 = $dmask
/*33495*/         OPC_RecordChild5, // #4 = $unorm
/*33496*/         OPC_RecordChild6, // #5 = $r128
/*33497*/         OPC_RecordChild7, // #6 = $da
/*33498*/         OPC_MoveChild, 8,
/*33500*/         OPC_RecordNode, // #7 = $glc
/*33501*/         OPC_MoveParent,
/*33502*/         OPC_MoveChild, 9,
/*33504*/         OPC_RecordNode, // #8 = $slc
/*33505*/         OPC_MoveParent,
/*33506*/         OPC_MoveChild, 10,
/*33508*/         OPC_RecordNode, // #9 = $tfe
/*33509*/         OPC_MoveParent,
/*33510*/         OPC_MoveChild, 11,
/*33512*/         OPC_RecordNode, // #10 = $lwe
/*33513*/         OPC_MoveParent,
/*33514*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33516*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33519*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33522*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33525*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33528*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33531*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33534*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33537*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33540*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5067:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33558*/       /*Scope*/ 68, /*->33627*/
/*33559*/         OPC_CheckChild1Type, MVT::v16i32,
/*33561*/         OPC_RecordChild2, // #1 = $rsrc
/*33562*/         OPC_RecordChild3, // #2 = $sampler
/*33563*/         OPC_RecordChild4, // #3 = $dmask
/*33564*/         OPC_RecordChild5, // #4 = $unorm
/*33565*/         OPC_RecordChild6, // #5 = $r128
/*33566*/         OPC_RecordChild7, // #6 = $da
/*33567*/         OPC_MoveChild, 8,
/*33569*/         OPC_RecordNode, // #7 = $glc
/*33570*/         OPC_MoveParent,
/*33571*/         OPC_MoveChild, 9,
/*33573*/         OPC_RecordNode, // #8 = $slc
/*33574*/         OPC_MoveParent,
/*33575*/         OPC_MoveChild, 10,
/*33577*/         OPC_RecordNode, // #9 = $tfe
/*33578*/         OPC_MoveParent,
/*33579*/         OPC_MoveChild, 11,
/*33581*/         OPC_RecordNode, // #10 = $lwe
/*33582*/         OPC_MoveParent,
/*33583*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33585*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33588*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33591*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33594*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33597*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33600*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33603*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33606*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33609*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5067:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33627*/       0, /*End of Scope*/
/*33628*/     /*Scope*/ 95|128,2/*351*/, /*->33981*/
/*33630*/       OPC_CheckChild0Integer, 78|128,39/*5070*/, 
/*33633*/       OPC_RecordChild1, // #0 = $addr
/*33634*/       OPC_Scope, 68, /*->33704*/ // 5 children in Scope
/*33636*/         OPC_CheckChild1Type, MVT::i32,
/*33638*/         OPC_RecordChild2, // #1 = $rsrc
/*33639*/         OPC_RecordChild3, // #2 = $sampler
/*33640*/         OPC_RecordChild4, // #3 = $dmask
/*33641*/         OPC_RecordChild5, // #4 = $unorm
/*33642*/         OPC_RecordChild6, // #5 = $r128
/*33643*/         OPC_RecordChild7, // #6 = $da
/*33644*/         OPC_MoveChild, 8,
/*33646*/         OPC_RecordNode, // #7 = $glc
/*33647*/         OPC_MoveParent,
/*33648*/         OPC_MoveChild, 9,
/*33650*/         OPC_RecordNode, // #8 = $slc
/*33651*/         OPC_MoveParent,
/*33652*/         OPC_MoveChild, 10,
/*33654*/         OPC_RecordNode, // #9 = $tfe
/*33655*/         OPC_MoveParent,
/*33656*/         OPC_MoveChild, 11,
/*33658*/         OPC_RecordNode, // #10 = $lwe
/*33659*/         OPC_MoveParent,
/*33660*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33662*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33665*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33668*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33671*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33674*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33677*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33680*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33683*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33686*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5070:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33704*/       /*Scope*/ 68, /*->33773*/
/*33705*/         OPC_CheckChild1Type, MVT::v2i32,
/*33707*/         OPC_RecordChild2, // #1 = $rsrc
/*33708*/         OPC_RecordChild3, // #2 = $sampler
/*33709*/         OPC_RecordChild4, // #3 = $dmask
/*33710*/         OPC_RecordChild5, // #4 = $unorm
/*33711*/         OPC_RecordChild6, // #5 = $r128
/*33712*/         OPC_RecordChild7, // #6 = $da
/*33713*/         OPC_MoveChild, 8,
/*33715*/         OPC_RecordNode, // #7 = $glc
/*33716*/         OPC_MoveParent,
/*33717*/         OPC_MoveChild, 9,
/*33719*/         OPC_RecordNode, // #8 = $slc
/*33720*/         OPC_MoveParent,
/*33721*/         OPC_MoveChild, 10,
/*33723*/         OPC_RecordNode, // #9 = $tfe
/*33724*/         OPC_MoveParent,
/*33725*/         OPC_MoveChild, 11,
/*33727*/         OPC_RecordNode, // #10 = $lwe
/*33728*/         OPC_MoveParent,
/*33729*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33731*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33734*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33737*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33740*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33743*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33746*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33749*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33752*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33755*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5070:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33773*/       /*Scope*/ 68, /*->33842*/
/*33774*/         OPC_CheckChild1Type, MVT::v4i32,
/*33776*/         OPC_RecordChild2, // #1 = $rsrc
/*33777*/         OPC_RecordChild3, // #2 = $sampler
/*33778*/         OPC_RecordChild4, // #3 = $dmask
/*33779*/         OPC_RecordChild5, // #4 = $unorm
/*33780*/         OPC_RecordChild6, // #5 = $r128
/*33781*/         OPC_RecordChild7, // #6 = $da
/*33782*/         OPC_MoveChild, 8,
/*33784*/         OPC_RecordNode, // #7 = $glc
/*33785*/         OPC_MoveParent,
/*33786*/         OPC_MoveChild, 9,
/*33788*/         OPC_RecordNode, // #8 = $slc
/*33789*/         OPC_MoveParent,
/*33790*/         OPC_MoveChild, 10,
/*33792*/         OPC_RecordNode, // #9 = $tfe
/*33793*/         OPC_MoveParent,
/*33794*/         OPC_MoveChild, 11,
/*33796*/         OPC_RecordNode, // #10 = $lwe
/*33797*/         OPC_MoveParent,
/*33798*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33800*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33803*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33806*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33809*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33812*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33815*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33818*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33821*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33824*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5070:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33842*/       /*Scope*/ 68, /*->33911*/
/*33843*/         OPC_CheckChild1Type, MVT::v8i32,
/*33845*/         OPC_RecordChild2, // #1 = $rsrc
/*33846*/         OPC_RecordChild3, // #2 = $sampler
/*33847*/         OPC_RecordChild4, // #3 = $dmask
/*33848*/         OPC_RecordChild5, // #4 = $unorm
/*33849*/         OPC_RecordChild6, // #5 = $r128
/*33850*/         OPC_RecordChild7, // #6 = $da
/*33851*/         OPC_MoveChild, 8,
/*33853*/         OPC_RecordNode, // #7 = $glc
/*33854*/         OPC_MoveParent,
/*33855*/         OPC_MoveChild, 9,
/*33857*/         OPC_RecordNode, // #8 = $slc
/*33858*/         OPC_MoveParent,
/*33859*/         OPC_MoveChild, 10,
/*33861*/         OPC_RecordNode, // #9 = $tfe
/*33862*/         OPC_MoveParent,
/*33863*/         OPC_MoveChild, 11,
/*33865*/         OPC_RecordNode, // #10 = $lwe
/*33866*/         OPC_MoveParent,
/*33867*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33869*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33872*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33875*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33878*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33881*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33884*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33887*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33890*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33893*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5070:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33911*/       /*Scope*/ 68, /*->33980*/
/*33912*/         OPC_CheckChild1Type, MVT::v16i32,
/*33914*/         OPC_RecordChild2, // #1 = $rsrc
/*33915*/         OPC_RecordChild3, // #2 = $sampler
/*33916*/         OPC_RecordChild4, // #3 = $dmask
/*33917*/         OPC_RecordChild5, // #4 = $unorm
/*33918*/         OPC_RecordChild6, // #5 = $r128
/*33919*/         OPC_RecordChild7, // #6 = $da
/*33920*/         OPC_MoveChild, 8,
/*33922*/         OPC_RecordNode, // #7 = $glc
/*33923*/         OPC_MoveParent,
/*33924*/         OPC_MoveChild, 9,
/*33926*/         OPC_RecordNode, // #8 = $slc
/*33927*/         OPC_MoveParent,
/*33928*/         OPC_MoveChild, 10,
/*33930*/         OPC_RecordNode, // #9 = $tfe
/*33931*/         OPC_MoveParent,
/*33932*/         OPC_MoveChild, 11,
/*33934*/         OPC_RecordNode, // #10 = $lwe
/*33935*/         OPC_MoveParent,
/*33936*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33938*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33941*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33944*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33947*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33950*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33953*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33956*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33959*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33962*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5070:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33980*/       0, /*End of Scope*/
/*33981*/     /*Scope*/ 95|128,2/*351*/, /*->34334*/
/*33983*/       OPC_CheckChild0Integer, 46|128,39/*5038*/, 
/*33986*/       OPC_RecordChild1, // #0 = $addr
/*33987*/       OPC_Scope, 68, /*->34057*/ // 5 children in Scope
/*33989*/         OPC_CheckChild1Type, MVT::i32,
/*33991*/         OPC_RecordChild2, // #1 = $rsrc
/*33992*/         OPC_RecordChild3, // #2 = $sampler
/*33993*/         OPC_RecordChild4, // #3 = $dmask
/*33994*/         OPC_RecordChild5, // #4 = $unorm
/*33995*/         OPC_RecordChild6, // #5 = $r128
/*33996*/         OPC_RecordChild7, // #6 = $da
/*33997*/         OPC_MoveChild, 8,
/*33999*/         OPC_RecordNode, // #7 = $glc
/*34000*/         OPC_MoveParent,
/*34001*/         OPC_MoveChild, 9,
/*34003*/         OPC_RecordNode, // #8 = $slc
/*34004*/         OPC_MoveParent,
/*34005*/         OPC_MoveChild, 10,
/*34007*/         OPC_RecordNode, // #9 = $tfe
/*34008*/         OPC_MoveParent,
/*34009*/         OPC_MoveChild, 11,
/*34011*/         OPC_RecordNode, // #10 = $lwe
/*34012*/         OPC_MoveParent,
/*34013*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34015*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34018*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34021*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34024*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34027*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34030*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34033*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34036*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34039*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5038:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34057*/       /*Scope*/ 68, /*->34126*/
/*34058*/         OPC_CheckChild1Type, MVT::v2i32,
/*34060*/         OPC_RecordChild2, // #1 = $rsrc
/*34061*/         OPC_RecordChild3, // #2 = $sampler
/*34062*/         OPC_RecordChild4, // #3 = $dmask
/*34063*/         OPC_RecordChild5, // #4 = $unorm
/*34064*/         OPC_RecordChild6, // #5 = $r128
/*34065*/         OPC_RecordChild7, // #6 = $da
/*34066*/         OPC_MoveChild, 8,
/*34068*/         OPC_RecordNode, // #7 = $glc
/*34069*/         OPC_MoveParent,
/*34070*/         OPC_MoveChild, 9,
/*34072*/         OPC_RecordNode, // #8 = $slc
/*34073*/         OPC_MoveParent,
/*34074*/         OPC_MoveChild, 10,
/*34076*/         OPC_RecordNode, // #9 = $tfe
/*34077*/         OPC_MoveParent,
/*34078*/         OPC_MoveChild, 11,
/*34080*/         OPC_RecordNode, // #10 = $lwe
/*34081*/         OPC_MoveParent,
/*34082*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34084*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34087*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34090*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34093*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34096*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34099*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34102*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34105*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34108*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5038:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34126*/       /*Scope*/ 68, /*->34195*/
/*34127*/         OPC_CheckChild1Type, MVT::v4i32,
/*34129*/         OPC_RecordChild2, // #1 = $rsrc
/*34130*/         OPC_RecordChild3, // #2 = $sampler
/*34131*/         OPC_RecordChild4, // #3 = $dmask
/*34132*/         OPC_RecordChild5, // #4 = $unorm
/*34133*/         OPC_RecordChild6, // #5 = $r128
/*34134*/         OPC_RecordChild7, // #6 = $da
/*34135*/         OPC_MoveChild, 8,
/*34137*/         OPC_RecordNode, // #7 = $glc
/*34138*/         OPC_MoveParent,
/*34139*/         OPC_MoveChild, 9,
/*34141*/         OPC_RecordNode, // #8 = $slc
/*34142*/         OPC_MoveParent,
/*34143*/         OPC_MoveChild, 10,
/*34145*/         OPC_RecordNode, // #9 = $tfe
/*34146*/         OPC_MoveParent,
/*34147*/         OPC_MoveChild, 11,
/*34149*/         OPC_RecordNode, // #10 = $lwe
/*34150*/         OPC_MoveParent,
/*34151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34153*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34156*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34159*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34162*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34165*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34168*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34171*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34174*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34177*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5038:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34195*/       /*Scope*/ 68, /*->34264*/
/*34196*/         OPC_CheckChild1Type, MVT::v8i32,
/*34198*/         OPC_RecordChild2, // #1 = $rsrc
/*34199*/         OPC_RecordChild3, // #2 = $sampler
/*34200*/         OPC_RecordChild4, // #3 = $dmask
/*34201*/         OPC_RecordChild5, // #4 = $unorm
/*34202*/         OPC_RecordChild6, // #5 = $r128
/*34203*/         OPC_RecordChild7, // #6 = $da
/*34204*/         OPC_MoveChild, 8,
/*34206*/         OPC_RecordNode, // #7 = $glc
/*34207*/         OPC_MoveParent,
/*34208*/         OPC_MoveChild, 9,
/*34210*/         OPC_RecordNode, // #8 = $slc
/*34211*/         OPC_MoveParent,
/*34212*/         OPC_MoveChild, 10,
/*34214*/         OPC_RecordNode, // #9 = $tfe
/*34215*/         OPC_MoveParent,
/*34216*/         OPC_MoveChild, 11,
/*34218*/         OPC_RecordNode, // #10 = $lwe
/*34219*/         OPC_MoveParent,
/*34220*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34222*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34225*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34228*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34231*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34234*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34237*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34240*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34243*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34246*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5038:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34264*/       /*Scope*/ 68, /*->34333*/
/*34265*/         OPC_CheckChild1Type, MVT::v16i32,
/*34267*/         OPC_RecordChild2, // #1 = $rsrc
/*34268*/         OPC_RecordChild3, // #2 = $sampler
/*34269*/         OPC_RecordChild4, // #3 = $dmask
/*34270*/         OPC_RecordChild5, // #4 = $unorm
/*34271*/         OPC_RecordChild6, // #5 = $r128
/*34272*/         OPC_RecordChild7, // #6 = $da
/*34273*/         OPC_MoveChild, 8,
/*34275*/         OPC_RecordNode, // #7 = $glc
/*34276*/         OPC_MoveParent,
/*34277*/         OPC_MoveChild, 9,
/*34279*/         OPC_RecordNode, // #8 = $slc
/*34280*/         OPC_MoveParent,
/*34281*/         OPC_MoveChild, 10,
/*34283*/         OPC_RecordNode, // #9 = $tfe
/*34284*/         OPC_MoveParent,
/*34285*/         OPC_MoveChild, 11,
/*34287*/         OPC_RecordNode, // #10 = $lwe
/*34288*/         OPC_MoveParent,
/*34289*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34291*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34294*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34297*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34300*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34303*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34306*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34309*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34312*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34315*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5038:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34333*/       0, /*End of Scope*/
/*34334*/     /*Scope*/ 95|128,2/*351*/, /*->34687*/
/*34336*/       OPC_CheckChild0Integer, 45|128,39/*5037*/, 
/*34339*/       OPC_RecordChild1, // #0 = $addr
/*34340*/       OPC_Scope, 68, /*->34410*/ // 5 children in Scope
/*34342*/         OPC_CheckChild1Type, MVT::i32,
/*34344*/         OPC_RecordChild2, // #1 = $rsrc
/*34345*/         OPC_RecordChild3, // #2 = $sampler
/*34346*/         OPC_RecordChild4, // #3 = $dmask
/*34347*/         OPC_RecordChild5, // #4 = $unorm
/*34348*/         OPC_RecordChild6, // #5 = $r128
/*34349*/         OPC_RecordChild7, // #6 = $da
/*34350*/         OPC_MoveChild, 8,
/*34352*/         OPC_RecordNode, // #7 = $glc
/*34353*/         OPC_MoveParent,
/*34354*/         OPC_MoveChild, 9,
/*34356*/         OPC_RecordNode, // #8 = $slc
/*34357*/         OPC_MoveParent,
/*34358*/         OPC_MoveChild, 10,
/*34360*/         OPC_RecordNode, // #9 = $tfe
/*34361*/         OPC_MoveParent,
/*34362*/         OPC_MoveChild, 11,
/*34364*/         OPC_RecordNode, // #10 = $lwe
/*34365*/         OPC_MoveParent,
/*34366*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34368*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34371*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34374*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34377*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34380*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34383*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34386*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34389*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34392*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5037:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34410*/       /*Scope*/ 68, /*->34479*/
/*34411*/         OPC_CheckChild1Type, MVT::v2i32,
/*34413*/         OPC_RecordChild2, // #1 = $rsrc
/*34414*/         OPC_RecordChild3, // #2 = $sampler
/*34415*/         OPC_RecordChild4, // #3 = $dmask
/*34416*/         OPC_RecordChild5, // #4 = $unorm
/*34417*/         OPC_RecordChild6, // #5 = $r128
/*34418*/         OPC_RecordChild7, // #6 = $da
/*34419*/         OPC_MoveChild, 8,
/*34421*/         OPC_RecordNode, // #7 = $glc
/*34422*/         OPC_MoveParent,
/*34423*/         OPC_MoveChild, 9,
/*34425*/         OPC_RecordNode, // #8 = $slc
/*34426*/         OPC_MoveParent,
/*34427*/         OPC_MoveChild, 10,
/*34429*/         OPC_RecordNode, // #9 = $tfe
/*34430*/         OPC_MoveParent,
/*34431*/         OPC_MoveChild, 11,
/*34433*/         OPC_RecordNode, // #10 = $lwe
/*34434*/         OPC_MoveParent,
/*34435*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34437*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34440*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34443*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34446*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34449*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34452*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34455*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34458*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34461*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5037:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34479*/       /*Scope*/ 68, /*->34548*/
/*34480*/         OPC_CheckChild1Type, MVT::v4i32,
/*34482*/         OPC_RecordChild2, // #1 = $rsrc
/*34483*/         OPC_RecordChild3, // #2 = $sampler
/*34484*/         OPC_RecordChild4, // #3 = $dmask
/*34485*/         OPC_RecordChild5, // #4 = $unorm
/*34486*/         OPC_RecordChild6, // #5 = $r128
/*34487*/         OPC_RecordChild7, // #6 = $da
/*34488*/         OPC_MoveChild, 8,
/*34490*/         OPC_RecordNode, // #7 = $glc
/*34491*/         OPC_MoveParent,
/*34492*/         OPC_MoveChild, 9,
/*34494*/         OPC_RecordNode, // #8 = $slc
/*34495*/         OPC_MoveParent,
/*34496*/         OPC_MoveChild, 10,
/*34498*/         OPC_RecordNode, // #9 = $tfe
/*34499*/         OPC_MoveParent,
/*34500*/         OPC_MoveChild, 11,
/*34502*/         OPC_RecordNode, // #10 = $lwe
/*34503*/         OPC_MoveParent,
/*34504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34506*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34509*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34512*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34515*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34518*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34521*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34524*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34527*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34530*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5037:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34548*/       /*Scope*/ 68, /*->34617*/
/*34549*/         OPC_CheckChild1Type, MVT::v8i32,
/*34551*/         OPC_RecordChild2, // #1 = $rsrc
/*34552*/         OPC_RecordChild3, // #2 = $sampler
/*34553*/         OPC_RecordChild4, // #3 = $dmask
/*34554*/         OPC_RecordChild5, // #4 = $unorm
/*34555*/         OPC_RecordChild6, // #5 = $r128
/*34556*/         OPC_RecordChild7, // #6 = $da
/*34557*/         OPC_MoveChild, 8,
/*34559*/         OPC_RecordNode, // #7 = $glc
/*34560*/         OPC_MoveParent,
/*34561*/         OPC_MoveChild, 9,
/*34563*/         OPC_RecordNode, // #8 = $slc
/*34564*/         OPC_MoveParent,
/*34565*/         OPC_MoveChild, 10,
/*34567*/         OPC_RecordNode, // #9 = $tfe
/*34568*/         OPC_MoveParent,
/*34569*/         OPC_MoveChild, 11,
/*34571*/         OPC_RecordNode, // #10 = $lwe
/*34572*/         OPC_MoveParent,
/*34573*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34575*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34578*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34581*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34584*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34587*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34590*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34593*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34596*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5037:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34617*/       /*Scope*/ 68, /*->34686*/
/*34618*/         OPC_CheckChild1Type, MVT::v16i32,
/*34620*/         OPC_RecordChild2, // #1 = $rsrc
/*34621*/         OPC_RecordChild3, // #2 = $sampler
/*34622*/         OPC_RecordChild4, // #3 = $dmask
/*34623*/         OPC_RecordChild5, // #4 = $unorm
/*34624*/         OPC_RecordChild6, // #5 = $r128
/*34625*/         OPC_RecordChild7, // #6 = $da
/*34626*/         OPC_MoveChild, 8,
/*34628*/         OPC_RecordNode, // #7 = $glc
/*34629*/         OPC_MoveParent,
/*34630*/         OPC_MoveChild, 9,
/*34632*/         OPC_RecordNode, // #8 = $slc
/*34633*/         OPC_MoveParent,
/*34634*/         OPC_MoveChild, 10,
/*34636*/         OPC_RecordNode, // #9 = $tfe
/*34637*/         OPC_MoveParent,
/*34638*/         OPC_MoveChild, 11,
/*34640*/         OPC_RecordNode, // #10 = $lwe
/*34641*/         OPC_MoveParent,
/*34642*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34644*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34647*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34650*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34653*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34656*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34659*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34662*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34665*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34668*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5037:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34686*/       0, /*End of Scope*/
/*34687*/     /*Scope*/ 95|128,2/*351*/, /*->35040*/
/*34689*/       OPC_CheckChild0Integer, 80|128,39/*5072*/, 
/*34692*/       OPC_RecordChild1, // #0 = $addr
/*34693*/       OPC_Scope, 68, /*->34763*/ // 5 children in Scope
/*34695*/         OPC_CheckChild1Type, MVT::i32,
/*34697*/         OPC_RecordChild2, // #1 = $rsrc
/*34698*/         OPC_RecordChild3, // #2 = $sampler
/*34699*/         OPC_RecordChild4, // #3 = $dmask
/*34700*/         OPC_RecordChild5, // #4 = $unorm
/*34701*/         OPC_RecordChild6, // #5 = $r128
/*34702*/         OPC_RecordChild7, // #6 = $da
/*34703*/         OPC_MoveChild, 8,
/*34705*/         OPC_RecordNode, // #7 = $glc
/*34706*/         OPC_MoveParent,
/*34707*/         OPC_MoveChild, 9,
/*34709*/         OPC_RecordNode, // #8 = $slc
/*34710*/         OPC_MoveParent,
/*34711*/         OPC_MoveChild, 10,
/*34713*/         OPC_RecordNode, // #9 = $tfe
/*34714*/         OPC_MoveParent,
/*34715*/         OPC_MoveChild, 11,
/*34717*/         OPC_RecordNode, // #10 = $lwe
/*34718*/         OPC_MoveParent,
/*34719*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34721*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34724*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34727*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34730*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34733*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34736*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34739*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34742*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34745*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5072:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34763*/       /*Scope*/ 68, /*->34832*/
/*34764*/         OPC_CheckChild1Type, MVT::v2i32,
/*34766*/         OPC_RecordChild2, // #1 = $rsrc
/*34767*/         OPC_RecordChild3, // #2 = $sampler
/*34768*/         OPC_RecordChild4, // #3 = $dmask
/*34769*/         OPC_RecordChild5, // #4 = $unorm
/*34770*/         OPC_RecordChild6, // #5 = $r128
/*34771*/         OPC_RecordChild7, // #6 = $da
/*34772*/         OPC_MoveChild, 8,
/*34774*/         OPC_RecordNode, // #7 = $glc
/*34775*/         OPC_MoveParent,
/*34776*/         OPC_MoveChild, 9,
/*34778*/         OPC_RecordNode, // #8 = $slc
/*34779*/         OPC_MoveParent,
/*34780*/         OPC_MoveChild, 10,
/*34782*/         OPC_RecordNode, // #9 = $tfe
/*34783*/         OPC_MoveParent,
/*34784*/         OPC_MoveChild, 11,
/*34786*/         OPC_RecordNode, // #10 = $lwe
/*34787*/         OPC_MoveParent,
/*34788*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34790*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34793*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34796*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34799*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34802*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34805*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34808*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34811*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34814*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5072:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34832*/       /*Scope*/ 68, /*->34901*/
/*34833*/         OPC_CheckChild1Type, MVT::v4i32,
/*34835*/         OPC_RecordChild2, // #1 = $rsrc
/*34836*/         OPC_RecordChild3, // #2 = $sampler
/*34837*/         OPC_RecordChild4, // #3 = $dmask
/*34838*/         OPC_RecordChild5, // #4 = $unorm
/*34839*/         OPC_RecordChild6, // #5 = $r128
/*34840*/         OPC_RecordChild7, // #6 = $da
/*34841*/         OPC_MoveChild, 8,
/*34843*/         OPC_RecordNode, // #7 = $glc
/*34844*/         OPC_MoveParent,
/*34845*/         OPC_MoveChild, 9,
/*34847*/         OPC_RecordNode, // #8 = $slc
/*34848*/         OPC_MoveParent,
/*34849*/         OPC_MoveChild, 10,
/*34851*/         OPC_RecordNode, // #9 = $tfe
/*34852*/         OPC_MoveParent,
/*34853*/         OPC_MoveChild, 11,
/*34855*/         OPC_RecordNode, // #10 = $lwe
/*34856*/         OPC_MoveParent,
/*34857*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34859*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34862*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34865*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34868*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34871*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34874*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34877*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34880*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34883*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5072:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34901*/       /*Scope*/ 68, /*->34970*/
/*34902*/         OPC_CheckChild1Type, MVT::v8i32,
/*34904*/         OPC_RecordChild2, // #1 = $rsrc
/*34905*/         OPC_RecordChild3, // #2 = $sampler
/*34906*/         OPC_RecordChild4, // #3 = $dmask
/*34907*/         OPC_RecordChild5, // #4 = $unorm
/*34908*/         OPC_RecordChild6, // #5 = $r128
/*34909*/         OPC_RecordChild7, // #6 = $da
/*34910*/         OPC_MoveChild, 8,
/*34912*/         OPC_RecordNode, // #7 = $glc
/*34913*/         OPC_MoveParent,
/*34914*/         OPC_MoveChild, 9,
/*34916*/         OPC_RecordNode, // #8 = $slc
/*34917*/         OPC_MoveParent,
/*34918*/         OPC_MoveChild, 10,
/*34920*/         OPC_RecordNode, // #9 = $tfe
/*34921*/         OPC_MoveParent,
/*34922*/         OPC_MoveChild, 11,
/*34924*/         OPC_RecordNode, // #10 = $lwe
/*34925*/         OPC_MoveParent,
/*34926*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34928*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34931*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34934*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34937*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34940*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34943*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34946*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34949*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34952*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5072:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34970*/       /*Scope*/ 68, /*->35039*/
/*34971*/         OPC_CheckChild1Type, MVT::v16i32,
/*34973*/         OPC_RecordChild2, // #1 = $rsrc
/*34974*/         OPC_RecordChild3, // #2 = $sampler
/*34975*/         OPC_RecordChild4, // #3 = $dmask
/*34976*/         OPC_RecordChild5, // #4 = $unorm
/*34977*/         OPC_RecordChild6, // #5 = $r128
/*34978*/         OPC_RecordChild7, // #6 = $da
/*34979*/         OPC_MoveChild, 8,
/*34981*/         OPC_RecordNode, // #7 = $glc
/*34982*/         OPC_MoveParent,
/*34983*/         OPC_MoveChild, 9,
/*34985*/         OPC_RecordNode, // #8 = $slc
/*34986*/         OPC_MoveParent,
/*34987*/         OPC_MoveChild, 10,
/*34989*/         OPC_RecordNode, // #9 = $tfe
/*34990*/         OPC_MoveParent,
/*34991*/         OPC_MoveChild, 11,
/*34993*/         OPC_RecordNode, // #10 = $lwe
/*34994*/         OPC_MoveParent,
/*34995*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34997*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35000*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35003*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35006*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35009*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35012*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35015*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35018*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35021*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5072:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35039*/       0, /*End of Scope*/
/*35040*/     /*Scope*/ 95|128,2/*351*/, /*->35393*/
/*35042*/       OPC_CheckChild0Integer, 70|128,39/*5062*/, 
/*35045*/       OPC_RecordChild1, // #0 = $addr
/*35046*/       OPC_Scope, 68, /*->35116*/ // 5 children in Scope
/*35048*/         OPC_CheckChild1Type, MVT::i32,
/*35050*/         OPC_RecordChild2, // #1 = $rsrc
/*35051*/         OPC_RecordChild3, // #2 = $sampler
/*35052*/         OPC_RecordChild4, // #3 = $dmask
/*35053*/         OPC_RecordChild5, // #4 = $unorm
/*35054*/         OPC_RecordChild6, // #5 = $r128
/*35055*/         OPC_RecordChild7, // #6 = $da
/*35056*/         OPC_MoveChild, 8,
/*35058*/         OPC_RecordNode, // #7 = $glc
/*35059*/         OPC_MoveParent,
/*35060*/         OPC_MoveChild, 9,
/*35062*/         OPC_RecordNode, // #8 = $slc
/*35063*/         OPC_MoveParent,
/*35064*/         OPC_MoveChild, 10,
/*35066*/         OPC_RecordNode, // #9 = $tfe
/*35067*/         OPC_MoveParent,
/*35068*/         OPC_MoveChild, 11,
/*35070*/         OPC_RecordNode, // #10 = $lwe
/*35071*/         OPC_MoveParent,
/*35072*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35074*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35077*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35080*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35083*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35086*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35089*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35092*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35095*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35098*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5062:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35116*/       /*Scope*/ 68, /*->35185*/
/*35117*/         OPC_CheckChild1Type, MVT::v2i32,
/*35119*/         OPC_RecordChild2, // #1 = $rsrc
/*35120*/         OPC_RecordChild3, // #2 = $sampler
/*35121*/         OPC_RecordChild4, // #3 = $dmask
/*35122*/         OPC_RecordChild5, // #4 = $unorm
/*35123*/         OPC_RecordChild6, // #5 = $r128
/*35124*/         OPC_RecordChild7, // #6 = $da
/*35125*/         OPC_MoveChild, 8,
/*35127*/         OPC_RecordNode, // #7 = $glc
/*35128*/         OPC_MoveParent,
/*35129*/         OPC_MoveChild, 9,
/*35131*/         OPC_RecordNode, // #8 = $slc
/*35132*/         OPC_MoveParent,
/*35133*/         OPC_MoveChild, 10,
/*35135*/         OPC_RecordNode, // #9 = $tfe
/*35136*/         OPC_MoveParent,
/*35137*/         OPC_MoveChild, 11,
/*35139*/         OPC_RecordNode, // #10 = $lwe
/*35140*/         OPC_MoveParent,
/*35141*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35143*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35146*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35149*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35152*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35155*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35158*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35161*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35164*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35167*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5062:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35185*/       /*Scope*/ 68, /*->35254*/
/*35186*/         OPC_CheckChild1Type, MVT::v4i32,
/*35188*/         OPC_RecordChild2, // #1 = $rsrc
/*35189*/         OPC_RecordChild3, // #2 = $sampler
/*35190*/         OPC_RecordChild4, // #3 = $dmask
/*35191*/         OPC_RecordChild5, // #4 = $unorm
/*35192*/         OPC_RecordChild6, // #5 = $r128
/*35193*/         OPC_RecordChild7, // #6 = $da
/*35194*/         OPC_MoveChild, 8,
/*35196*/         OPC_RecordNode, // #7 = $glc
/*35197*/         OPC_MoveParent,
/*35198*/         OPC_MoveChild, 9,
/*35200*/         OPC_RecordNode, // #8 = $slc
/*35201*/         OPC_MoveParent,
/*35202*/         OPC_MoveChild, 10,
/*35204*/         OPC_RecordNode, // #9 = $tfe
/*35205*/         OPC_MoveParent,
/*35206*/         OPC_MoveChild, 11,
/*35208*/         OPC_RecordNode, // #10 = $lwe
/*35209*/         OPC_MoveParent,
/*35210*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35212*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35215*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35218*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35221*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35224*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35227*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35230*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35233*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35236*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5062:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35254*/       /*Scope*/ 68, /*->35323*/
/*35255*/         OPC_CheckChild1Type, MVT::v8i32,
/*35257*/         OPC_RecordChild2, // #1 = $rsrc
/*35258*/         OPC_RecordChild3, // #2 = $sampler
/*35259*/         OPC_RecordChild4, // #3 = $dmask
/*35260*/         OPC_RecordChild5, // #4 = $unorm
/*35261*/         OPC_RecordChild6, // #5 = $r128
/*35262*/         OPC_RecordChild7, // #6 = $da
/*35263*/         OPC_MoveChild, 8,
/*35265*/         OPC_RecordNode, // #7 = $glc
/*35266*/         OPC_MoveParent,
/*35267*/         OPC_MoveChild, 9,
/*35269*/         OPC_RecordNode, // #8 = $slc
/*35270*/         OPC_MoveParent,
/*35271*/         OPC_MoveChild, 10,
/*35273*/         OPC_RecordNode, // #9 = $tfe
/*35274*/         OPC_MoveParent,
/*35275*/         OPC_MoveChild, 11,
/*35277*/         OPC_RecordNode, // #10 = $lwe
/*35278*/         OPC_MoveParent,
/*35279*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35281*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35284*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35287*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35290*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35293*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35296*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35299*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35302*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35305*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5062:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35323*/       /*Scope*/ 68, /*->35392*/
/*35324*/         OPC_CheckChild1Type, MVT::v16i32,
/*35326*/         OPC_RecordChild2, // #1 = $rsrc
/*35327*/         OPC_RecordChild3, // #2 = $sampler
/*35328*/         OPC_RecordChild4, // #3 = $dmask
/*35329*/         OPC_RecordChild5, // #4 = $unorm
/*35330*/         OPC_RecordChild6, // #5 = $r128
/*35331*/         OPC_RecordChild7, // #6 = $da
/*35332*/         OPC_MoveChild, 8,
/*35334*/         OPC_RecordNode, // #7 = $glc
/*35335*/         OPC_MoveParent,
/*35336*/         OPC_MoveChild, 9,
/*35338*/         OPC_RecordNode, // #8 = $slc
/*35339*/         OPC_MoveParent,
/*35340*/         OPC_MoveChild, 10,
/*35342*/         OPC_RecordNode, // #9 = $tfe
/*35343*/         OPC_MoveParent,
/*35344*/         OPC_MoveChild, 11,
/*35346*/         OPC_RecordNode, // #10 = $lwe
/*35347*/         OPC_MoveParent,
/*35348*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35350*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35353*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35356*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35359*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35362*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35365*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35368*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35371*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35374*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5062:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35392*/       0, /*End of Scope*/
/*35393*/     /*Scope*/ 95|128,2/*351*/, /*->35746*/
/*35395*/       OPC_CheckChild0Integer, 69|128,39/*5061*/, 
/*35398*/       OPC_RecordChild1, // #0 = $addr
/*35399*/       OPC_Scope, 68, /*->35469*/ // 5 children in Scope
/*35401*/         OPC_CheckChild1Type, MVT::i32,
/*35403*/         OPC_RecordChild2, // #1 = $rsrc
/*35404*/         OPC_RecordChild3, // #2 = $sampler
/*35405*/         OPC_RecordChild4, // #3 = $dmask
/*35406*/         OPC_RecordChild5, // #4 = $unorm
/*35407*/         OPC_RecordChild6, // #5 = $r128
/*35408*/         OPC_RecordChild7, // #6 = $da
/*35409*/         OPC_MoveChild, 8,
/*35411*/         OPC_RecordNode, // #7 = $glc
/*35412*/         OPC_MoveParent,
/*35413*/         OPC_MoveChild, 9,
/*35415*/         OPC_RecordNode, // #8 = $slc
/*35416*/         OPC_MoveParent,
/*35417*/         OPC_MoveChild, 10,
/*35419*/         OPC_RecordNode, // #9 = $tfe
/*35420*/         OPC_MoveParent,
/*35421*/         OPC_MoveChild, 11,
/*35423*/         OPC_RecordNode, // #10 = $lwe
/*35424*/         OPC_MoveParent,
/*35425*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35427*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35430*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35433*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35436*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35439*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35442*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35445*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35448*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35451*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5061:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35469*/       /*Scope*/ 68, /*->35538*/
/*35470*/         OPC_CheckChild1Type, MVT::v2i32,
/*35472*/         OPC_RecordChild2, // #1 = $rsrc
/*35473*/         OPC_RecordChild3, // #2 = $sampler
/*35474*/         OPC_RecordChild4, // #3 = $dmask
/*35475*/         OPC_RecordChild5, // #4 = $unorm
/*35476*/         OPC_RecordChild6, // #5 = $r128
/*35477*/         OPC_RecordChild7, // #6 = $da
/*35478*/         OPC_MoveChild, 8,
/*35480*/         OPC_RecordNode, // #7 = $glc
/*35481*/         OPC_MoveParent,
/*35482*/         OPC_MoveChild, 9,
/*35484*/         OPC_RecordNode, // #8 = $slc
/*35485*/         OPC_MoveParent,
/*35486*/         OPC_MoveChild, 10,
/*35488*/         OPC_RecordNode, // #9 = $tfe
/*35489*/         OPC_MoveParent,
/*35490*/         OPC_MoveChild, 11,
/*35492*/         OPC_RecordNode, // #10 = $lwe
/*35493*/         OPC_MoveParent,
/*35494*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35496*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35499*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35502*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35505*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35508*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35511*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35514*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35517*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35520*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5061:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35538*/       /*Scope*/ 68, /*->35607*/
/*35539*/         OPC_CheckChild1Type, MVT::v4i32,
/*35541*/         OPC_RecordChild2, // #1 = $rsrc
/*35542*/         OPC_RecordChild3, // #2 = $sampler
/*35543*/         OPC_RecordChild4, // #3 = $dmask
/*35544*/         OPC_RecordChild5, // #4 = $unorm
/*35545*/         OPC_RecordChild6, // #5 = $r128
/*35546*/         OPC_RecordChild7, // #6 = $da
/*35547*/         OPC_MoveChild, 8,
/*35549*/         OPC_RecordNode, // #7 = $glc
/*35550*/         OPC_MoveParent,
/*35551*/         OPC_MoveChild, 9,
/*35553*/         OPC_RecordNode, // #8 = $slc
/*35554*/         OPC_MoveParent,
/*35555*/         OPC_MoveChild, 10,
/*35557*/         OPC_RecordNode, // #9 = $tfe
/*35558*/         OPC_MoveParent,
/*35559*/         OPC_MoveChild, 11,
/*35561*/         OPC_RecordNode, // #10 = $lwe
/*35562*/         OPC_MoveParent,
/*35563*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35565*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35568*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35571*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35574*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35577*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35580*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35583*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35586*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35589*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5061:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35607*/       /*Scope*/ 68, /*->35676*/
/*35608*/         OPC_CheckChild1Type, MVT::v8i32,
/*35610*/         OPC_RecordChild2, // #1 = $rsrc
/*35611*/         OPC_RecordChild3, // #2 = $sampler
/*35612*/         OPC_RecordChild4, // #3 = $dmask
/*35613*/         OPC_RecordChild5, // #4 = $unorm
/*35614*/         OPC_RecordChild6, // #5 = $r128
/*35615*/         OPC_RecordChild7, // #6 = $da
/*35616*/         OPC_MoveChild, 8,
/*35618*/         OPC_RecordNode, // #7 = $glc
/*35619*/         OPC_MoveParent,
/*35620*/         OPC_MoveChild, 9,
/*35622*/         OPC_RecordNode, // #8 = $slc
/*35623*/         OPC_MoveParent,
/*35624*/         OPC_MoveChild, 10,
/*35626*/         OPC_RecordNode, // #9 = $tfe
/*35627*/         OPC_MoveParent,
/*35628*/         OPC_MoveChild, 11,
/*35630*/         OPC_RecordNode, // #10 = $lwe
/*35631*/         OPC_MoveParent,
/*35632*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35634*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35637*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35640*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35643*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35646*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35649*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35652*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35655*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35658*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5061:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35676*/       /*Scope*/ 68, /*->35745*/
/*35677*/         OPC_CheckChild1Type, MVT::v16i32,
/*35679*/         OPC_RecordChild2, // #1 = $rsrc
/*35680*/         OPC_RecordChild3, // #2 = $sampler
/*35681*/         OPC_RecordChild4, // #3 = $dmask
/*35682*/         OPC_RecordChild5, // #4 = $unorm
/*35683*/         OPC_RecordChild6, // #5 = $r128
/*35684*/         OPC_RecordChild7, // #6 = $da
/*35685*/         OPC_MoveChild, 8,
/*35687*/         OPC_RecordNode, // #7 = $glc
/*35688*/         OPC_MoveParent,
/*35689*/         OPC_MoveChild, 9,
/*35691*/         OPC_RecordNode, // #8 = $slc
/*35692*/         OPC_MoveParent,
/*35693*/         OPC_MoveChild, 10,
/*35695*/         OPC_RecordNode, // #9 = $tfe
/*35696*/         OPC_MoveParent,
/*35697*/         OPC_MoveChild, 11,
/*35699*/         OPC_RecordNode, // #10 = $lwe
/*35700*/         OPC_MoveParent,
/*35701*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35703*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35706*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35709*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35712*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35715*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35718*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35721*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35724*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35727*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5061:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35745*/       0, /*End of Scope*/
/*35746*/     /*Scope*/ 95|128,2/*351*/, /*->36099*/
/*35748*/       OPC_CheckChild0Integer, 66|128,39/*5058*/, 
/*35751*/       OPC_RecordChild1, // #0 = $addr
/*35752*/       OPC_Scope, 68, /*->35822*/ // 5 children in Scope
/*35754*/         OPC_CheckChild1Type, MVT::i32,
/*35756*/         OPC_RecordChild2, // #1 = $rsrc
/*35757*/         OPC_RecordChild3, // #2 = $sampler
/*35758*/         OPC_RecordChild4, // #3 = $dmask
/*35759*/         OPC_RecordChild5, // #4 = $unorm
/*35760*/         OPC_RecordChild6, // #5 = $r128
/*35761*/         OPC_RecordChild7, // #6 = $da
/*35762*/         OPC_MoveChild, 8,
/*35764*/         OPC_RecordNode, // #7 = $glc
/*35765*/         OPC_MoveParent,
/*35766*/         OPC_MoveChild, 9,
/*35768*/         OPC_RecordNode, // #8 = $slc
/*35769*/         OPC_MoveParent,
/*35770*/         OPC_MoveChild, 10,
/*35772*/         OPC_RecordNode, // #9 = $tfe
/*35773*/         OPC_MoveParent,
/*35774*/         OPC_MoveChild, 11,
/*35776*/         OPC_RecordNode, // #10 = $lwe
/*35777*/         OPC_MoveParent,
/*35778*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35780*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35783*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35786*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35789*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35792*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35795*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35798*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35801*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35804*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5058:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35822*/       /*Scope*/ 68, /*->35891*/
/*35823*/         OPC_CheckChild1Type, MVT::v2i32,
/*35825*/         OPC_RecordChild2, // #1 = $rsrc
/*35826*/         OPC_RecordChild3, // #2 = $sampler
/*35827*/         OPC_RecordChild4, // #3 = $dmask
/*35828*/         OPC_RecordChild5, // #4 = $unorm
/*35829*/         OPC_RecordChild6, // #5 = $r128
/*35830*/         OPC_RecordChild7, // #6 = $da
/*35831*/         OPC_MoveChild, 8,
/*35833*/         OPC_RecordNode, // #7 = $glc
/*35834*/         OPC_MoveParent,
/*35835*/         OPC_MoveChild, 9,
/*35837*/         OPC_RecordNode, // #8 = $slc
/*35838*/         OPC_MoveParent,
/*35839*/         OPC_MoveChild, 10,
/*35841*/         OPC_RecordNode, // #9 = $tfe
/*35842*/         OPC_MoveParent,
/*35843*/         OPC_MoveChild, 11,
/*35845*/         OPC_RecordNode, // #10 = $lwe
/*35846*/         OPC_MoveParent,
/*35847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35849*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35852*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35855*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35858*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35861*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35864*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35867*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35870*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35873*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5058:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35891*/       /*Scope*/ 68, /*->35960*/
/*35892*/         OPC_CheckChild1Type, MVT::v4i32,
/*35894*/         OPC_RecordChild2, // #1 = $rsrc
/*35895*/         OPC_RecordChild3, // #2 = $sampler
/*35896*/         OPC_RecordChild4, // #3 = $dmask
/*35897*/         OPC_RecordChild5, // #4 = $unorm
/*35898*/         OPC_RecordChild6, // #5 = $r128
/*35899*/         OPC_RecordChild7, // #6 = $da
/*35900*/         OPC_MoveChild, 8,
/*35902*/         OPC_RecordNode, // #7 = $glc
/*35903*/         OPC_MoveParent,
/*35904*/         OPC_MoveChild, 9,
/*35906*/         OPC_RecordNode, // #8 = $slc
/*35907*/         OPC_MoveParent,
/*35908*/         OPC_MoveChild, 10,
/*35910*/         OPC_RecordNode, // #9 = $tfe
/*35911*/         OPC_MoveParent,
/*35912*/         OPC_MoveChild, 11,
/*35914*/         OPC_RecordNode, // #10 = $lwe
/*35915*/         OPC_MoveParent,
/*35916*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35918*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35921*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35924*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35927*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35930*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35933*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35936*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35939*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35942*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5058:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35960*/       /*Scope*/ 68, /*->36029*/
/*35961*/         OPC_CheckChild1Type, MVT::v8i32,
/*35963*/         OPC_RecordChild2, // #1 = $rsrc
/*35964*/         OPC_RecordChild3, // #2 = $sampler
/*35965*/         OPC_RecordChild4, // #3 = $dmask
/*35966*/         OPC_RecordChild5, // #4 = $unorm
/*35967*/         OPC_RecordChild6, // #5 = $r128
/*35968*/         OPC_RecordChild7, // #6 = $da
/*35969*/         OPC_MoveChild, 8,
/*35971*/         OPC_RecordNode, // #7 = $glc
/*35972*/         OPC_MoveParent,
/*35973*/         OPC_MoveChild, 9,
/*35975*/         OPC_RecordNode, // #8 = $slc
/*35976*/         OPC_MoveParent,
/*35977*/         OPC_MoveChild, 10,
/*35979*/         OPC_RecordNode, // #9 = $tfe
/*35980*/         OPC_MoveParent,
/*35981*/         OPC_MoveChild, 11,
/*35983*/         OPC_RecordNode, // #10 = $lwe
/*35984*/         OPC_MoveParent,
/*35985*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35987*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35990*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35993*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35996*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35999*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36002*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36005*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36008*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36011*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5058:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36029*/       /*Scope*/ 68, /*->36098*/
/*36030*/         OPC_CheckChild1Type, MVT::v16i32,
/*36032*/         OPC_RecordChild2, // #1 = $rsrc
/*36033*/         OPC_RecordChild3, // #2 = $sampler
/*36034*/         OPC_RecordChild4, // #3 = $dmask
/*36035*/         OPC_RecordChild5, // #4 = $unorm
/*36036*/         OPC_RecordChild6, // #5 = $r128
/*36037*/         OPC_RecordChild7, // #6 = $da
/*36038*/         OPC_MoveChild, 8,
/*36040*/         OPC_RecordNode, // #7 = $glc
/*36041*/         OPC_MoveParent,
/*36042*/         OPC_MoveChild, 9,
/*36044*/         OPC_RecordNode, // #8 = $slc
/*36045*/         OPC_MoveParent,
/*36046*/         OPC_MoveChild, 10,
/*36048*/         OPC_RecordNode, // #9 = $tfe
/*36049*/         OPC_MoveParent,
/*36050*/         OPC_MoveChild, 11,
/*36052*/         OPC_RecordNode, // #10 = $lwe
/*36053*/         OPC_MoveParent,
/*36054*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36056*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36059*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36062*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36065*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36068*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36071*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36074*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36077*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36080*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5058:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36098*/       0, /*End of Scope*/
/*36099*/     /*Scope*/ 95|128,2/*351*/, /*->36452*/
/*36101*/       OPC_CheckChild0Integer, 57|128,39/*5049*/, 
/*36104*/       OPC_RecordChild1, // #0 = $addr
/*36105*/       OPC_Scope, 68, /*->36175*/ // 5 children in Scope
/*36107*/         OPC_CheckChild1Type, MVT::i32,
/*36109*/         OPC_RecordChild2, // #1 = $rsrc
/*36110*/         OPC_RecordChild3, // #2 = $sampler
/*36111*/         OPC_RecordChild4, // #3 = $dmask
/*36112*/         OPC_RecordChild5, // #4 = $unorm
/*36113*/         OPC_RecordChild6, // #5 = $r128
/*36114*/         OPC_RecordChild7, // #6 = $da
/*36115*/         OPC_MoveChild, 8,
/*36117*/         OPC_RecordNode, // #7 = $glc
/*36118*/         OPC_MoveParent,
/*36119*/         OPC_MoveChild, 9,
/*36121*/         OPC_RecordNode, // #8 = $slc
/*36122*/         OPC_MoveParent,
/*36123*/         OPC_MoveChild, 10,
/*36125*/         OPC_RecordNode, // #9 = $tfe
/*36126*/         OPC_MoveParent,
/*36127*/         OPC_MoveChild, 11,
/*36129*/         OPC_RecordNode, // #10 = $lwe
/*36130*/         OPC_MoveParent,
/*36131*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36133*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36136*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36139*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36142*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36145*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36148*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36151*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36154*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36157*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5049:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36175*/       /*Scope*/ 68, /*->36244*/
/*36176*/         OPC_CheckChild1Type, MVT::v2i32,
/*36178*/         OPC_RecordChild2, // #1 = $rsrc
/*36179*/         OPC_RecordChild3, // #2 = $sampler
/*36180*/         OPC_RecordChild4, // #3 = $dmask
/*36181*/         OPC_RecordChild5, // #4 = $unorm
/*36182*/         OPC_RecordChild6, // #5 = $r128
/*36183*/         OPC_RecordChild7, // #6 = $da
/*36184*/         OPC_MoveChild, 8,
/*36186*/         OPC_RecordNode, // #7 = $glc
/*36187*/         OPC_MoveParent,
/*36188*/         OPC_MoveChild, 9,
/*36190*/         OPC_RecordNode, // #8 = $slc
/*36191*/         OPC_MoveParent,
/*36192*/         OPC_MoveChild, 10,
/*36194*/         OPC_RecordNode, // #9 = $tfe
/*36195*/         OPC_MoveParent,
/*36196*/         OPC_MoveChild, 11,
/*36198*/         OPC_RecordNode, // #10 = $lwe
/*36199*/         OPC_MoveParent,
/*36200*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36202*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36205*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36208*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36211*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36214*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36217*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36220*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36223*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36226*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5049:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36244*/       /*Scope*/ 68, /*->36313*/
/*36245*/         OPC_CheckChild1Type, MVT::v4i32,
/*36247*/         OPC_RecordChild2, // #1 = $rsrc
/*36248*/         OPC_RecordChild3, // #2 = $sampler
/*36249*/         OPC_RecordChild4, // #3 = $dmask
/*36250*/         OPC_RecordChild5, // #4 = $unorm
/*36251*/         OPC_RecordChild6, // #5 = $r128
/*36252*/         OPC_RecordChild7, // #6 = $da
/*36253*/         OPC_MoveChild, 8,
/*36255*/         OPC_RecordNode, // #7 = $glc
/*36256*/         OPC_MoveParent,
/*36257*/         OPC_MoveChild, 9,
/*36259*/         OPC_RecordNode, // #8 = $slc
/*36260*/         OPC_MoveParent,
/*36261*/         OPC_MoveChild, 10,
/*36263*/         OPC_RecordNode, // #9 = $tfe
/*36264*/         OPC_MoveParent,
/*36265*/         OPC_MoveChild, 11,
/*36267*/         OPC_RecordNode, // #10 = $lwe
/*36268*/         OPC_MoveParent,
/*36269*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36271*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36274*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36277*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36280*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36283*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36286*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36289*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36292*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36295*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5049:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36313*/       /*Scope*/ 68, /*->36382*/
/*36314*/         OPC_CheckChild1Type, MVT::v8i32,
/*36316*/         OPC_RecordChild2, // #1 = $rsrc
/*36317*/         OPC_RecordChild3, // #2 = $sampler
/*36318*/         OPC_RecordChild4, // #3 = $dmask
/*36319*/         OPC_RecordChild5, // #4 = $unorm
/*36320*/         OPC_RecordChild6, // #5 = $r128
/*36321*/         OPC_RecordChild7, // #6 = $da
/*36322*/         OPC_MoveChild, 8,
/*36324*/         OPC_RecordNode, // #7 = $glc
/*36325*/         OPC_MoveParent,
/*36326*/         OPC_MoveChild, 9,
/*36328*/         OPC_RecordNode, // #8 = $slc
/*36329*/         OPC_MoveParent,
/*36330*/         OPC_MoveChild, 10,
/*36332*/         OPC_RecordNode, // #9 = $tfe
/*36333*/         OPC_MoveParent,
/*36334*/         OPC_MoveChild, 11,
/*36336*/         OPC_RecordNode, // #10 = $lwe
/*36337*/         OPC_MoveParent,
/*36338*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36340*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36343*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36346*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36349*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36352*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36355*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36358*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36361*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36364*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5049:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36382*/       /*Scope*/ 68, /*->36451*/
/*36383*/         OPC_CheckChild1Type, MVT::v16i32,
/*36385*/         OPC_RecordChild2, // #1 = $rsrc
/*36386*/         OPC_RecordChild3, // #2 = $sampler
/*36387*/         OPC_RecordChild4, // #3 = $dmask
/*36388*/         OPC_RecordChild5, // #4 = $unorm
/*36389*/         OPC_RecordChild6, // #5 = $r128
/*36390*/         OPC_RecordChild7, // #6 = $da
/*36391*/         OPC_MoveChild, 8,
/*36393*/         OPC_RecordNode, // #7 = $glc
/*36394*/         OPC_MoveParent,
/*36395*/         OPC_MoveChild, 9,
/*36397*/         OPC_RecordNode, // #8 = $slc
/*36398*/         OPC_MoveParent,
/*36399*/         OPC_MoveChild, 10,
/*36401*/         OPC_RecordNode, // #9 = $tfe
/*36402*/         OPC_MoveParent,
/*36403*/         OPC_MoveChild, 11,
/*36405*/         OPC_RecordNode, // #10 = $lwe
/*36406*/         OPC_MoveParent,
/*36407*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36409*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36412*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36415*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36418*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36421*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36424*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36427*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36430*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36433*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5049:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36451*/       0, /*End of Scope*/
/*36452*/     /*Scope*/ 95|128,2/*351*/, /*->36805*/
/*36454*/       OPC_CheckChild0Integer, 61|128,39/*5053*/, 
/*36457*/       OPC_RecordChild1, // #0 = $addr
/*36458*/       OPC_Scope, 68, /*->36528*/ // 5 children in Scope
/*36460*/         OPC_CheckChild1Type, MVT::i32,
/*36462*/         OPC_RecordChild2, // #1 = $rsrc
/*36463*/         OPC_RecordChild3, // #2 = $sampler
/*36464*/         OPC_RecordChild4, // #3 = $dmask
/*36465*/         OPC_RecordChild5, // #4 = $unorm
/*36466*/         OPC_RecordChild6, // #5 = $r128
/*36467*/         OPC_RecordChild7, // #6 = $da
/*36468*/         OPC_MoveChild, 8,
/*36470*/         OPC_RecordNode, // #7 = $glc
/*36471*/         OPC_MoveParent,
/*36472*/         OPC_MoveChild, 9,
/*36474*/         OPC_RecordNode, // #8 = $slc
/*36475*/         OPC_MoveParent,
/*36476*/         OPC_MoveChild, 10,
/*36478*/         OPC_RecordNode, // #9 = $tfe
/*36479*/         OPC_MoveParent,
/*36480*/         OPC_MoveChild, 11,
/*36482*/         OPC_RecordNode, // #10 = $lwe
/*36483*/         OPC_MoveParent,
/*36484*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36486*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36489*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36492*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36495*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36498*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36501*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36504*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36507*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36510*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5053:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36528*/       /*Scope*/ 68, /*->36597*/
/*36529*/         OPC_CheckChild1Type, MVT::v2i32,
/*36531*/         OPC_RecordChild2, // #1 = $rsrc
/*36532*/         OPC_RecordChild3, // #2 = $sampler
/*36533*/         OPC_RecordChild4, // #3 = $dmask
/*36534*/         OPC_RecordChild5, // #4 = $unorm
/*36535*/         OPC_RecordChild6, // #5 = $r128
/*36536*/         OPC_RecordChild7, // #6 = $da
/*36537*/         OPC_MoveChild, 8,
/*36539*/         OPC_RecordNode, // #7 = $glc
/*36540*/         OPC_MoveParent,
/*36541*/         OPC_MoveChild, 9,
/*36543*/         OPC_RecordNode, // #8 = $slc
/*36544*/         OPC_MoveParent,
/*36545*/         OPC_MoveChild, 10,
/*36547*/         OPC_RecordNode, // #9 = $tfe
/*36548*/         OPC_MoveParent,
/*36549*/         OPC_MoveChild, 11,
/*36551*/         OPC_RecordNode, // #10 = $lwe
/*36552*/         OPC_MoveParent,
/*36553*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36555*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36558*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36561*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36564*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36567*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36570*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36573*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36576*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5053:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36597*/       /*Scope*/ 68, /*->36666*/
/*36598*/         OPC_CheckChild1Type, MVT::v4i32,
/*36600*/         OPC_RecordChild2, // #1 = $rsrc
/*36601*/         OPC_RecordChild3, // #2 = $sampler
/*36602*/         OPC_RecordChild4, // #3 = $dmask
/*36603*/         OPC_RecordChild5, // #4 = $unorm
/*36604*/         OPC_RecordChild6, // #5 = $r128
/*36605*/         OPC_RecordChild7, // #6 = $da
/*36606*/         OPC_MoveChild, 8,
/*36608*/         OPC_RecordNode, // #7 = $glc
/*36609*/         OPC_MoveParent,
/*36610*/         OPC_MoveChild, 9,
/*36612*/         OPC_RecordNode, // #8 = $slc
/*36613*/         OPC_MoveParent,
/*36614*/         OPC_MoveChild, 10,
/*36616*/         OPC_RecordNode, // #9 = $tfe
/*36617*/         OPC_MoveParent,
/*36618*/         OPC_MoveChild, 11,
/*36620*/         OPC_RecordNode, // #10 = $lwe
/*36621*/         OPC_MoveParent,
/*36622*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36624*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36627*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36630*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36633*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36636*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36639*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36642*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36645*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36648*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5053:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36666*/       /*Scope*/ 68, /*->36735*/
/*36667*/         OPC_CheckChild1Type, MVT::v8i32,
/*36669*/         OPC_RecordChild2, // #1 = $rsrc
/*36670*/         OPC_RecordChild3, // #2 = $sampler
/*36671*/         OPC_RecordChild4, // #3 = $dmask
/*36672*/         OPC_RecordChild5, // #4 = $unorm
/*36673*/         OPC_RecordChild6, // #5 = $r128
/*36674*/         OPC_RecordChild7, // #6 = $da
/*36675*/         OPC_MoveChild, 8,
/*36677*/         OPC_RecordNode, // #7 = $glc
/*36678*/         OPC_MoveParent,
/*36679*/         OPC_MoveChild, 9,
/*36681*/         OPC_RecordNode, // #8 = $slc
/*36682*/         OPC_MoveParent,
/*36683*/         OPC_MoveChild, 10,
/*36685*/         OPC_RecordNode, // #9 = $tfe
/*36686*/         OPC_MoveParent,
/*36687*/         OPC_MoveChild, 11,
/*36689*/         OPC_RecordNode, // #10 = $lwe
/*36690*/         OPC_MoveParent,
/*36691*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36693*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36696*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36699*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36702*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36705*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36708*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36711*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36714*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36717*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5053:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36735*/       /*Scope*/ 68, /*->36804*/
/*36736*/         OPC_CheckChild1Type, MVT::v16i32,
/*36738*/         OPC_RecordChild2, // #1 = $rsrc
/*36739*/         OPC_RecordChild3, // #2 = $sampler
/*36740*/         OPC_RecordChild4, // #3 = $dmask
/*36741*/         OPC_RecordChild5, // #4 = $unorm
/*36742*/         OPC_RecordChild6, // #5 = $r128
/*36743*/         OPC_RecordChild7, // #6 = $da
/*36744*/         OPC_MoveChild, 8,
/*36746*/         OPC_RecordNode, // #7 = $glc
/*36747*/         OPC_MoveParent,
/*36748*/         OPC_MoveChild, 9,
/*36750*/         OPC_RecordNode, // #8 = $slc
/*36751*/         OPC_MoveParent,
/*36752*/         OPC_MoveChild, 10,
/*36754*/         OPC_RecordNode, // #9 = $tfe
/*36755*/         OPC_MoveParent,
/*36756*/         OPC_MoveChild, 11,
/*36758*/         OPC_RecordNode, // #10 = $lwe
/*36759*/         OPC_MoveParent,
/*36760*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36762*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36765*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36768*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36771*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36774*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36777*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36780*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36783*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36786*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5053:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36804*/       0, /*End of Scope*/
/*36805*/     /*Scope*/ 95|128,2/*351*/, /*->37158*/
/*36807*/       OPC_CheckChild0Integer, 60|128,39/*5052*/, 
/*36810*/       OPC_RecordChild1, // #0 = $addr
/*36811*/       OPC_Scope, 68, /*->36881*/ // 5 children in Scope
/*36813*/         OPC_CheckChild1Type, MVT::i32,
/*36815*/         OPC_RecordChild2, // #1 = $rsrc
/*36816*/         OPC_RecordChild3, // #2 = $sampler
/*36817*/         OPC_RecordChild4, // #3 = $dmask
/*36818*/         OPC_RecordChild5, // #4 = $unorm
/*36819*/         OPC_RecordChild6, // #5 = $r128
/*36820*/         OPC_RecordChild7, // #6 = $da
/*36821*/         OPC_MoveChild, 8,
/*36823*/         OPC_RecordNode, // #7 = $glc
/*36824*/         OPC_MoveParent,
/*36825*/         OPC_MoveChild, 9,
/*36827*/         OPC_RecordNode, // #8 = $slc
/*36828*/         OPC_MoveParent,
/*36829*/         OPC_MoveChild, 10,
/*36831*/         OPC_RecordNode, // #9 = $tfe
/*36832*/         OPC_MoveParent,
/*36833*/         OPC_MoveChild, 11,
/*36835*/         OPC_RecordNode, // #10 = $lwe
/*36836*/         OPC_MoveParent,
/*36837*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36839*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36842*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36845*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36848*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36851*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36854*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36857*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36860*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36863*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5052:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36881*/       /*Scope*/ 68, /*->36950*/
/*36882*/         OPC_CheckChild1Type, MVT::v2i32,
/*36884*/         OPC_RecordChild2, // #1 = $rsrc
/*36885*/         OPC_RecordChild3, // #2 = $sampler
/*36886*/         OPC_RecordChild4, // #3 = $dmask
/*36887*/         OPC_RecordChild5, // #4 = $unorm
/*36888*/         OPC_RecordChild6, // #5 = $r128
/*36889*/         OPC_RecordChild7, // #6 = $da
/*36890*/         OPC_MoveChild, 8,
/*36892*/         OPC_RecordNode, // #7 = $glc
/*36893*/         OPC_MoveParent,
/*36894*/         OPC_MoveChild, 9,
/*36896*/         OPC_RecordNode, // #8 = $slc
/*36897*/         OPC_MoveParent,
/*36898*/         OPC_MoveChild, 10,
/*36900*/         OPC_RecordNode, // #9 = $tfe
/*36901*/         OPC_MoveParent,
/*36902*/         OPC_MoveChild, 11,
/*36904*/         OPC_RecordNode, // #10 = $lwe
/*36905*/         OPC_MoveParent,
/*36906*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36908*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36911*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36914*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36917*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36920*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36923*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36926*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36929*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36932*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5052:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36950*/       /*Scope*/ 68, /*->37019*/
/*36951*/         OPC_CheckChild1Type, MVT::v4i32,
/*36953*/         OPC_RecordChild2, // #1 = $rsrc
/*36954*/         OPC_RecordChild3, // #2 = $sampler
/*36955*/         OPC_RecordChild4, // #3 = $dmask
/*36956*/         OPC_RecordChild5, // #4 = $unorm
/*36957*/         OPC_RecordChild6, // #5 = $r128
/*36958*/         OPC_RecordChild7, // #6 = $da
/*36959*/         OPC_MoveChild, 8,
/*36961*/         OPC_RecordNode, // #7 = $glc
/*36962*/         OPC_MoveParent,
/*36963*/         OPC_MoveChild, 9,
/*36965*/         OPC_RecordNode, // #8 = $slc
/*36966*/         OPC_MoveParent,
/*36967*/         OPC_MoveChild, 10,
/*36969*/         OPC_RecordNode, // #9 = $tfe
/*36970*/         OPC_MoveParent,
/*36971*/         OPC_MoveChild, 11,
/*36973*/         OPC_RecordNode, // #10 = $lwe
/*36974*/         OPC_MoveParent,
/*36975*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36977*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36980*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36983*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36986*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36989*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36992*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36995*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36998*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37001*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5052:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37019*/       /*Scope*/ 68, /*->37088*/
/*37020*/         OPC_CheckChild1Type, MVT::v8i32,
/*37022*/         OPC_RecordChild2, // #1 = $rsrc
/*37023*/         OPC_RecordChild3, // #2 = $sampler
/*37024*/         OPC_RecordChild4, // #3 = $dmask
/*37025*/         OPC_RecordChild5, // #4 = $unorm
/*37026*/         OPC_RecordChild6, // #5 = $r128
/*37027*/         OPC_RecordChild7, // #6 = $da
/*37028*/         OPC_MoveChild, 8,
/*37030*/         OPC_RecordNode, // #7 = $glc
/*37031*/         OPC_MoveParent,
/*37032*/         OPC_MoveChild, 9,
/*37034*/         OPC_RecordNode, // #8 = $slc
/*37035*/         OPC_MoveParent,
/*37036*/         OPC_MoveChild, 10,
/*37038*/         OPC_RecordNode, // #9 = $tfe
/*37039*/         OPC_MoveParent,
/*37040*/         OPC_MoveChild, 11,
/*37042*/         OPC_RecordNode, // #10 = $lwe
/*37043*/         OPC_MoveParent,
/*37044*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37046*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37049*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37052*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37055*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37058*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37061*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37064*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37067*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37070*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5052:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37088*/       /*Scope*/ 68, /*->37157*/
/*37089*/         OPC_CheckChild1Type, MVT::v16i32,
/*37091*/         OPC_RecordChild2, // #1 = $rsrc
/*37092*/         OPC_RecordChild3, // #2 = $sampler
/*37093*/         OPC_RecordChild4, // #3 = $dmask
/*37094*/         OPC_RecordChild5, // #4 = $unorm
/*37095*/         OPC_RecordChild6, // #5 = $r128
/*37096*/         OPC_RecordChild7, // #6 = $da
/*37097*/         OPC_MoveChild, 8,
/*37099*/         OPC_RecordNode, // #7 = $glc
/*37100*/         OPC_MoveParent,
/*37101*/         OPC_MoveChild, 9,
/*37103*/         OPC_RecordNode, // #8 = $slc
/*37104*/         OPC_MoveParent,
/*37105*/         OPC_MoveChild, 10,
/*37107*/         OPC_RecordNode, // #9 = $tfe
/*37108*/         OPC_MoveParent,
/*37109*/         OPC_MoveChild, 11,
/*37111*/         OPC_RecordNode, // #10 = $lwe
/*37112*/         OPC_MoveParent,
/*37113*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37115*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37118*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37121*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37124*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37127*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37130*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37133*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37136*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37139*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5052:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37157*/       0, /*End of Scope*/
/*37158*/     /*Scope*/ 95|128,2/*351*/, /*->37511*/
/*37160*/       OPC_CheckChild0Integer, 63|128,39/*5055*/, 
/*37163*/       OPC_RecordChild1, // #0 = $addr
/*37164*/       OPC_Scope, 68, /*->37234*/ // 5 children in Scope
/*37166*/         OPC_CheckChild1Type, MVT::i32,
/*37168*/         OPC_RecordChild2, // #1 = $rsrc
/*37169*/         OPC_RecordChild3, // #2 = $sampler
/*37170*/         OPC_RecordChild4, // #3 = $dmask
/*37171*/         OPC_RecordChild5, // #4 = $unorm
/*37172*/         OPC_RecordChild6, // #5 = $r128
/*37173*/         OPC_RecordChild7, // #6 = $da
/*37174*/         OPC_MoveChild, 8,
/*37176*/         OPC_RecordNode, // #7 = $glc
/*37177*/         OPC_MoveParent,
/*37178*/         OPC_MoveChild, 9,
/*37180*/         OPC_RecordNode, // #8 = $slc
/*37181*/         OPC_MoveParent,
/*37182*/         OPC_MoveChild, 10,
/*37184*/         OPC_RecordNode, // #9 = $tfe
/*37185*/         OPC_MoveParent,
/*37186*/         OPC_MoveChild, 11,
/*37188*/         OPC_RecordNode, // #10 = $lwe
/*37189*/         OPC_MoveParent,
/*37190*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37192*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37195*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37198*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37201*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37204*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37207*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37210*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37213*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37216*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5055:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37234*/       /*Scope*/ 68, /*->37303*/
/*37235*/         OPC_CheckChild1Type, MVT::v2i32,
/*37237*/         OPC_RecordChild2, // #1 = $rsrc
/*37238*/         OPC_RecordChild3, // #2 = $sampler
/*37239*/         OPC_RecordChild4, // #3 = $dmask
/*37240*/         OPC_RecordChild5, // #4 = $unorm
/*37241*/         OPC_RecordChild6, // #5 = $r128
/*37242*/         OPC_RecordChild7, // #6 = $da
/*37243*/         OPC_MoveChild, 8,
/*37245*/         OPC_RecordNode, // #7 = $glc
/*37246*/         OPC_MoveParent,
/*37247*/         OPC_MoveChild, 9,
/*37249*/         OPC_RecordNode, // #8 = $slc
/*37250*/         OPC_MoveParent,
/*37251*/         OPC_MoveChild, 10,
/*37253*/         OPC_RecordNode, // #9 = $tfe
/*37254*/         OPC_MoveParent,
/*37255*/         OPC_MoveChild, 11,
/*37257*/         OPC_RecordNode, // #10 = $lwe
/*37258*/         OPC_MoveParent,
/*37259*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37261*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37264*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37267*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37270*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37273*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37276*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37279*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37282*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37285*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5055:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37303*/       /*Scope*/ 68, /*->37372*/
/*37304*/         OPC_CheckChild1Type, MVT::v4i32,
/*37306*/         OPC_RecordChild2, // #1 = $rsrc
/*37307*/         OPC_RecordChild3, // #2 = $sampler
/*37308*/         OPC_RecordChild4, // #3 = $dmask
/*37309*/         OPC_RecordChild5, // #4 = $unorm
/*37310*/         OPC_RecordChild6, // #5 = $r128
/*37311*/         OPC_RecordChild7, // #6 = $da
/*37312*/         OPC_MoveChild, 8,
/*37314*/         OPC_RecordNode, // #7 = $glc
/*37315*/         OPC_MoveParent,
/*37316*/         OPC_MoveChild, 9,
/*37318*/         OPC_RecordNode, // #8 = $slc
/*37319*/         OPC_MoveParent,
/*37320*/         OPC_MoveChild, 10,
/*37322*/         OPC_RecordNode, // #9 = $tfe
/*37323*/         OPC_MoveParent,
/*37324*/         OPC_MoveChild, 11,
/*37326*/         OPC_RecordNode, // #10 = $lwe
/*37327*/         OPC_MoveParent,
/*37328*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37330*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37333*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37336*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37339*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37342*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37345*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37348*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37351*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37354*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5055:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37372*/       /*Scope*/ 68, /*->37441*/
/*37373*/         OPC_CheckChild1Type, MVT::v8i32,
/*37375*/         OPC_RecordChild2, // #1 = $rsrc
/*37376*/         OPC_RecordChild3, // #2 = $sampler
/*37377*/         OPC_RecordChild4, // #3 = $dmask
/*37378*/         OPC_RecordChild5, // #4 = $unorm
/*37379*/         OPC_RecordChild6, // #5 = $r128
/*37380*/         OPC_RecordChild7, // #6 = $da
/*37381*/         OPC_MoveChild, 8,
/*37383*/         OPC_RecordNode, // #7 = $glc
/*37384*/         OPC_MoveParent,
/*37385*/         OPC_MoveChild, 9,
/*37387*/         OPC_RecordNode, // #8 = $slc
/*37388*/         OPC_MoveParent,
/*37389*/         OPC_MoveChild, 10,
/*37391*/         OPC_RecordNode, // #9 = $tfe
/*37392*/         OPC_MoveParent,
/*37393*/         OPC_MoveChild, 11,
/*37395*/         OPC_RecordNode, // #10 = $lwe
/*37396*/         OPC_MoveParent,
/*37397*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37399*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37402*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37405*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37408*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37411*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37414*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37417*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37420*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37423*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5055:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37441*/       /*Scope*/ 68, /*->37510*/
/*37442*/         OPC_CheckChild1Type, MVT::v16i32,
/*37444*/         OPC_RecordChild2, // #1 = $rsrc
/*37445*/         OPC_RecordChild3, // #2 = $sampler
/*37446*/         OPC_RecordChild4, // #3 = $dmask
/*37447*/         OPC_RecordChild5, // #4 = $unorm
/*37448*/         OPC_RecordChild6, // #5 = $r128
/*37449*/         OPC_RecordChild7, // #6 = $da
/*37450*/         OPC_MoveChild, 8,
/*37452*/         OPC_RecordNode, // #7 = $glc
/*37453*/         OPC_MoveParent,
/*37454*/         OPC_MoveChild, 9,
/*37456*/         OPC_RecordNode, // #8 = $slc
/*37457*/         OPC_MoveParent,
/*37458*/         OPC_MoveChild, 10,
/*37460*/         OPC_RecordNode, // #9 = $tfe
/*37461*/         OPC_MoveParent,
/*37462*/         OPC_MoveChild, 11,
/*37464*/         OPC_RecordNode, // #10 = $lwe
/*37465*/         OPC_MoveParent,
/*37466*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37468*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37471*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37474*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37477*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37480*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37483*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37486*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37489*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37492*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5055:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37510*/       0, /*End of Scope*/
/*37511*/     /*Scope*/ 95|128,2/*351*/, /*->37864*/
/*37513*/       OPC_CheckChild0Integer, 51|128,39/*5043*/, 
/*37516*/       OPC_RecordChild1, // #0 = $addr
/*37517*/       OPC_Scope, 68, /*->37587*/ // 5 children in Scope
/*37519*/         OPC_CheckChild1Type, MVT::i32,
/*37521*/         OPC_RecordChild2, // #1 = $rsrc
/*37522*/         OPC_RecordChild3, // #2 = $sampler
/*37523*/         OPC_RecordChild4, // #3 = $dmask
/*37524*/         OPC_RecordChild5, // #4 = $unorm
/*37525*/         OPC_RecordChild6, // #5 = $r128
/*37526*/         OPC_RecordChild7, // #6 = $da
/*37527*/         OPC_MoveChild, 8,
/*37529*/         OPC_RecordNode, // #7 = $glc
/*37530*/         OPC_MoveParent,
/*37531*/         OPC_MoveChild, 9,
/*37533*/         OPC_RecordNode, // #8 = $slc
/*37534*/         OPC_MoveParent,
/*37535*/         OPC_MoveChild, 10,
/*37537*/         OPC_RecordNode, // #9 = $tfe
/*37538*/         OPC_MoveParent,
/*37539*/         OPC_MoveChild, 11,
/*37541*/         OPC_RecordNode, // #10 = $lwe
/*37542*/         OPC_MoveParent,
/*37543*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37545*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37548*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37551*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37554*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37557*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37560*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37563*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37566*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37569*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5043:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37587*/       /*Scope*/ 68, /*->37656*/
/*37588*/         OPC_CheckChild1Type, MVT::v2i32,
/*37590*/         OPC_RecordChild2, // #1 = $rsrc
/*37591*/         OPC_RecordChild3, // #2 = $sampler
/*37592*/         OPC_RecordChild4, // #3 = $dmask
/*37593*/         OPC_RecordChild5, // #4 = $unorm
/*37594*/         OPC_RecordChild6, // #5 = $r128
/*37595*/         OPC_RecordChild7, // #6 = $da
/*37596*/         OPC_MoveChild, 8,
/*37598*/         OPC_RecordNode, // #7 = $glc
/*37599*/         OPC_MoveParent,
/*37600*/         OPC_MoveChild, 9,
/*37602*/         OPC_RecordNode, // #8 = $slc
/*37603*/         OPC_MoveParent,
/*37604*/         OPC_MoveChild, 10,
/*37606*/         OPC_RecordNode, // #9 = $tfe
/*37607*/         OPC_MoveParent,
/*37608*/         OPC_MoveChild, 11,
/*37610*/         OPC_RecordNode, // #10 = $lwe
/*37611*/         OPC_MoveParent,
/*37612*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37614*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37617*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37620*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37623*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37626*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37629*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37632*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37635*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37638*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5043:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37656*/       /*Scope*/ 68, /*->37725*/
/*37657*/         OPC_CheckChild1Type, MVT::v4i32,
/*37659*/         OPC_RecordChild2, // #1 = $rsrc
/*37660*/         OPC_RecordChild3, // #2 = $sampler
/*37661*/         OPC_RecordChild4, // #3 = $dmask
/*37662*/         OPC_RecordChild5, // #4 = $unorm
/*37663*/         OPC_RecordChild6, // #5 = $r128
/*37664*/         OPC_RecordChild7, // #6 = $da
/*37665*/         OPC_MoveChild, 8,
/*37667*/         OPC_RecordNode, // #7 = $glc
/*37668*/         OPC_MoveParent,
/*37669*/         OPC_MoveChild, 9,
/*37671*/         OPC_RecordNode, // #8 = $slc
/*37672*/         OPC_MoveParent,
/*37673*/         OPC_MoveChild, 10,
/*37675*/         OPC_RecordNode, // #9 = $tfe
/*37676*/         OPC_MoveParent,
/*37677*/         OPC_MoveChild, 11,
/*37679*/         OPC_RecordNode, // #10 = $lwe
/*37680*/         OPC_MoveParent,
/*37681*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37683*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37686*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37689*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37692*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37695*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37698*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37701*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37704*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37707*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5043:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37725*/       /*Scope*/ 68, /*->37794*/
/*37726*/         OPC_CheckChild1Type, MVT::v8i32,
/*37728*/         OPC_RecordChild2, // #1 = $rsrc
/*37729*/         OPC_RecordChild3, // #2 = $sampler
/*37730*/         OPC_RecordChild4, // #3 = $dmask
/*37731*/         OPC_RecordChild5, // #4 = $unorm
/*37732*/         OPC_RecordChild6, // #5 = $r128
/*37733*/         OPC_RecordChild7, // #6 = $da
/*37734*/         OPC_MoveChild, 8,
/*37736*/         OPC_RecordNode, // #7 = $glc
/*37737*/         OPC_MoveParent,
/*37738*/         OPC_MoveChild, 9,
/*37740*/         OPC_RecordNode, // #8 = $slc
/*37741*/         OPC_MoveParent,
/*37742*/         OPC_MoveChild, 10,
/*37744*/         OPC_RecordNode, // #9 = $tfe
/*37745*/         OPC_MoveParent,
/*37746*/         OPC_MoveChild, 11,
/*37748*/         OPC_RecordNode, // #10 = $lwe
/*37749*/         OPC_MoveParent,
/*37750*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37752*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37755*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37758*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37761*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37764*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37767*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37770*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37773*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37776*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5043:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37794*/       /*Scope*/ 68, /*->37863*/
/*37795*/         OPC_CheckChild1Type, MVT::v16i32,
/*37797*/         OPC_RecordChild2, // #1 = $rsrc
/*37798*/         OPC_RecordChild3, // #2 = $sampler
/*37799*/         OPC_RecordChild4, // #3 = $dmask
/*37800*/         OPC_RecordChild5, // #4 = $unorm
/*37801*/         OPC_RecordChild6, // #5 = $r128
/*37802*/         OPC_RecordChild7, // #6 = $da
/*37803*/         OPC_MoveChild, 8,
/*37805*/         OPC_RecordNode, // #7 = $glc
/*37806*/         OPC_MoveParent,
/*37807*/         OPC_MoveChild, 9,
/*37809*/         OPC_RecordNode, // #8 = $slc
/*37810*/         OPC_MoveParent,
/*37811*/         OPC_MoveChild, 10,
/*37813*/         OPC_RecordNode, // #9 = $tfe
/*37814*/         OPC_MoveParent,
/*37815*/         OPC_MoveChild, 11,
/*37817*/         OPC_RecordNode, // #10 = $lwe
/*37818*/         OPC_MoveParent,
/*37819*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37821*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37824*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37827*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37830*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37833*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37836*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37839*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37842*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37845*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5043:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37863*/       0, /*End of Scope*/
/*37864*/     /*Scope*/ 95|128,2/*351*/, /*->38217*/
/*37866*/       OPC_CheckChild0Integer, 50|128,39/*5042*/, 
/*37869*/       OPC_RecordChild1, // #0 = $addr
/*37870*/       OPC_Scope, 68, /*->37940*/ // 5 children in Scope
/*37872*/         OPC_CheckChild1Type, MVT::i32,
/*37874*/         OPC_RecordChild2, // #1 = $rsrc
/*37875*/         OPC_RecordChild3, // #2 = $sampler
/*37876*/         OPC_RecordChild4, // #3 = $dmask
/*37877*/         OPC_RecordChild5, // #4 = $unorm
/*37878*/         OPC_RecordChild6, // #5 = $r128
/*37879*/         OPC_RecordChild7, // #6 = $da
/*37880*/         OPC_MoveChild, 8,
/*37882*/         OPC_RecordNode, // #7 = $glc
/*37883*/         OPC_MoveParent,
/*37884*/         OPC_MoveChild, 9,
/*37886*/         OPC_RecordNode, // #8 = $slc
/*37887*/         OPC_MoveParent,
/*37888*/         OPC_MoveChild, 10,
/*37890*/         OPC_RecordNode, // #9 = $tfe
/*37891*/         OPC_MoveParent,
/*37892*/         OPC_MoveChild, 11,
/*37894*/         OPC_RecordNode, // #10 = $lwe
/*37895*/         OPC_MoveParent,
/*37896*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37898*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37901*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37904*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37907*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37910*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37913*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37916*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37919*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37922*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5042:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37940*/       /*Scope*/ 68, /*->38009*/
/*37941*/         OPC_CheckChild1Type, MVT::v2i32,
/*37943*/         OPC_RecordChild2, // #1 = $rsrc
/*37944*/         OPC_RecordChild3, // #2 = $sampler
/*37945*/         OPC_RecordChild4, // #3 = $dmask
/*37946*/         OPC_RecordChild5, // #4 = $unorm
/*37947*/         OPC_RecordChild6, // #5 = $r128
/*37948*/         OPC_RecordChild7, // #6 = $da
/*37949*/         OPC_MoveChild, 8,
/*37951*/         OPC_RecordNode, // #7 = $glc
/*37952*/         OPC_MoveParent,
/*37953*/         OPC_MoveChild, 9,
/*37955*/         OPC_RecordNode, // #8 = $slc
/*37956*/         OPC_MoveParent,
/*37957*/         OPC_MoveChild, 10,
/*37959*/         OPC_RecordNode, // #9 = $tfe
/*37960*/         OPC_MoveParent,
/*37961*/         OPC_MoveChild, 11,
/*37963*/         OPC_RecordNode, // #10 = $lwe
/*37964*/         OPC_MoveParent,
/*37965*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37967*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37970*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37973*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37976*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37979*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37982*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37985*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37988*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37991*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5042:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38009*/       /*Scope*/ 68, /*->38078*/
/*38010*/         OPC_CheckChild1Type, MVT::v4i32,
/*38012*/         OPC_RecordChild2, // #1 = $rsrc
/*38013*/         OPC_RecordChild3, // #2 = $sampler
/*38014*/         OPC_RecordChild4, // #3 = $dmask
/*38015*/         OPC_RecordChild5, // #4 = $unorm
/*38016*/         OPC_RecordChild6, // #5 = $r128
/*38017*/         OPC_RecordChild7, // #6 = $da
/*38018*/         OPC_MoveChild, 8,
/*38020*/         OPC_RecordNode, // #7 = $glc
/*38021*/         OPC_MoveParent,
/*38022*/         OPC_MoveChild, 9,
/*38024*/         OPC_RecordNode, // #8 = $slc
/*38025*/         OPC_MoveParent,
/*38026*/         OPC_MoveChild, 10,
/*38028*/         OPC_RecordNode, // #9 = $tfe
/*38029*/         OPC_MoveParent,
/*38030*/         OPC_MoveChild, 11,
/*38032*/         OPC_RecordNode, // #10 = $lwe
/*38033*/         OPC_MoveParent,
/*38034*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38036*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38039*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38042*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38045*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38048*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38051*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38054*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38057*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38060*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5042:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38078*/       /*Scope*/ 68, /*->38147*/
/*38079*/         OPC_CheckChild1Type, MVT::v8i32,
/*38081*/         OPC_RecordChild2, // #1 = $rsrc
/*38082*/         OPC_RecordChild3, // #2 = $sampler
/*38083*/         OPC_RecordChild4, // #3 = $dmask
/*38084*/         OPC_RecordChild5, // #4 = $unorm
/*38085*/         OPC_RecordChild6, // #5 = $r128
/*38086*/         OPC_RecordChild7, // #6 = $da
/*38087*/         OPC_MoveChild, 8,
/*38089*/         OPC_RecordNode, // #7 = $glc
/*38090*/         OPC_MoveParent,
/*38091*/         OPC_MoveChild, 9,
/*38093*/         OPC_RecordNode, // #8 = $slc
/*38094*/         OPC_MoveParent,
/*38095*/         OPC_MoveChild, 10,
/*38097*/         OPC_RecordNode, // #9 = $tfe
/*38098*/         OPC_MoveParent,
/*38099*/         OPC_MoveChild, 11,
/*38101*/         OPC_RecordNode, // #10 = $lwe
/*38102*/         OPC_MoveParent,
/*38103*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38105*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38108*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38111*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38114*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38117*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38120*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38123*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38126*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38129*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5042:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38147*/       /*Scope*/ 68, /*->38216*/
/*38148*/         OPC_CheckChild1Type, MVT::v16i32,
/*38150*/         OPC_RecordChild2, // #1 = $rsrc
/*38151*/         OPC_RecordChild3, // #2 = $sampler
/*38152*/         OPC_RecordChild4, // #3 = $dmask
/*38153*/         OPC_RecordChild5, // #4 = $unorm
/*38154*/         OPC_RecordChild6, // #5 = $r128
/*38155*/         OPC_RecordChild7, // #6 = $da
/*38156*/         OPC_MoveChild, 8,
/*38158*/         OPC_RecordNode, // #7 = $glc
/*38159*/         OPC_MoveParent,
/*38160*/         OPC_MoveChild, 9,
/*38162*/         OPC_RecordNode, // #8 = $slc
/*38163*/         OPC_MoveParent,
/*38164*/         OPC_MoveChild, 10,
/*38166*/         OPC_RecordNode, // #9 = $tfe
/*38167*/         OPC_MoveParent,
/*38168*/         OPC_MoveChild, 11,
/*38170*/         OPC_RecordNode, // #10 = $lwe
/*38171*/         OPC_MoveParent,
/*38172*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38174*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38177*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38180*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38183*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38186*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38189*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38192*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38195*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38198*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5042:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38216*/       0, /*End of Scope*/
/*38217*/     /*Scope*/ 95|128,2/*351*/, /*->38570*/
/*38219*/       OPC_CheckChild0Integer, 65|128,39/*5057*/, 
/*38222*/       OPC_RecordChild1, // #0 = $addr
/*38223*/       OPC_Scope, 68, /*->38293*/ // 5 children in Scope
/*38225*/         OPC_CheckChild1Type, MVT::i32,
/*38227*/         OPC_RecordChild2, // #1 = $rsrc
/*38228*/         OPC_RecordChild3, // #2 = $sampler
/*38229*/         OPC_RecordChild4, // #3 = $dmask
/*38230*/         OPC_RecordChild5, // #4 = $unorm
/*38231*/         OPC_RecordChild6, // #5 = $r128
/*38232*/         OPC_RecordChild7, // #6 = $da
/*38233*/         OPC_MoveChild, 8,
/*38235*/         OPC_RecordNode, // #7 = $glc
/*38236*/         OPC_MoveParent,
/*38237*/         OPC_MoveChild, 9,
/*38239*/         OPC_RecordNode, // #8 = $slc
/*38240*/         OPC_MoveParent,
/*38241*/         OPC_MoveChild, 10,
/*38243*/         OPC_RecordNode, // #9 = $tfe
/*38244*/         OPC_MoveParent,
/*38245*/         OPC_MoveChild, 11,
/*38247*/         OPC_RecordNode, // #10 = $lwe
/*38248*/         OPC_MoveParent,
/*38249*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38251*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38254*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38257*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38260*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38263*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38266*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38269*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38272*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38275*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5057:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38293*/       /*Scope*/ 68, /*->38362*/
/*38294*/         OPC_CheckChild1Type, MVT::v2i32,
/*38296*/         OPC_RecordChild2, // #1 = $rsrc
/*38297*/         OPC_RecordChild3, // #2 = $sampler
/*38298*/         OPC_RecordChild4, // #3 = $dmask
/*38299*/         OPC_RecordChild5, // #4 = $unorm
/*38300*/         OPC_RecordChild6, // #5 = $r128
/*38301*/         OPC_RecordChild7, // #6 = $da
/*38302*/         OPC_MoveChild, 8,
/*38304*/         OPC_RecordNode, // #7 = $glc
/*38305*/         OPC_MoveParent,
/*38306*/         OPC_MoveChild, 9,
/*38308*/         OPC_RecordNode, // #8 = $slc
/*38309*/         OPC_MoveParent,
/*38310*/         OPC_MoveChild, 10,
/*38312*/         OPC_RecordNode, // #9 = $tfe
/*38313*/         OPC_MoveParent,
/*38314*/         OPC_MoveChild, 11,
/*38316*/         OPC_RecordNode, // #10 = $lwe
/*38317*/         OPC_MoveParent,
/*38318*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38320*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38323*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38326*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38329*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38332*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38335*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38338*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38341*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38344*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5057:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38362*/       /*Scope*/ 68, /*->38431*/
/*38363*/         OPC_CheckChild1Type, MVT::v4i32,
/*38365*/         OPC_RecordChild2, // #1 = $rsrc
/*38366*/         OPC_RecordChild3, // #2 = $sampler
/*38367*/         OPC_RecordChild4, // #3 = $dmask
/*38368*/         OPC_RecordChild5, // #4 = $unorm
/*38369*/         OPC_RecordChild6, // #5 = $r128
/*38370*/         OPC_RecordChild7, // #6 = $da
/*38371*/         OPC_MoveChild, 8,
/*38373*/         OPC_RecordNode, // #7 = $glc
/*38374*/         OPC_MoveParent,
/*38375*/         OPC_MoveChild, 9,
/*38377*/         OPC_RecordNode, // #8 = $slc
/*38378*/         OPC_MoveParent,
/*38379*/         OPC_MoveChild, 10,
/*38381*/         OPC_RecordNode, // #9 = $tfe
/*38382*/         OPC_MoveParent,
/*38383*/         OPC_MoveChild, 11,
/*38385*/         OPC_RecordNode, // #10 = $lwe
/*38386*/         OPC_MoveParent,
/*38387*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38389*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38392*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38395*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38398*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38401*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38404*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38407*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38410*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38413*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5057:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38431*/       /*Scope*/ 68, /*->38500*/
/*38432*/         OPC_CheckChild1Type, MVT::v8i32,
/*38434*/         OPC_RecordChild2, // #1 = $rsrc
/*38435*/         OPC_RecordChild3, // #2 = $sampler
/*38436*/         OPC_RecordChild4, // #3 = $dmask
/*38437*/         OPC_RecordChild5, // #4 = $unorm
/*38438*/         OPC_RecordChild6, // #5 = $r128
/*38439*/         OPC_RecordChild7, // #6 = $da
/*38440*/         OPC_MoveChild, 8,
/*38442*/         OPC_RecordNode, // #7 = $glc
/*38443*/         OPC_MoveParent,
/*38444*/         OPC_MoveChild, 9,
/*38446*/         OPC_RecordNode, // #8 = $slc
/*38447*/         OPC_MoveParent,
/*38448*/         OPC_MoveChild, 10,
/*38450*/         OPC_RecordNode, // #9 = $tfe
/*38451*/         OPC_MoveParent,
/*38452*/         OPC_MoveChild, 11,
/*38454*/         OPC_RecordNode, // #10 = $lwe
/*38455*/         OPC_MoveParent,
/*38456*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38458*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38461*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38464*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38467*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38470*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38473*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38476*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38479*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38482*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5057:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38500*/       /*Scope*/ 68, /*->38569*/
/*38501*/         OPC_CheckChild1Type, MVT::v16i32,
/*38503*/         OPC_RecordChild2, // #1 = $rsrc
/*38504*/         OPC_RecordChild3, // #2 = $sampler
/*38505*/         OPC_RecordChild4, // #3 = $dmask
/*38506*/         OPC_RecordChild5, // #4 = $unorm
/*38507*/         OPC_RecordChild6, // #5 = $r128
/*38508*/         OPC_RecordChild7, // #6 = $da
/*38509*/         OPC_MoveChild, 8,
/*38511*/         OPC_RecordNode, // #7 = $glc
/*38512*/         OPC_MoveParent,
/*38513*/         OPC_MoveChild, 9,
/*38515*/         OPC_RecordNode, // #8 = $slc
/*38516*/         OPC_MoveParent,
/*38517*/         OPC_MoveChild, 10,
/*38519*/         OPC_RecordNode, // #9 = $tfe
/*38520*/         OPC_MoveParent,
/*38521*/         OPC_MoveChild, 11,
/*38523*/         OPC_RecordNode, // #10 = $lwe
/*38524*/         OPC_MoveParent,
/*38525*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38527*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38530*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38533*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38536*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38539*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38542*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38545*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38548*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38551*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5057:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38569*/       0, /*End of Scope*/
/*38570*/     /*Scope*/ 95|128,2/*351*/, /*->38923*/
/*38572*/       OPC_CheckChild0Integer, 55|128,39/*5047*/, 
/*38575*/       OPC_RecordChild1, // #0 = $addr
/*38576*/       OPC_Scope, 68, /*->38646*/ // 5 children in Scope
/*38578*/         OPC_CheckChild1Type, MVT::i32,
/*38580*/         OPC_RecordChild2, // #1 = $rsrc
/*38581*/         OPC_RecordChild3, // #2 = $sampler
/*38582*/         OPC_RecordChild4, // #3 = $dmask
/*38583*/         OPC_RecordChild5, // #4 = $unorm
/*38584*/         OPC_RecordChild6, // #5 = $r128
/*38585*/         OPC_RecordChild7, // #6 = $da
/*38586*/         OPC_MoveChild, 8,
/*38588*/         OPC_RecordNode, // #7 = $glc
/*38589*/         OPC_MoveParent,
/*38590*/         OPC_MoveChild, 9,
/*38592*/         OPC_RecordNode, // #8 = $slc
/*38593*/         OPC_MoveParent,
/*38594*/         OPC_MoveChild, 10,
/*38596*/         OPC_RecordNode, // #9 = $tfe
/*38597*/         OPC_MoveParent,
/*38598*/         OPC_MoveChild, 11,
/*38600*/         OPC_RecordNode, // #10 = $lwe
/*38601*/         OPC_MoveParent,
/*38602*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38604*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38607*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38610*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38613*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38616*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38619*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38622*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38625*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38628*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5047:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38646*/       /*Scope*/ 68, /*->38715*/
/*38647*/         OPC_CheckChild1Type, MVT::v2i32,
/*38649*/         OPC_RecordChild2, // #1 = $rsrc
/*38650*/         OPC_RecordChild3, // #2 = $sampler
/*38651*/         OPC_RecordChild4, // #3 = $dmask
/*38652*/         OPC_RecordChild5, // #4 = $unorm
/*38653*/         OPC_RecordChild6, // #5 = $r128
/*38654*/         OPC_RecordChild7, // #6 = $da
/*38655*/         OPC_MoveChild, 8,
/*38657*/         OPC_RecordNode, // #7 = $glc
/*38658*/         OPC_MoveParent,
/*38659*/         OPC_MoveChild, 9,
/*38661*/         OPC_RecordNode, // #8 = $slc
/*38662*/         OPC_MoveParent,
/*38663*/         OPC_MoveChild, 10,
/*38665*/         OPC_RecordNode, // #9 = $tfe
/*38666*/         OPC_MoveParent,
/*38667*/         OPC_MoveChild, 11,
/*38669*/         OPC_RecordNode, // #10 = $lwe
/*38670*/         OPC_MoveParent,
/*38671*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38673*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38676*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38679*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38682*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38685*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38688*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38691*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38694*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38697*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5047:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38715*/       /*Scope*/ 68, /*->38784*/
/*38716*/         OPC_CheckChild1Type, MVT::v4i32,
/*38718*/         OPC_RecordChild2, // #1 = $rsrc
/*38719*/         OPC_RecordChild3, // #2 = $sampler
/*38720*/         OPC_RecordChild4, // #3 = $dmask
/*38721*/         OPC_RecordChild5, // #4 = $unorm
/*38722*/         OPC_RecordChild6, // #5 = $r128
/*38723*/         OPC_RecordChild7, // #6 = $da
/*38724*/         OPC_MoveChild, 8,
/*38726*/         OPC_RecordNode, // #7 = $glc
/*38727*/         OPC_MoveParent,
/*38728*/         OPC_MoveChild, 9,
/*38730*/         OPC_RecordNode, // #8 = $slc
/*38731*/         OPC_MoveParent,
/*38732*/         OPC_MoveChild, 10,
/*38734*/         OPC_RecordNode, // #9 = $tfe
/*38735*/         OPC_MoveParent,
/*38736*/         OPC_MoveChild, 11,
/*38738*/         OPC_RecordNode, // #10 = $lwe
/*38739*/         OPC_MoveParent,
/*38740*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38742*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38745*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38748*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38751*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38754*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38757*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38760*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38763*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38766*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5047:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38784*/       /*Scope*/ 68, /*->38853*/
/*38785*/         OPC_CheckChild1Type, MVT::v8i32,
/*38787*/         OPC_RecordChild2, // #1 = $rsrc
/*38788*/         OPC_RecordChild3, // #2 = $sampler
/*38789*/         OPC_RecordChild4, // #3 = $dmask
/*38790*/         OPC_RecordChild5, // #4 = $unorm
/*38791*/         OPC_RecordChild6, // #5 = $r128
/*38792*/         OPC_RecordChild7, // #6 = $da
/*38793*/         OPC_MoveChild, 8,
/*38795*/         OPC_RecordNode, // #7 = $glc
/*38796*/         OPC_MoveParent,
/*38797*/         OPC_MoveChild, 9,
/*38799*/         OPC_RecordNode, // #8 = $slc
/*38800*/         OPC_MoveParent,
/*38801*/         OPC_MoveChild, 10,
/*38803*/         OPC_RecordNode, // #9 = $tfe
/*38804*/         OPC_MoveParent,
/*38805*/         OPC_MoveChild, 11,
/*38807*/         OPC_RecordNode, // #10 = $lwe
/*38808*/         OPC_MoveParent,
/*38809*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38811*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38814*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38817*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38820*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38823*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38826*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38829*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38832*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38835*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5047:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38853*/       /*Scope*/ 68, /*->38922*/
/*38854*/         OPC_CheckChild1Type, MVT::v16i32,
/*38856*/         OPC_RecordChild2, // #1 = $rsrc
/*38857*/         OPC_RecordChild3, // #2 = $sampler
/*38858*/         OPC_RecordChild4, // #3 = $dmask
/*38859*/         OPC_RecordChild5, // #4 = $unorm
/*38860*/         OPC_RecordChild6, // #5 = $r128
/*38861*/         OPC_RecordChild7, // #6 = $da
/*38862*/         OPC_MoveChild, 8,
/*38864*/         OPC_RecordNode, // #7 = $glc
/*38865*/         OPC_MoveParent,
/*38866*/         OPC_MoveChild, 9,
/*38868*/         OPC_RecordNode, // #8 = $slc
/*38869*/         OPC_MoveParent,
/*38870*/         OPC_MoveChild, 10,
/*38872*/         OPC_RecordNode, // #9 = $tfe
/*38873*/         OPC_MoveParent,
/*38874*/         OPC_MoveChild, 11,
/*38876*/         OPC_RecordNode, // #10 = $lwe
/*38877*/         OPC_MoveParent,
/*38878*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38880*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38883*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38886*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38889*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38892*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38895*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38898*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38901*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38904*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5047:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38922*/       0, /*End of Scope*/
/*38923*/     /*Scope*/ 95|128,2/*351*/, /*->39276*/
/*38925*/       OPC_CheckChild0Integer, 54|128,39/*5046*/, 
/*38928*/       OPC_RecordChild1, // #0 = $addr
/*38929*/       OPC_Scope, 68, /*->38999*/ // 5 children in Scope
/*38931*/         OPC_CheckChild1Type, MVT::i32,
/*38933*/         OPC_RecordChild2, // #1 = $rsrc
/*38934*/         OPC_RecordChild3, // #2 = $sampler
/*38935*/         OPC_RecordChild4, // #3 = $dmask
/*38936*/         OPC_RecordChild5, // #4 = $unorm
/*38937*/         OPC_RecordChild6, // #5 = $r128
/*38938*/         OPC_RecordChild7, // #6 = $da
/*38939*/         OPC_MoveChild, 8,
/*38941*/         OPC_RecordNode, // #7 = $glc
/*38942*/         OPC_MoveParent,
/*38943*/         OPC_MoveChild, 9,
/*38945*/         OPC_RecordNode, // #8 = $slc
/*38946*/         OPC_MoveParent,
/*38947*/         OPC_MoveChild, 10,
/*38949*/         OPC_RecordNode, // #9 = $tfe
/*38950*/         OPC_MoveParent,
/*38951*/         OPC_MoveChild, 11,
/*38953*/         OPC_RecordNode, // #10 = $lwe
/*38954*/         OPC_MoveParent,
/*38955*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38957*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38960*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38963*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38966*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38969*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38972*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38975*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38978*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38981*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5046:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38999*/       /*Scope*/ 68, /*->39068*/
/*39000*/         OPC_CheckChild1Type, MVT::v2i32,
/*39002*/         OPC_RecordChild2, // #1 = $rsrc
/*39003*/         OPC_RecordChild3, // #2 = $sampler
/*39004*/         OPC_RecordChild4, // #3 = $dmask
/*39005*/         OPC_RecordChild5, // #4 = $unorm
/*39006*/         OPC_RecordChild6, // #5 = $r128
/*39007*/         OPC_RecordChild7, // #6 = $da
/*39008*/         OPC_MoveChild, 8,
/*39010*/         OPC_RecordNode, // #7 = $glc
/*39011*/         OPC_MoveParent,
/*39012*/         OPC_MoveChild, 9,
/*39014*/         OPC_RecordNode, // #8 = $slc
/*39015*/         OPC_MoveParent,
/*39016*/         OPC_MoveChild, 10,
/*39018*/         OPC_RecordNode, // #9 = $tfe
/*39019*/         OPC_MoveParent,
/*39020*/         OPC_MoveChild, 11,
/*39022*/         OPC_RecordNode, // #10 = $lwe
/*39023*/         OPC_MoveParent,
/*39024*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39026*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39029*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39032*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39035*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39038*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39041*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39044*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39047*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39050*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5046:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39068*/       /*Scope*/ 68, /*->39137*/
/*39069*/         OPC_CheckChild1Type, MVT::v4i32,
/*39071*/         OPC_RecordChild2, // #1 = $rsrc
/*39072*/         OPC_RecordChild3, // #2 = $sampler
/*39073*/         OPC_RecordChild4, // #3 = $dmask
/*39074*/         OPC_RecordChild5, // #4 = $unorm
/*39075*/         OPC_RecordChild6, // #5 = $r128
/*39076*/         OPC_RecordChild7, // #6 = $da
/*39077*/         OPC_MoveChild, 8,
/*39079*/         OPC_RecordNode, // #7 = $glc
/*39080*/         OPC_MoveParent,
/*39081*/         OPC_MoveChild, 9,
/*39083*/         OPC_RecordNode, // #8 = $slc
/*39084*/         OPC_MoveParent,
/*39085*/         OPC_MoveChild, 10,
/*39087*/         OPC_RecordNode, // #9 = $tfe
/*39088*/         OPC_MoveParent,
/*39089*/         OPC_MoveChild, 11,
/*39091*/         OPC_RecordNode, // #10 = $lwe
/*39092*/         OPC_MoveParent,
/*39093*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39095*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39098*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39101*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39104*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39107*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39110*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39113*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39116*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39119*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5046:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39137*/       /*Scope*/ 68, /*->39206*/
/*39138*/         OPC_CheckChild1Type, MVT::v8i32,
/*39140*/         OPC_RecordChild2, // #1 = $rsrc
/*39141*/         OPC_RecordChild3, // #2 = $sampler
/*39142*/         OPC_RecordChild4, // #3 = $dmask
/*39143*/         OPC_RecordChild5, // #4 = $unorm
/*39144*/         OPC_RecordChild6, // #5 = $r128
/*39145*/         OPC_RecordChild7, // #6 = $da
/*39146*/         OPC_MoveChild, 8,
/*39148*/         OPC_RecordNode, // #7 = $glc
/*39149*/         OPC_MoveParent,
/*39150*/         OPC_MoveChild, 9,
/*39152*/         OPC_RecordNode, // #8 = $slc
/*39153*/         OPC_MoveParent,
/*39154*/         OPC_MoveChild, 10,
/*39156*/         OPC_RecordNode, // #9 = $tfe
/*39157*/         OPC_MoveParent,
/*39158*/         OPC_MoveChild, 11,
/*39160*/         OPC_RecordNode, // #10 = $lwe
/*39161*/         OPC_MoveParent,
/*39162*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39164*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39167*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39170*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39173*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39176*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39179*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39182*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39185*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39188*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5046:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39206*/       /*Scope*/ 68, /*->39275*/
/*39207*/         OPC_CheckChild1Type, MVT::v16i32,
/*39209*/         OPC_RecordChild2, // #1 = $rsrc
/*39210*/         OPC_RecordChild3, // #2 = $sampler
/*39211*/         OPC_RecordChild4, // #3 = $dmask
/*39212*/         OPC_RecordChild5, // #4 = $unorm
/*39213*/         OPC_RecordChild6, // #5 = $r128
/*39214*/         OPC_RecordChild7, // #6 = $da
/*39215*/         OPC_MoveChild, 8,
/*39217*/         OPC_RecordNode, // #7 = $glc
/*39218*/         OPC_MoveParent,
/*39219*/         OPC_MoveChild, 9,
/*39221*/         OPC_RecordNode, // #8 = $slc
/*39222*/         OPC_MoveParent,
/*39223*/         OPC_MoveChild, 10,
/*39225*/         OPC_RecordNode, // #9 = $tfe
/*39226*/         OPC_MoveParent,
/*39227*/         OPC_MoveChild, 11,
/*39229*/         OPC_RecordNode, // #10 = $lwe
/*39230*/         OPC_MoveParent,
/*39231*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39233*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39236*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39239*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39242*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39245*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39248*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39251*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39254*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39257*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5046:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39275*/       0, /*End of Scope*/
/*39276*/     /*Scope*/ 16|128,1/*144*/, /*->39422*/
/*39278*/       OPC_CheckChild0Integer, 12|128,39/*5004*/, 
/*39281*/       OPC_RecordChild1, // #0 = $addr
/*39282*/       OPC_Scope, 68, /*->39352*/ // 2 children in Scope
/*39284*/         OPC_CheckChild1Type, MVT::v2i32,
/*39286*/         OPC_RecordChild2, // #1 = $rsrc
/*39287*/         OPC_RecordChild3, // #2 = $sampler
/*39288*/         OPC_RecordChild4, // #3 = $dmask
/*39289*/         OPC_RecordChild5, // #4 = $unorm
/*39290*/         OPC_RecordChild6, // #5 = $r128
/*39291*/         OPC_RecordChild7, // #6 = $da
/*39292*/         OPC_MoveChild, 8,
/*39294*/         OPC_RecordNode, // #7 = $glc
/*39295*/         OPC_MoveParent,
/*39296*/         OPC_MoveChild, 9,
/*39298*/         OPC_RecordNode, // #8 = $slc
/*39299*/         OPC_MoveParent,
/*39300*/         OPC_MoveChild, 10,
/*39302*/         OPC_RecordNode, // #9 = $tfe
/*39303*/         OPC_MoveParent,
/*39304*/         OPC_MoveChild, 11,
/*39306*/         OPC_RecordNode, // #10 = $lwe
/*39307*/         OPC_MoveParent,
/*39308*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39310*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39313*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39316*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39319*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39322*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39325*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39328*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39331*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39334*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5004:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39352*/       /*Scope*/ 68, /*->39421*/
/*39353*/         OPC_CheckChild1Type, MVT::v4i32,
/*39355*/         OPC_RecordChild2, // #1 = $rsrc
/*39356*/         OPC_RecordChild3, // #2 = $sampler
/*39357*/         OPC_RecordChild4, // #3 = $dmask
/*39358*/         OPC_RecordChild5, // #4 = $unorm
/*39359*/         OPC_RecordChild6, // #5 = $r128
/*39360*/         OPC_RecordChild7, // #6 = $da
/*39361*/         OPC_MoveChild, 8,
/*39363*/         OPC_RecordNode, // #7 = $glc
/*39364*/         OPC_MoveParent,
/*39365*/         OPC_MoveChild, 9,
/*39367*/         OPC_RecordNode, // #8 = $slc
/*39368*/         OPC_MoveParent,
/*39369*/         OPC_MoveChild, 10,
/*39371*/         OPC_RecordNode, // #9 = $tfe
/*39372*/         OPC_MoveParent,
/*39373*/         OPC_MoveChild, 11,
/*39375*/         OPC_RecordNode, // #10 = $lwe
/*39376*/         OPC_MoveParent,
/*39377*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39379*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39382*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39385*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39388*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39391*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39394*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39397*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39400*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39403*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5004:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39421*/       0, /*End of Scope*/
/*39422*/     /*Scope*/ 72, /*->39495*/
/*39423*/       OPC_CheckChild0Integer, 29|128,39/*5021*/, 
/*39426*/       OPC_RecordChild1, // #0 = $addr
/*39427*/       OPC_CheckChild1Type, MVT::v4i32,
/*39429*/       OPC_RecordChild2, // #1 = $rsrc
/*39430*/       OPC_RecordChild3, // #2 = $sampler
/*39431*/       OPC_RecordChild4, // #3 = $dmask
/*39432*/       OPC_RecordChild5, // #4 = $unorm
/*39433*/       OPC_RecordChild6, // #5 = $r128
/*39434*/       OPC_RecordChild7, // #6 = $da
/*39435*/       OPC_MoveChild, 8,
/*39437*/       OPC_RecordNode, // #7 = $glc
/*39438*/       OPC_MoveParent,
/*39439*/       OPC_MoveChild, 9,
/*39441*/       OPC_RecordNode, // #8 = $slc
/*39442*/       OPC_MoveParent,
/*39443*/       OPC_MoveChild, 10,
/*39445*/       OPC_RecordNode, // #9 = $tfe
/*39446*/       OPC_MoveParent,
/*39447*/       OPC_MoveChild, 11,
/*39449*/       OPC_RecordNode, // #10 = $lwe
/*39450*/       OPC_MoveParent,
/*39451*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39453*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39456*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39459*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39462*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39465*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39468*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39471*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39474*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39477*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5021:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39495*/     /*Scope*/ 72, /*->39568*/
/*39496*/       OPC_CheckChild0Integer, 31|128,39/*5023*/, 
/*39499*/       OPC_RecordChild1, // #0 = $addr
/*39500*/       OPC_CheckChild1Type, MVT::v4i32,
/*39502*/       OPC_RecordChild2, // #1 = $rsrc
/*39503*/       OPC_RecordChild3, // #2 = $sampler
/*39504*/       OPC_RecordChild4, // #3 = $dmask
/*39505*/       OPC_RecordChild5, // #4 = $unorm
/*39506*/       OPC_RecordChild6, // #5 = $r128
/*39507*/       OPC_RecordChild7, // #6 = $da
/*39508*/       OPC_MoveChild, 8,
/*39510*/       OPC_RecordNode, // #7 = $glc
/*39511*/       OPC_MoveParent,
/*39512*/       OPC_MoveChild, 9,
/*39514*/       OPC_RecordNode, // #8 = $slc
/*39515*/       OPC_MoveParent,
/*39516*/       OPC_MoveChild, 10,
/*39518*/       OPC_RecordNode, // #9 = $tfe
/*39519*/       OPC_MoveParent,
/*39520*/       OPC_MoveChild, 11,
/*39522*/       OPC_RecordNode, // #10 = $lwe
/*39523*/       OPC_MoveParent,
/*39524*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39526*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39529*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39532*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39535*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39538*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39541*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39544*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39547*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39550*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5023:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39568*/     /*Scope*/ 72, /*->39641*/
/*39569*/       OPC_CheckChild0Integer, 13|128,39/*5005*/, 
/*39572*/       OPC_RecordChild1, // #0 = $addr
/*39573*/       OPC_CheckChild1Type, MVT::v4i32,
/*39575*/       OPC_RecordChild2, // #1 = $rsrc
/*39576*/       OPC_RecordChild3, // #2 = $sampler
/*39577*/       OPC_RecordChild4, // #3 = $dmask
/*39578*/       OPC_RecordChild5, // #4 = $unorm
/*39579*/       OPC_RecordChild6, // #5 = $r128
/*39580*/       OPC_RecordChild7, // #6 = $da
/*39581*/       OPC_MoveChild, 8,
/*39583*/       OPC_RecordNode, // #7 = $glc
/*39584*/       OPC_MoveParent,
/*39585*/       OPC_MoveChild, 9,
/*39587*/       OPC_RecordNode, // #8 = $slc
/*39588*/       OPC_MoveParent,
/*39589*/       OPC_MoveChild, 10,
/*39591*/       OPC_RecordNode, // #9 = $tfe
/*39592*/       OPC_MoveParent,
/*39593*/       OPC_MoveChild, 11,
/*39595*/       OPC_RecordNode, // #10 = $lwe
/*39596*/       OPC_MoveParent,
/*39597*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39599*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39602*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39605*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39608*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39611*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39614*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39617*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39620*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39623*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5005:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39641*/     /*Scope*/ 16|128,1/*144*/, /*->39787*/
/*39643*/       OPC_CheckChild0Integer, 14|128,39/*5006*/, 
/*39646*/       OPC_RecordChild1, // #0 = $addr
/*39647*/       OPC_Scope, 68, /*->39717*/ // 2 children in Scope
/*39649*/         OPC_CheckChild1Type, MVT::v4i32,
/*39651*/         OPC_RecordChild2, // #1 = $rsrc
/*39652*/         OPC_RecordChild3, // #2 = $sampler
/*39653*/         OPC_RecordChild4, // #3 = $dmask
/*39654*/         OPC_RecordChild5, // #4 = $unorm
/*39655*/         OPC_RecordChild6, // #5 = $r128
/*39656*/         OPC_RecordChild7, // #6 = $da
/*39657*/         OPC_MoveChild, 8,
/*39659*/         OPC_RecordNode, // #7 = $glc
/*39660*/         OPC_MoveParent,
/*39661*/         OPC_MoveChild, 9,
/*39663*/         OPC_RecordNode, // #8 = $slc
/*39664*/         OPC_MoveParent,
/*39665*/         OPC_MoveChild, 10,
/*39667*/         OPC_RecordNode, // #9 = $tfe
/*39668*/         OPC_MoveParent,
/*39669*/         OPC_MoveChild, 11,
/*39671*/         OPC_RecordNode, // #10 = $lwe
/*39672*/         OPC_MoveParent,
/*39673*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39675*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39678*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39681*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39684*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39687*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39690*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39693*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39696*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39699*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5006:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39717*/       /*Scope*/ 68, /*->39786*/
/*39718*/         OPC_CheckChild1Type, MVT::v8i32,
/*39720*/         OPC_RecordChild2, // #1 = $rsrc
/*39721*/         OPC_RecordChild3, // #2 = $sampler
/*39722*/         OPC_RecordChild4, // #3 = $dmask
/*39723*/         OPC_RecordChild5, // #4 = $unorm
/*39724*/         OPC_RecordChild6, // #5 = $r128
/*39725*/         OPC_RecordChild7, // #6 = $da
/*39726*/         OPC_MoveChild, 8,
/*39728*/         OPC_RecordNode, // #7 = $glc
/*39729*/         OPC_MoveParent,
/*39730*/         OPC_MoveChild, 9,
/*39732*/         OPC_RecordNode, // #8 = $slc
/*39733*/         OPC_MoveParent,
/*39734*/         OPC_MoveChild, 10,
/*39736*/         OPC_RecordNode, // #9 = $tfe
/*39737*/         OPC_MoveParent,
/*39738*/         OPC_MoveChild, 11,
/*39740*/         OPC_RecordNode, // #10 = $lwe
/*39741*/         OPC_MoveParent,
/*39742*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39744*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39747*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39750*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39753*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39756*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39759*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39762*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39765*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39768*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5006:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39786*/       0, /*End of Scope*/
/*39787*/     /*Scope*/ 16|128,1/*144*/, /*->39933*/
/*39789*/       OPC_CheckChild0Integer, 33|128,39/*5025*/, 
/*39792*/       OPC_RecordChild1, // #0 = $addr
/*39793*/       OPC_Scope, 68, /*->39863*/ // 2 children in Scope
/*39795*/         OPC_CheckChild1Type, MVT::v2i32,
/*39797*/         OPC_RecordChild2, // #1 = $rsrc
/*39798*/         OPC_RecordChild3, // #2 = $sampler
/*39799*/         OPC_RecordChild4, // #3 = $dmask
/*39800*/         OPC_RecordChild5, // #4 = $unorm
/*39801*/         OPC_RecordChild6, // #5 = $r128
/*39802*/         OPC_RecordChild7, // #6 = $da
/*39803*/         OPC_MoveChild, 8,
/*39805*/         OPC_RecordNode, // #7 = $glc
/*39806*/         OPC_MoveParent,
/*39807*/         OPC_MoveChild, 9,
/*39809*/         OPC_RecordNode, // #8 = $slc
/*39810*/         OPC_MoveParent,
/*39811*/         OPC_MoveChild, 10,
/*39813*/         OPC_RecordNode, // #9 = $tfe
/*39814*/         OPC_MoveParent,
/*39815*/         OPC_MoveChild, 11,
/*39817*/         OPC_RecordNode, // #10 = $lwe
/*39818*/         OPC_MoveParent,
/*39819*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39821*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39824*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39827*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39830*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39833*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39836*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39839*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39842*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39845*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5025:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39863*/       /*Scope*/ 68, /*->39932*/
/*39864*/         OPC_CheckChild1Type, MVT::v4i32,
/*39866*/         OPC_RecordChild2, // #1 = $rsrc
/*39867*/         OPC_RecordChild3, // #2 = $sampler
/*39868*/         OPC_RecordChild4, // #3 = $dmask
/*39869*/         OPC_RecordChild5, // #4 = $unorm
/*39870*/         OPC_RecordChild6, // #5 = $r128
/*39871*/         OPC_RecordChild7, // #6 = $da
/*39872*/         OPC_MoveChild, 8,
/*39874*/         OPC_RecordNode, // #7 = $glc
/*39875*/         OPC_MoveParent,
/*39876*/         OPC_MoveChild, 9,
/*39878*/         OPC_RecordNode, // #8 = $slc
/*39879*/         OPC_MoveParent,
/*39880*/         OPC_MoveChild, 10,
/*39882*/         OPC_RecordNode, // #9 = $tfe
/*39883*/         OPC_MoveParent,
/*39884*/         OPC_MoveChild, 11,
/*39886*/         OPC_RecordNode, // #10 = $lwe
/*39887*/         OPC_MoveParent,
/*39888*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39890*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39893*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39896*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39899*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39902*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39905*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39908*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39911*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39914*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5025:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39932*/       0, /*End of Scope*/
/*39933*/     /*Scope*/ 72, /*->40006*/
/*39934*/       OPC_CheckChild0Integer, 17|128,39/*5009*/, 
/*39937*/       OPC_RecordChild1, // #0 = $addr
/*39938*/       OPC_CheckChild1Type, MVT::v4i32,
/*39940*/       OPC_RecordChild2, // #1 = $rsrc
/*39941*/       OPC_RecordChild3, // #2 = $sampler
/*39942*/       OPC_RecordChild4, // #3 = $dmask
/*39943*/       OPC_RecordChild5, // #4 = $unorm
/*39944*/       OPC_RecordChild6, // #5 = $r128
/*39945*/       OPC_RecordChild7, // #6 = $da
/*39946*/       OPC_MoveChild, 8,
/*39948*/       OPC_RecordNode, // #7 = $glc
/*39949*/       OPC_MoveParent,
/*39950*/       OPC_MoveChild, 9,
/*39952*/       OPC_RecordNode, // #8 = $slc
/*39953*/       OPC_MoveParent,
/*39954*/       OPC_MoveChild, 10,
/*39956*/       OPC_RecordNode, // #9 = $tfe
/*39957*/       OPC_MoveParent,
/*39958*/       OPC_MoveChild, 11,
/*39960*/       OPC_RecordNode, // #10 = $lwe
/*39961*/       OPC_MoveParent,
/*39962*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39964*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39967*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39970*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39973*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39976*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39979*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39982*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39985*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39988*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5009:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40006*/     /*Scope*/ 16|128,1/*144*/, /*->40152*/
/*40008*/       OPC_CheckChild0Integer, 22|128,39/*5014*/, 
/*40011*/       OPC_RecordChild1, // #0 = $addr
/*40012*/       OPC_Scope, 68, /*->40082*/ // 2 children in Scope
/*40014*/         OPC_CheckChild1Type, MVT::v4i32,
/*40016*/         OPC_RecordChild2, // #1 = $rsrc
/*40017*/         OPC_RecordChild3, // #2 = $sampler
/*40018*/         OPC_RecordChild4, // #3 = $dmask
/*40019*/         OPC_RecordChild5, // #4 = $unorm
/*40020*/         OPC_RecordChild6, // #5 = $r128
/*40021*/         OPC_RecordChild7, // #6 = $da
/*40022*/         OPC_MoveChild, 8,
/*40024*/         OPC_RecordNode, // #7 = $glc
/*40025*/         OPC_MoveParent,
/*40026*/         OPC_MoveChild, 9,
/*40028*/         OPC_RecordNode, // #8 = $slc
/*40029*/         OPC_MoveParent,
/*40030*/         OPC_MoveChild, 10,
/*40032*/         OPC_RecordNode, // #9 = $tfe
/*40033*/         OPC_MoveParent,
/*40034*/         OPC_MoveChild, 11,
/*40036*/         OPC_RecordNode, // #10 = $lwe
/*40037*/         OPC_MoveParent,
/*40038*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40040*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40043*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40046*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40049*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40052*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40055*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40058*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40061*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40064*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5014:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40082*/       /*Scope*/ 68, /*->40151*/
/*40083*/         OPC_CheckChild1Type, MVT::v8i32,
/*40085*/         OPC_RecordChild2, // #1 = $rsrc
/*40086*/         OPC_RecordChild3, // #2 = $sampler
/*40087*/         OPC_RecordChild4, // #3 = $dmask
/*40088*/         OPC_RecordChild5, // #4 = $unorm
/*40089*/         OPC_RecordChild6, // #5 = $r128
/*40090*/         OPC_RecordChild7, // #6 = $da
/*40091*/         OPC_MoveChild, 8,
/*40093*/         OPC_RecordNode, // #7 = $glc
/*40094*/         OPC_MoveParent,
/*40095*/         OPC_MoveChild, 9,
/*40097*/         OPC_RecordNode, // #8 = $slc
/*40098*/         OPC_MoveParent,
/*40099*/         OPC_MoveChild, 10,
/*40101*/         OPC_RecordNode, // #9 = $tfe
/*40102*/         OPC_MoveParent,
/*40103*/         OPC_MoveChild, 11,
/*40105*/         OPC_RecordNode, // #10 = $lwe
/*40106*/         OPC_MoveParent,
/*40107*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40109*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40112*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40115*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40118*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40121*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40124*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40127*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40130*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40133*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5014:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40151*/       0, /*End of Scope*/
/*40152*/     /*Scope*/ 16|128,1/*144*/, /*->40298*/
/*40154*/       OPC_CheckChild0Integer, 24|128,39/*5016*/, 
/*40157*/       OPC_RecordChild1, // #0 = $addr
/*40158*/       OPC_Scope, 68, /*->40228*/ // 2 children in Scope
/*40160*/         OPC_CheckChild1Type, MVT::v4i32,
/*40162*/         OPC_RecordChild2, // #1 = $rsrc
/*40163*/         OPC_RecordChild3, // #2 = $sampler
/*40164*/         OPC_RecordChild4, // #3 = $dmask
/*40165*/         OPC_RecordChild5, // #4 = $unorm
/*40166*/         OPC_RecordChild6, // #5 = $r128
/*40167*/         OPC_RecordChild7, // #6 = $da
/*40168*/         OPC_MoveChild, 8,
/*40170*/         OPC_RecordNode, // #7 = $glc
/*40171*/         OPC_MoveParent,
/*40172*/         OPC_MoveChild, 9,
/*40174*/         OPC_RecordNode, // #8 = $slc
/*40175*/         OPC_MoveParent,
/*40176*/         OPC_MoveChild, 10,
/*40178*/         OPC_RecordNode, // #9 = $tfe
/*40179*/         OPC_MoveParent,
/*40180*/         OPC_MoveChild, 11,
/*40182*/         OPC_RecordNode, // #10 = $lwe
/*40183*/         OPC_MoveParent,
/*40184*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40186*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40189*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40192*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40195*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40198*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40201*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40204*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40207*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40210*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5016:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40228*/       /*Scope*/ 68, /*->40297*/
/*40229*/         OPC_CheckChild1Type, MVT::v8i32,
/*40231*/         OPC_RecordChild2, // #1 = $rsrc
/*40232*/         OPC_RecordChild3, // #2 = $sampler
/*40233*/         OPC_RecordChild4, // #3 = $dmask
/*40234*/         OPC_RecordChild5, // #4 = $unorm
/*40235*/         OPC_RecordChild6, // #5 = $r128
/*40236*/         OPC_RecordChild7, // #6 = $da
/*40237*/         OPC_MoveChild, 8,
/*40239*/         OPC_RecordNode, // #7 = $glc
/*40240*/         OPC_MoveParent,
/*40241*/         OPC_MoveChild, 9,
/*40243*/         OPC_RecordNode, // #8 = $slc
/*40244*/         OPC_MoveParent,
/*40245*/         OPC_MoveChild, 10,
/*40247*/         OPC_RecordNode, // #9 = $tfe
/*40248*/         OPC_MoveParent,
/*40249*/         OPC_MoveChild, 11,
/*40251*/         OPC_RecordNode, // #10 = $lwe
/*40252*/         OPC_MoveParent,
/*40253*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40255*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40258*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40261*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40264*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40267*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40270*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40273*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40276*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40279*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5016:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40297*/       0, /*End of Scope*/
/*40298*/     /*Scope*/ 16|128,1/*144*/, /*->40444*/
/*40300*/       OPC_CheckChild0Integer, 18|128,39/*5010*/, 
/*40303*/       OPC_RecordChild1, // #0 = $addr
/*40304*/       OPC_Scope, 68, /*->40374*/ // 2 children in Scope
/*40306*/         OPC_CheckChild1Type, MVT::v4i32,
/*40308*/         OPC_RecordChild2, // #1 = $rsrc
/*40309*/         OPC_RecordChild3, // #2 = $sampler
/*40310*/         OPC_RecordChild4, // #3 = $dmask
/*40311*/         OPC_RecordChild5, // #4 = $unorm
/*40312*/         OPC_RecordChild6, // #5 = $r128
/*40313*/         OPC_RecordChild7, // #6 = $da
/*40314*/         OPC_MoveChild, 8,
/*40316*/         OPC_RecordNode, // #7 = $glc
/*40317*/         OPC_MoveParent,
/*40318*/         OPC_MoveChild, 9,
/*40320*/         OPC_RecordNode, // #8 = $slc
/*40321*/         OPC_MoveParent,
/*40322*/         OPC_MoveChild, 10,
/*40324*/         OPC_RecordNode, // #9 = $tfe
/*40325*/         OPC_MoveParent,
/*40326*/         OPC_MoveChild, 11,
/*40328*/         OPC_RecordNode, // #10 = $lwe
/*40329*/         OPC_MoveParent,
/*40330*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40332*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40335*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40338*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40341*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40344*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40347*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40350*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40353*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40356*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5010:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40374*/       /*Scope*/ 68, /*->40443*/
/*40375*/         OPC_CheckChild1Type, MVT::v8i32,
/*40377*/         OPC_RecordChild2, // #1 = $rsrc
/*40378*/         OPC_RecordChild3, // #2 = $sampler
/*40379*/         OPC_RecordChild4, // #3 = $dmask
/*40380*/         OPC_RecordChild5, // #4 = $unorm
/*40381*/         OPC_RecordChild6, // #5 = $r128
/*40382*/         OPC_RecordChild7, // #6 = $da
/*40383*/         OPC_MoveChild, 8,
/*40385*/         OPC_RecordNode, // #7 = $glc
/*40386*/         OPC_MoveParent,
/*40387*/         OPC_MoveChild, 9,
/*40389*/         OPC_RecordNode, // #8 = $slc
/*40390*/         OPC_MoveParent,
/*40391*/         OPC_MoveChild, 10,
/*40393*/         OPC_RecordNode, // #9 = $tfe
/*40394*/         OPC_MoveParent,
/*40395*/         OPC_MoveChild, 11,
/*40397*/         OPC_RecordNode, // #10 = $lwe
/*40398*/         OPC_MoveParent,
/*40399*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40401*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40404*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40407*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40410*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40413*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40416*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40419*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40422*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40425*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5010:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40443*/       0, /*End of Scope*/
/*40444*/     /*Scope*/ 72, /*->40517*/
/*40445*/       OPC_CheckChild0Integer, 19|128,39/*5011*/, 
/*40448*/       OPC_RecordChild1, // #0 = $addr
/*40449*/       OPC_CheckChild1Type, MVT::v8i32,
/*40451*/       OPC_RecordChild2, // #1 = $rsrc
/*40452*/       OPC_RecordChild3, // #2 = $sampler
/*40453*/       OPC_RecordChild4, // #3 = $dmask
/*40454*/       OPC_RecordChild5, // #4 = $unorm
/*40455*/       OPC_RecordChild6, // #5 = $r128
/*40456*/       OPC_RecordChild7, // #6 = $da
/*40457*/       OPC_MoveChild, 8,
/*40459*/       OPC_RecordNode, // #7 = $glc
/*40460*/       OPC_MoveParent,
/*40461*/       OPC_MoveChild, 9,
/*40463*/       OPC_RecordNode, // #8 = $slc
/*40464*/       OPC_MoveParent,
/*40465*/       OPC_MoveChild, 10,
/*40467*/       OPC_RecordNode, // #9 = $tfe
/*40468*/       OPC_MoveParent,
/*40469*/       OPC_MoveChild, 11,
/*40471*/       OPC_RecordNode, // #10 = $lwe
/*40472*/       OPC_MoveParent,
/*40473*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40475*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40478*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40481*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40484*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40487*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40490*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40493*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40496*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40499*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5011:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40517*/     /*Scope*/ 72, /*->40590*/
/*40518*/       OPC_CheckChild0Integer, 26|128,39/*5018*/, 
/*40521*/       OPC_RecordChild1, // #0 = $addr
/*40522*/       OPC_CheckChild1Type, MVT::v4i32,
/*40524*/       OPC_RecordChild2, // #1 = $rsrc
/*40525*/       OPC_RecordChild3, // #2 = $sampler
/*40526*/       OPC_RecordChild4, // #3 = $dmask
/*40527*/       OPC_RecordChild5, // #4 = $unorm
/*40528*/       OPC_RecordChild6, // #5 = $r128
/*40529*/       OPC_RecordChild7, // #6 = $da
/*40530*/       OPC_MoveChild, 8,
/*40532*/       OPC_RecordNode, // #7 = $glc
/*40533*/       OPC_MoveParent,
/*40534*/       OPC_MoveChild, 9,
/*40536*/       OPC_RecordNode, // #8 = $slc
/*40537*/       OPC_MoveParent,
/*40538*/       OPC_MoveChild, 10,
/*40540*/       OPC_RecordNode, // #9 = $tfe
/*40541*/       OPC_MoveParent,
/*40542*/       OPC_MoveChild, 11,
/*40544*/       OPC_RecordNode, // #10 = $lwe
/*40545*/       OPC_MoveParent,
/*40546*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40548*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40551*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40554*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40557*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40560*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40563*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40566*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40569*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40572*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5018:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40590*/     /*Scope*/ 72, /*->40663*/
/*40591*/       OPC_CheckChild0Integer, 35|128,39/*5027*/, 
/*40594*/       OPC_RecordChild1, // #0 = $addr
/*40595*/       OPC_CheckChild1Type, MVT::v4i32,
/*40597*/       OPC_RecordChild2, // #1 = $rsrc
/*40598*/       OPC_RecordChild3, // #2 = $sampler
/*40599*/       OPC_RecordChild4, // #3 = $dmask
/*40600*/       OPC_RecordChild5, // #4 = $unorm
/*40601*/       OPC_RecordChild6, // #5 = $r128
/*40602*/       OPC_RecordChild7, // #6 = $da
/*40603*/       OPC_MoveChild, 8,
/*40605*/       OPC_RecordNode, // #7 = $glc
/*40606*/       OPC_MoveParent,
/*40607*/       OPC_MoveChild, 9,
/*40609*/       OPC_RecordNode, // #8 = $slc
/*40610*/       OPC_MoveParent,
/*40611*/       OPC_MoveChild, 10,
/*40613*/       OPC_RecordNode, // #9 = $tfe
/*40614*/       OPC_MoveParent,
/*40615*/       OPC_MoveChild, 11,
/*40617*/       OPC_RecordNode, // #10 = $lwe
/*40618*/       OPC_MoveParent,
/*40619*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40621*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40624*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40627*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40630*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40633*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40636*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40639*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40642*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40645*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5027:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40663*/     /*Scope*/ 16|128,1/*144*/, /*->40809*/
/*40665*/       OPC_CheckChild0Integer, 30|128,39/*5022*/, 
/*40668*/       OPC_RecordChild1, // #0 = $addr
/*40669*/       OPC_Scope, 68, /*->40739*/ // 2 children in Scope
/*40671*/         OPC_CheckChild1Type, MVT::v4i32,
/*40673*/         OPC_RecordChild2, // #1 = $rsrc
/*40674*/         OPC_RecordChild3, // #2 = $sampler
/*40675*/         OPC_RecordChild4, // #3 = $dmask
/*40676*/         OPC_RecordChild5, // #4 = $unorm
/*40677*/         OPC_RecordChild6, // #5 = $r128
/*40678*/         OPC_RecordChild7, // #6 = $da
/*40679*/         OPC_MoveChild, 8,
/*40681*/         OPC_RecordNode, // #7 = $glc
/*40682*/         OPC_MoveParent,
/*40683*/         OPC_MoveChild, 9,
/*40685*/         OPC_RecordNode, // #8 = $slc
/*40686*/         OPC_MoveParent,
/*40687*/         OPC_MoveChild, 10,
/*40689*/         OPC_RecordNode, // #9 = $tfe
/*40690*/         OPC_MoveParent,
/*40691*/         OPC_MoveChild, 11,
/*40693*/         OPC_RecordNode, // #10 = $lwe
/*40694*/         OPC_MoveParent,
/*40695*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40697*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40700*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40703*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40706*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40709*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40712*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40715*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40718*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40721*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5022:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40739*/       /*Scope*/ 68, /*->40808*/
/*40740*/         OPC_CheckChild1Type, MVT::v8i32,
/*40742*/         OPC_RecordChild2, // #1 = $rsrc
/*40743*/         OPC_RecordChild3, // #2 = $sampler
/*40744*/         OPC_RecordChild4, // #3 = $dmask
/*40745*/         OPC_RecordChild5, // #4 = $unorm
/*40746*/         OPC_RecordChild6, // #5 = $r128
/*40747*/         OPC_RecordChild7, // #6 = $da
/*40748*/         OPC_MoveChild, 8,
/*40750*/         OPC_RecordNode, // #7 = $glc
/*40751*/         OPC_MoveParent,
/*40752*/         OPC_MoveChild, 9,
/*40754*/         OPC_RecordNode, // #8 = $slc
/*40755*/         OPC_MoveParent,
/*40756*/         OPC_MoveChild, 10,
/*40758*/         OPC_RecordNode, // #9 = $tfe
/*40759*/         OPC_MoveParent,
/*40760*/         OPC_MoveChild, 11,
/*40762*/         OPC_RecordNode, // #10 = $lwe
/*40763*/         OPC_MoveParent,
/*40764*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40766*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40769*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40772*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40775*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40778*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40781*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40784*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40787*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40790*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5022:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40808*/       0, /*End of Scope*/
/*40809*/     /*Scope*/ 16|128,1/*144*/, /*->40955*/
/*40811*/       OPC_CheckChild0Integer, 32|128,39/*5024*/, 
/*40814*/       OPC_RecordChild1, // #0 = $addr
/*40815*/       OPC_Scope, 68, /*->40885*/ // 2 children in Scope
/*40817*/         OPC_CheckChild1Type, MVT::v4i32,
/*40819*/         OPC_RecordChild2, // #1 = $rsrc
/*40820*/         OPC_RecordChild3, // #2 = $sampler
/*40821*/         OPC_RecordChild4, // #3 = $dmask
/*40822*/         OPC_RecordChild5, // #4 = $unorm
/*40823*/         OPC_RecordChild6, // #5 = $r128
/*40824*/         OPC_RecordChild7, // #6 = $da
/*40825*/         OPC_MoveChild, 8,
/*40827*/         OPC_RecordNode, // #7 = $glc
/*40828*/         OPC_MoveParent,
/*40829*/         OPC_MoveChild, 9,
/*40831*/         OPC_RecordNode, // #8 = $slc
/*40832*/         OPC_MoveParent,
/*40833*/         OPC_MoveChild, 10,
/*40835*/         OPC_RecordNode, // #9 = $tfe
/*40836*/         OPC_MoveParent,
/*40837*/         OPC_MoveChild, 11,
/*40839*/         OPC_RecordNode, // #10 = $lwe
/*40840*/         OPC_MoveParent,
/*40841*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40843*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40846*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40849*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40852*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40855*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40858*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40861*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40864*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40867*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5024:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40885*/       /*Scope*/ 68, /*->40954*/
/*40886*/         OPC_CheckChild1Type, MVT::v8i32,
/*40888*/         OPC_RecordChild2, // #1 = $rsrc
/*40889*/         OPC_RecordChild3, // #2 = $sampler
/*40890*/         OPC_RecordChild4, // #3 = $dmask
/*40891*/         OPC_RecordChild5, // #4 = $unorm
/*40892*/         OPC_RecordChild6, // #5 = $r128
/*40893*/         OPC_RecordChild7, // #6 = $da
/*40894*/         OPC_MoveChild, 8,
/*40896*/         OPC_RecordNode, // #7 = $glc
/*40897*/         OPC_MoveParent,
/*40898*/         OPC_MoveChild, 9,
/*40900*/         OPC_RecordNode, // #8 = $slc
/*40901*/         OPC_MoveParent,
/*40902*/         OPC_MoveChild, 10,
/*40904*/         OPC_RecordNode, // #9 = $tfe
/*40905*/         OPC_MoveParent,
/*40906*/         OPC_MoveChild, 11,
/*40908*/         OPC_RecordNode, // #10 = $lwe
/*40909*/         OPC_MoveParent,
/*40910*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40912*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40915*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40918*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40921*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40924*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40927*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40930*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40933*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40936*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5024:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40954*/       0, /*End of Scope*/
/*40955*/     /*Scope*/ 16|128,1/*144*/, /*->41101*/
/*40957*/       OPC_CheckChild0Integer, 16|128,39/*5008*/, 
/*40960*/       OPC_RecordChild1, // #0 = $addr
/*40961*/       OPC_Scope, 68, /*->41031*/ // 2 children in Scope
/*40963*/         OPC_CheckChild1Type, MVT::v4i32,
/*40965*/         OPC_RecordChild2, // #1 = $rsrc
/*40966*/         OPC_RecordChild3, // #2 = $sampler
/*40967*/         OPC_RecordChild4, // #3 = $dmask
/*40968*/         OPC_RecordChild5, // #4 = $unorm
/*40969*/         OPC_RecordChild6, // #5 = $r128
/*40970*/         OPC_RecordChild7, // #6 = $da
/*40971*/         OPC_MoveChild, 8,
/*40973*/         OPC_RecordNode, // #7 = $glc
/*40974*/         OPC_MoveParent,
/*40975*/         OPC_MoveChild, 9,
/*40977*/         OPC_RecordNode, // #8 = $slc
/*40978*/         OPC_MoveParent,
/*40979*/         OPC_MoveChild, 10,
/*40981*/         OPC_RecordNode, // #9 = $tfe
/*40982*/         OPC_MoveParent,
/*40983*/         OPC_MoveChild, 11,
/*40985*/         OPC_RecordNode, // #10 = $lwe
/*40986*/         OPC_MoveParent,
/*40987*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40989*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40992*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40995*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40998*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41001*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41004*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41007*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41010*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41013*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5008:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41031*/       /*Scope*/ 68, /*->41100*/
/*41032*/         OPC_CheckChild1Type, MVT::v8i32,
/*41034*/         OPC_RecordChild2, // #1 = $rsrc
/*41035*/         OPC_RecordChild3, // #2 = $sampler
/*41036*/         OPC_RecordChild4, // #3 = $dmask
/*41037*/         OPC_RecordChild5, // #4 = $unorm
/*41038*/         OPC_RecordChild6, // #5 = $r128
/*41039*/         OPC_RecordChild7, // #6 = $da
/*41040*/         OPC_MoveChild, 8,
/*41042*/         OPC_RecordNode, // #7 = $glc
/*41043*/         OPC_MoveParent,
/*41044*/         OPC_MoveChild, 9,
/*41046*/         OPC_RecordNode, // #8 = $slc
/*41047*/         OPC_MoveParent,
/*41048*/         OPC_MoveChild, 10,
/*41050*/         OPC_RecordNode, // #9 = $tfe
/*41051*/         OPC_MoveParent,
/*41052*/         OPC_MoveChild, 11,
/*41054*/         OPC_RecordNode, // #10 = $lwe
/*41055*/         OPC_MoveParent,
/*41056*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41058*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41061*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41064*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41067*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41070*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41073*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41076*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41079*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41082*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5008:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41100*/       0, /*End of Scope*/
/*41101*/     /*Scope*/ 72, /*->41174*/
/*41102*/       OPC_CheckChild0Integer, 15|128,39/*5007*/, 
/*41105*/       OPC_RecordChild1, // #0 = $addr
/*41106*/       OPC_CheckChild1Type, MVT::v8i32,
/*41108*/       OPC_RecordChild2, // #1 = $rsrc
/*41109*/       OPC_RecordChild3, // #2 = $sampler
/*41110*/       OPC_RecordChild4, // #3 = $dmask
/*41111*/       OPC_RecordChild5, // #4 = $unorm
/*41112*/       OPC_RecordChild6, // #5 = $r128
/*41113*/       OPC_RecordChild7, // #6 = $da
/*41114*/       OPC_MoveChild, 8,
/*41116*/       OPC_RecordNode, // #7 = $glc
/*41117*/       OPC_MoveParent,
/*41118*/       OPC_MoveChild, 9,
/*41120*/       OPC_RecordNode, // #8 = $slc
/*41121*/       OPC_MoveParent,
/*41122*/       OPC_MoveChild, 10,
/*41124*/       OPC_RecordNode, // #9 = $tfe
/*41125*/       OPC_MoveParent,
/*41126*/       OPC_MoveChild, 11,
/*41128*/       OPC_RecordNode, // #10 = $lwe
/*41129*/       OPC_MoveParent,
/*41130*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41132*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41135*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41138*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41141*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41144*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41147*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41150*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41153*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41156*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5007:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41174*/     /*Scope*/ 72, /*->41247*/
/*41175*/       OPC_CheckChild0Integer, 34|128,39/*5026*/, 
/*41178*/       OPC_RecordChild1, // #0 = $addr
/*41179*/       OPC_CheckChild1Type, MVT::v4i32,
/*41181*/       OPC_RecordChild2, // #1 = $rsrc
/*41182*/       OPC_RecordChild3, // #2 = $sampler
/*41183*/       OPC_RecordChild4, // #3 = $dmask
/*41184*/       OPC_RecordChild5, // #4 = $unorm
/*41185*/       OPC_RecordChild6, // #5 = $r128
/*41186*/       OPC_RecordChild7, // #6 = $da
/*41187*/       OPC_MoveChild, 8,
/*41189*/       OPC_RecordNode, // #7 = $glc
/*41190*/       OPC_MoveParent,
/*41191*/       OPC_MoveChild, 9,
/*41193*/       OPC_RecordNode, // #8 = $slc
/*41194*/       OPC_MoveParent,
/*41195*/       OPC_MoveChild, 10,
/*41197*/       OPC_RecordNode, // #9 = $tfe
/*41198*/       OPC_MoveParent,
/*41199*/       OPC_MoveChild, 11,
/*41201*/       OPC_RecordNode, // #10 = $lwe
/*41202*/       OPC_MoveParent,
/*41203*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41205*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41208*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41211*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41214*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41217*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41220*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41223*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41226*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41229*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5026:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41247*/     /*Scope*/ 16|128,1/*144*/, /*->41393*/
/*41249*/       OPC_CheckChild0Integer, 28|128,39/*5020*/, 
/*41252*/       OPC_RecordChild1, // #0 = $addr
/*41253*/       OPC_Scope, 68, /*->41323*/ // 2 children in Scope
/*41255*/         OPC_CheckChild1Type, MVT::v4i32,
/*41257*/         OPC_RecordChild2, // #1 = $rsrc
/*41258*/         OPC_RecordChild3, // #2 = $sampler
/*41259*/         OPC_RecordChild4, // #3 = $dmask
/*41260*/         OPC_RecordChild5, // #4 = $unorm
/*41261*/         OPC_RecordChild6, // #5 = $r128
/*41262*/         OPC_RecordChild7, // #6 = $da
/*41263*/         OPC_MoveChild, 8,
/*41265*/         OPC_RecordNode, // #7 = $glc
/*41266*/         OPC_MoveParent,
/*41267*/         OPC_MoveChild, 9,
/*41269*/         OPC_RecordNode, // #8 = $slc
/*41270*/         OPC_MoveParent,
/*41271*/         OPC_MoveChild, 10,
/*41273*/         OPC_RecordNode, // #9 = $tfe
/*41274*/         OPC_MoveParent,
/*41275*/         OPC_MoveChild, 11,
/*41277*/         OPC_RecordNode, // #10 = $lwe
/*41278*/         OPC_MoveParent,
/*41279*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41281*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41284*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41287*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41290*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41293*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41296*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41299*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41302*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41305*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5020:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41323*/       /*Scope*/ 68, /*->41392*/
/*41324*/         OPC_CheckChild1Type, MVT::v8i32,
/*41326*/         OPC_RecordChild2, // #1 = $rsrc
/*41327*/         OPC_RecordChild3, // #2 = $sampler
/*41328*/         OPC_RecordChild4, // #3 = $dmask
/*41329*/         OPC_RecordChild5, // #4 = $unorm
/*41330*/         OPC_RecordChild6, // #5 = $r128
/*41331*/         OPC_RecordChild7, // #6 = $da
/*41332*/         OPC_MoveChild, 8,
/*41334*/         OPC_RecordNode, // #7 = $glc
/*41335*/         OPC_MoveParent,
/*41336*/         OPC_MoveChild, 9,
/*41338*/         OPC_RecordNode, // #8 = $slc
/*41339*/         OPC_MoveParent,
/*41340*/         OPC_MoveChild, 10,
/*41342*/         OPC_RecordNode, // #9 = $tfe
/*41343*/         OPC_MoveParent,
/*41344*/         OPC_MoveChild, 11,
/*41346*/         OPC_RecordNode, // #10 = $lwe
/*41347*/         OPC_MoveParent,
/*41348*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41350*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41353*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41356*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41359*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41362*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41365*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41368*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41371*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41374*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5020:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41392*/       0, /*End of Scope*/
/*41393*/     /*Scope*/ 72, /*->41466*/
/*41394*/       OPC_CheckChild0Integer, 23|128,39/*5015*/, 
/*41397*/       OPC_RecordChild1, // #0 = $addr
/*41398*/       OPC_CheckChild1Type, MVT::v8i32,
/*41400*/       OPC_RecordChild2, // #1 = $rsrc
/*41401*/       OPC_RecordChild3, // #2 = $sampler
/*41402*/       OPC_RecordChild4, // #3 = $dmask
/*41403*/       OPC_RecordChild5, // #4 = $unorm
/*41404*/       OPC_RecordChild6, // #5 = $r128
/*41405*/       OPC_RecordChild7, // #6 = $da
/*41406*/       OPC_MoveChild, 8,
/*41408*/       OPC_RecordNode, // #7 = $glc
/*41409*/       OPC_MoveParent,
/*41410*/       OPC_MoveChild, 9,
/*41412*/       OPC_RecordNode, // #8 = $slc
/*41413*/       OPC_MoveParent,
/*41414*/       OPC_MoveChild, 10,
/*41416*/       OPC_RecordNode, // #9 = $tfe
/*41417*/       OPC_MoveParent,
/*41418*/       OPC_MoveChild, 11,
/*41420*/       OPC_RecordNode, // #10 = $lwe
/*41421*/       OPC_MoveParent,
/*41422*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41424*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41427*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41430*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41433*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41436*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41439*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41442*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41445*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41448*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5015:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41466*/     /*Scope*/ 72, /*->41539*/
/*41467*/       OPC_CheckChild0Integer, 25|128,39/*5017*/, 
/*41470*/       OPC_RecordChild1, // #0 = $addr
/*41471*/       OPC_CheckChild1Type, MVT::v8i32,
/*41473*/       OPC_RecordChild2, // #1 = $rsrc
/*41474*/       OPC_RecordChild3, // #2 = $sampler
/*41475*/       OPC_RecordChild4, // #3 = $dmask
/*41476*/       OPC_RecordChild5, // #4 = $unorm
/*41477*/       OPC_RecordChild6, // #5 = $r128
/*41478*/       OPC_RecordChild7, // #6 = $da
/*41479*/       OPC_MoveChild, 8,
/*41481*/       OPC_RecordNode, // #7 = $glc
/*41482*/       OPC_MoveParent,
/*41483*/       OPC_MoveChild, 9,
/*41485*/       OPC_RecordNode, // #8 = $slc
/*41486*/       OPC_MoveParent,
/*41487*/       OPC_MoveChild, 10,
/*41489*/       OPC_RecordNode, // #9 = $tfe
/*41490*/       OPC_MoveParent,
/*41491*/       OPC_MoveChild, 11,
/*41493*/       OPC_RecordNode, // #10 = $lwe
/*41494*/       OPC_MoveParent,
/*41495*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41497*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41500*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41503*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41506*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41509*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41512*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41515*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41518*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41521*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5017:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41539*/     /*Scope*/ 72, /*->41612*/
/*41540*/       OPC_CheckChild0Integer, 21|128,39/*5013*/, 
/*41543*/       OPC_RecordChild1, // #0 = $addr
/*41544*/       OPC_CheckChild1Type, MVT::v8i32,
/*41546*/       OPC_RecordChild2, // #1 = $rsrc
/*41547*/       OPC_RecordChild3, // #2 = $sampler
/*41548*/       OPC_RecordChild4, // #3 = $dmask
/*41549*/       OPC_RecordChild5, // #4 = $unorm
/*41550*/       OPC_RecordChild6, // #5 = $r128
/*41551*/       OPC_RecordChild7, // #6 = $da
/*41552*/       OPC_MoveChild, 8,
/*41554*/       OPC_RecordNode, // #7 = $glc
/*41555*/       OPC_MoveParent,
/*41556*/       OPC_MoveChild, 9,
/*41558*/       OPC_RecordNode, // #8 = $slc
/*41559*/       OPC_MoveParent,
/*41560*/       OPC_MoveChild, 10,
/*41562*/       OPC_RecordNode, // #9 = $tfe
/*41563*/       OPC_MoveParent,
/*41564*/       OPC_MoveChild, 11,
/*41566*/       OPC_RecordNode, // #10 = $lwe
/*41567*/       OPC_MoveParent,
/*41568*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41570*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41573*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41576*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41579*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41582*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41585*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41588*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41591*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41594*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5013:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41612*/     /*Scope*/ 72, /*->41685*/
/*41613*/       OPC_CheckChild0Integer, 20|128,39/*5012*/, 
/*41616*/       OPC_RecordChild1, // #0 = $addr
/*41617*/       OPC_CheckChild1Type, MVT::v8i32,
/*41619*/       OPC_RecordChild2, // #1 = $rsrc
/*41620*/       OPC_RecordChild3, // #2 = $sampler
/*41621*/       OPC_RecordChild4, // #3 = $dmask
/*41622*/       OPC_RecordChild5, // #4 = $unorm
/*41623*/       OPC_RecordChild6, // #5 = $r128
/*41624*/       OPC_RecordChild7, // #6 = $da
/*41625*/       OPC_MoveChild, 8,
/*41627*/       OPC_RecordNode, // #7 = $glc
/*41628*/       OPC_MoveParent,
/*41629*/       OPC_MoveChild, 9,
/*41631*/       OPC_RecordNode, // #8 = $slc
/*41632*/       OPC_MoveParent,
/*41633*/       OPC_MoveChild, 10,
/*41635*/       OPC_RecordNode, // #9 = $tfe
/*41636*/       OPC_MoveParent,
/*41637*/       OPC_MoveChild, 11,
/*41639*/       OPC_RecordNode, // #10 = $lwe
/*41640*/       OPC_MoveParent,
/*41641*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41643*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41646*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41649*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41652*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41655*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41658*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41661*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41664*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41667*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5012:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41685*/     /*Scope*/ 16|128,1/*144*/, /*->41831*/
/*41687*/       OPC_CheckChild0Integer, 27|128,39/*5019*/, 
/*41690*/       OPC_RecordChild1, // #0 = $addr
/*41691*/       OPC_Scope, 68, /*->41761*/ // 2 children in Scope
/*41693*/         OPC_CheckChild1Type, MVT::v4i32,
/*41695*/         OPC_RecordChild2, // #1 = $rsrc
/*41696*/         OPC_RecordChild3, // #2 = $sampler
/*41697*/         OPC_RecordChild4, // #3 = $dmask
/*41698*/         OPC_RecordChild5, // #4 = $unorm
/*41699*/         OPC_RecordChild6, // #5 = $r128
/*41700*/         OPC_RecordChild7, // #6 = $da
/*41701*/         OPC_MoveChild, 8,
/*41703*/         OPC_RecordNode, // #7 = $glc
/*41704*/         OPC_MoveParent,
/*41705*/         OPC_MoveChild, 9,
/*41707*/         OPC_RecordNode, // #8 = $slc
/*41708*/         OPC_MoveParent,
/*41709*/         OPC_MoveChild, 10,
/*41711*/         OPC_RecordNode, // #9 = $tfe
/*41712*/         OPC_MoveParent,
/*41713*/         OPC_MoveChild, 11,
/*41715*/         OPC_RecordNode, // #10 = $lwe
/*41716*/         OPC_MoveParent,
/*41717*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41719*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41722*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41725*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41728*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41731*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41734*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41737*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41740*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41743*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5019:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41761*/       /*Scope*/ 68, /*->41830*/
/*41762*/         OPC_CheckChild1Type, MVT::v8i32,
/*41764*/         OPC_RecordChild2, // #1 = $rsrc
/*41765*/         OPC_RecordChild3, // #2 = $sampler
/*41766*/         OPC_RecordChild4, // #3 = $dmask
/*41767*/         OPC_RecordChild5, // #4 = $unorm
/*41768*/         OPC_RecordChild6, // #5 = $r128
/*41769*/         OPC_RecordChild7, // #6 = $da
/*41770*/         OPC_MoveChild, 8,
/*41772*/         OPC_RecordNode, // #7 = $glc
/*41773*/         OPC_MoveParent,
/*41774*/         OPC_MoveChild, 9,
/*41776*/         OPC_RecordNode, // #8 = $slc
/*41777*/         OPC_MoveParent,
/*41778*/         OPC_MoveChild, 10,
/*41780*/         OPC_RecordNode, // #9 = $tfe
/*41781*/         OPC_MoveParent,
/*41782*/         OPC_MoveChild, 11,
/*41784*/         OPC_RecordNode, // #10 = $lwe
/*41785*/         OPC_MoveParent,
/*41786*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41788*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41791*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41794*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41797*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41800*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41803*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41806*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41809*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41812*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5019:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41830*/       0, /*End of Scope*/
/*41831*/     /*Scope*/ 85|128,1/*213*/, /*->42046*/
/*41833*/       OPC_CheckChild0Integer, 36|128,39/*5028*/, 
/*41836*/       OPC_RecordChild1, // #0 = $addr
/*41837*/       OPC_Scope, 68, /*->41907*/ // 3 children in Scope
/*41839*/         OPC_CheckChild1Type, MVT::i32,
/*41841*/         OPC_RecordChild2, // #1 = $rsrc
/*41842*/         OPC_RecordChild3, // #2 = $sampler
/*41843*/         OPC_RecordChild4, // #3 = $dmask
/*41844*/         OPC_RecordChild5, // #4 = $unorm
/*41845*/         OPC_RecordChild6, // #5 = $r128
/*41846*/         OPC_RecordChild7, // #6 = $da
/*41847*/         OPC_MoveChild, 8,
/*41849*/         OPC_RecordNode, // #7 = $glc
/*41850*/         OPC_MoveParent,
/*41851*/         OPC_MoveChild, 9,
/*41853*/         OPC_RecordNode, // #8 = $slc
/*41854*/         OPC_MoveParent,
/*41855*/         OPC_MoveChild, 10,
/*41857*/         OPC_RecordNode, // #9 = $tfe
/*41858*/         OPC_MoveParent,
/*41859*/         OPC_MoveChild, 11,
/*41861*/         OPC_RecordNode, // #10 = $lwe
/*41862*/         OPC_MoveParent,
/*41863*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41865*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41868*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41871*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41874*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41877*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41880*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41883*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41886*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5028:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41907*/       /*Scope*/ 68, /*->41976*/
/*41908*/         OPC_CheckChild1Type, MVT::v2i32,
/*41910*/         OPC_RecordChild2, // #1 = $rsrc
/*41911*/         OPC_RecordChild3, // #2 = $sampler
/*41912*/         OPC_RecordChild4, // #3 = $dmask
/*41913*/         OPC_RecordChild5, // #4 = $unorm
/*41914*/         OPC_RecordChild6, // #5 = $r128
/*41915*/         OPC_RecordChild7, // #6 = $da
/*41916*/         OPC_MoveChild, 8,
/*41918*/         OPC_RecordNode, // #7 = $glc
/*41919*/         OPC_MoveParent,
/*41920*/         OPC_MoveChild, 9,
/*41922*/         OPC_RecordNode, // #8 = $slc
/*41923*/         OPC_MoveParent,
/*41924*/         OPC_MoveChild, 10,
/*41926*/         OPC_RecordNode, // #9 = $tfe
/*41927*/         OPC_MoveParent,
/*41928*/         OPC_MoveChild, 11,
/*41930*/         OPC_RecordNode, // #10 = $lwe
/*41931*/         OPC_MoveParent,
/*41932*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41934*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41937*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41940*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41943*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41946*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41949*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41952*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41955*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41958*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5028:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41976*/       /*Scope*/ 68, /*->42045*/
/*41977*/         OPC_CheckChild1Type, MVT::v4i32,
/*41979*/         OPC_RecordChild2, // #1 = $rsrc
/*41980*/         OPC_RecordChild3, // #2 = $sampler
/*41981*/         OPC_RecordChild4, // #3 = $dmask
/*41982*/         OPC_RecordChild5, // #4 = $unorm
/*41983*/         OPC_RecordChild6, // #5 = $r128
/*41984*/         OPC_RecordChild7, // #6 = $da
/*41985*/         OPC_MoveChild, 8,
/*41987*/         OPC_RecordNode, // #7 = $glc
/*41988*/         OPC_MoveParent,
/*41989*/         OPC_MoveChild, 9,
/*41991*/         OPC_RecordNode, // #8 = $slc
/*41992*/         OPC_MoveParent,
/*41993*/         OPC_MoveChild, 10,
/*41995*/         OPC_RecordNode, // #9 = $tfe
/*41996*/         OPC_MoveParent,
/*41997*/         OPC_MoveChild, 11,
/*41999*/         OPC_RecordNode, // #10 = $lwe
/*42000*/         OPC_MoveParent,
/*42001*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42003*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*42006*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42009*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42012*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42015*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42018*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42021*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*42024*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42027*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5028:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*42045*/       0, /*End of Scope*/
/*42046*/     /*Scope*/ 67, /*->42114*/
/*42047*/       OPC_CheckChild0Integer, 37|128,39/*5029*/, 
/*42050*/       OPC_RecordChild1, // #0 = $addr
/*42051*/       OPC_CheckChild1Type, MVT::i32,
/*42053*/       OPC_RecordChild2, // #1 = $rsrc
/*42054*/       OPC_RecordChild3, // #2 = $dmask
/*42055*/       OPC_RecordChild4, // #3 = $unorm
/*42056*/       OPC_RecordChild5, // #4 = $r128
/*42057*/       OPC_RecordChild6, // #5 = $da
/*42058*/       OPC_RecordChild7, // #6 = $glc
/*42059*/       OPC_MoveChild, 8,
/*42061*/       OPC_RecordNode, // #7 = $slc
/*42062*/       OPC_MoveParent,
/*42063*/       OPC_MoveChild, 9,
/*42065*/       OPC_RecordNode, // #8 = $tfe
/*42066*/       OPC_MoveParent,
/*42067*/       OPC_MoveChild, 10,
/*42069*/       OPC_RecordNode, // #9 = $lwe
/*42070*/       OPC_MoveParent,
/*42071*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42073*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42076*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42079*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42082*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42085*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42088*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42091*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42094*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42097*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 5029:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*42114*/     /*Scope*/ 70|128,1/*198*/, /*->42314*/
/*42116*/       OPC_CheckChild0Integer, 40|128,39/*5032*/, 
/*42119*/       OPC_RecordChild1, // #0 = $addr
/*42120*/       OPC_Scope, 63, /*->42185*/ // 3 children in Scope
/*42122*/         OPC_CheckChild1Type, MVT::i32,
/*42124*/         OPC_RecordChild2, // #1 = $rsrc
/*42125*/         OPC_RecordChild3, // #2 = $dmask
/*42126*/         OPC_RecordChild4, // #3 = $unorm
/*42127*/         OPC_RecordChild5, // #4 = $r128
/*42128*/         OPC_RecordChild6, // #5 = $da
/*42129*/         OPC_RecordChild7, // #6 = $glc
/*42130*/         OPC_MoveChild, 8,
/*42132*/         OPC_RecordNode, // #7 = $slc
/*42133*/         OPC_MoveParent,
/*42134*/         OPC_MoveChild, 9,
/*42136*/         OPC_RecordNode, // #8 = $tfe
/*42137*/         OPC_MoveParent,
/*42138*/         OPC_MoveChild, 10,
/*42140*/         OPC_RecordNode, // #9 = $lwe
/*42141*/         OPC_MoveParent,
/*42142*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42144*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42147*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42150*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42153*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42156*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42159*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42162*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42165*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42168*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5032:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*42185*/       /*Scope*/ 63, /*->42249*/
/*42186*/         OPC_CheckChild1Type, MVT::v2i32,
/*42188*/         OPC_RecordChild2, // #1 = $rsrc
/*42189*/         OPC_RecordChild3, // #2 = $dmask
/*42190*/         OPC_RecordChild4, // #3 = $unorm
/*42191*/         OPC_RecordChild5, // #4 = $r128
/*42192*/         OPC_RecordChild6, // #5 = $da
/*42193*/         OPC_RecordChild7, // #6 = $glc
/*42194*/         OPC_MoveChild, 8,
/*42196*/         OPC_RecordNode, // #7 = $slc
/*42197*/         OPC_MoveParent,
/*42198*/         OPC_MoveChild, 9,
/*42200*/         OPC_RecordNode, // #8 = $tfe
/*42201*/         OPC_MoveParent,
/*42202*/         OPC_MoveChild, 10,
/*42204*/         OPC_RecordNode, // #9 = $lwe
/*42205*/         OPC_MoveParent,
/*42206*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42208*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42211*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42214*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42217*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42220*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42223*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42226*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42229*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42232*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5032:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*42249*/       /*Scope*/ 63, /*->42313*/
/*42250*/         OPC_CheckChild1Type, MVT::v4i32,
/*42252*/         OPC_RecordChild2, // #1 = $rsrc
/*42253*/         OPC_RecordChild3, // #2 = $dmask
/*42254*/         OPC_RecordChild4, // #3 = $unorm
/*42255*/         OPC_RecordChild5, // #4 = $r128
/*42256*/         OPC_RecordChild6, // #5 = $da
/*42257*/         OPC_RecordChild7, // #6 = $glc
/*42258*/         OPC_MoveChild, 8,
/*42260*/         OPC_RecordNode, // #7 = $slc
/*42261*/         OPC_MoveParent,
/*42262*/         OPC_MoveChild, 9,
/*42264*/         OPC_RecordNode, // #8 = $tfe
/*42265*/         OPC_MoveParent,
/*42266*/         OPC_MoveChild, 10,
/*42268*/         OPC_RecordNode, // #9 = $lwe
/*42269*/         OPC_MoveParent,
/*42270*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42272*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42275*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42278*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42281*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42284*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42287*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42290*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42293*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42296*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5032:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*42313*/       0, /*End of Scope*/
/*42314*/     /*Scope*/ 70|128,1/*198*/, /*->42514*/
/*42316*/       OPC_CheckChild0Integer, 41|128,39/*5033*/, 
/*42319*/       OPC_RecordChild1, // #0 = $addr
/*42320*/       OPC_Scope, 63, /*->42385*/ // 3 children in Scope
/*42322*/         OPC_CheckChild1Type, MVT::i32,
/*42324*/         OPC_RecordChild2, // #1 = $rsrc
/*42325*/         OPC_RecordChild3, // #2 = $dmask
/*42326*/         OPC_RecordChild4, // #3 = $unorm
/*42327*/         OPC_RecordChild5, // #4 = $r128
/*42328*/         OPC_RecordChild6, // #5 = $da
/*42329*/         OPC_RecordChild7, // #6 = $glc
/*42330*/         OPC_MoveChild, 8,
/*42332*/         OPC_RecordNode, // #7 = $slc
/*42333*/         OPC_MoveParent,
/*42334*/         OPC_MoveChild, 9,
/*42336*/         OPC_RecordNode, // #8 = $tfe
/*42337*/         OPC_MoveParent,
/*42338*/         OPC_MoveChild, 10,
/*42340*/         OPC_RecordNode, // #9 = $lwe
/*42341*/         OPC_MoveParent,
/*42342*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42344*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42347*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42350*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42353*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42356*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42359*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42362*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42365*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42368*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5033:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*42385*/       /*Scope*/ 63, /*->42449*/
/*42386*/         OPC_CheckChild1Type, MVT::v2i32,
/*42388*/         OPC_RecordChild2, // #1 = $rsrc
/*42389*/         OPC_RecordChild3, // #2 = $dmask
/*42390*/         OPC_RecordChild4, // #3 = $unorm
/*42391*/         OPC_RecordChild5, // #4 = $r128
/*42392*/         OPC_RecordChild6, // #5 = $da
/*42393*/         OPC_RecordChild7, // #6 = $glc
/*42394*/         OPC_MoveChild, 8,
/*42396*/         OPC_RecordNode, // #7 = $slc
/*42397*/         OPC_MoveParent,
/*42398*/         OPC_MoveChild, 9,
/*42400*/         OPC_RecordNode, // #8 = $tfe
/*42401*/         OPC_MoveParent,
/*42402*/         OPC_MoveChild, 10,
/*42404*/         OPC_RecordNode, // #9 = $lwe
/*42405*/         OPC_MoveParent,
/*42406*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42408*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42411*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42414*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42417*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42420*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42423*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42426*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42429*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42432*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5033:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*42449*/       /*Scope*/ 63, /*->42513*/
/*42450*/         OPC_CheckChild1Type, MVT::v4i32,
/*42452*/         OPC_RecordChild2, // #1 = $rsrc
/*42453*/         OPC_RecordChild3, // #2 = $dmask
/*42454*/         OPC_RecordChild4, // #3 = $unorm
/*42455*/         OPC_RecordChild5, // #4 = $r128
/*42456*/         OPC_RecordChild6, // #5 = $da
/*42457*/         OPC_RecordChild7, // #6 = $glc
/*42458*/         OPC_MoveChild, 8,
/*42460*/         OPC_RecordNode, // #7 = $slc
/*42461*/         OPC_MoveParent,
/*42462*/         OPC_MoveChild, 9,
/*42464*/         OPC_RecordNode, // #8 = $tfe
/*42465*/         OPC_MoveParent,
/*42466*/         OPC_MoveChild, 10,
/*42468*/         OPC_RecordNode, // #9 = $lwe
/*42469*/         OPC_MoveParent,
/*42470*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42472*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42475*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42478*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42481*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42484*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42487*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42490*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42493*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5033:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*42513*/       0, /*End of Scope*/
/*42514*/     0, /*End of Scope*/
/*42515*/   /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SENDMSG),// ->42541
/*42518*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*42519*/     OPC_CaptureGlueInput,
/*42520*/     OPC_RecordChild1, // #1 = $simm16
/*42521*/     OPC_MoveChild, 1,
/*42523*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42526*/     OPC_CheckType, MVT::i32,
/*42528*/     OPC_MoveParent,
/*42529*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42531*/     OPC_EmitMergeInputChains1_0,
/*42532*/     OPC_EmitConvertToTarget, 1,
/*42534*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*42541*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->42565
/*42544*/     OPC_RecordMemRef,
/*42545*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*42546*/     OPC_RecordChild1, // #1 = $rw_gpr
/*42547*/     OPC_CheckChild1Type, MVT::v4i32,
/*42549*/     OPC_RecordChild2, // #2 = $index_gpr
/*42550*/     OPC_CheckChild2Type, MVT::i32,
/*42552*/     OPC_CheckPredicate, 120, // Predicate_mskor_global
/*42554*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42556*/     OPC_EmitMergeInputChains1_0,
/*42557*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*42565*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRL),// ->42809
/*42569*/     OPC_RecordChild0, // #0 = $src0
/*42570*/     OPC_RecordChild1, // #1 = $src1
/*42571*/     OPC_CheckChild1Type, MVT::i32,
/*42573*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42795
/*42577*/       OPC_Scope, 11, /*->42590*/ // 3 children in Scope
/*42579*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42581*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42590*/       /*Scope*/ 101, /*->42692*/
/*42591*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42593*/         OPC_EmitInteger, MVT::i32, 0, 
/*42596*/         OPC_EmitInteger, MVT::i32, 0, 
/*42599*/         OPC_EmitInteger, MVT::i32, 1, 
/*42602*/         OPC_EmitInteger, MVT::i32, 0, 
/*42605*/         OPC_EmitInteger, MVT::i32, 0, 
/*42608*/         OPC_EmitInteger, MVT::i32, 0, 
/*42611*/         OPC_EmitInteger, MVT::i32, 0, 
/*42614*/         OPC_EmitInteger, MVT::i32, 0, 
/*42617*/         OPC_EmitInteger, MVT::i32, 0, 
/*42620*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42632*/         OPC_EmitInteger, MVT::i32, 0, 
/*42635*/         OPC_EmitInteger, MVT::i32, 0, 
/*42638*/         OPC_EmitInteger, MVT::i32, 0, 
/*42641*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42653*/         OPC_EmitInteger, MVT::i32, 1, 
/*42656*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42659*/         OPC_EmitInteger, MVT::i32, 0, 
/*42662*/         OPC_EmitInteger, MVT::i32, 0, 
/*42665*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42692*/       /*Scope*/ 101, /*->42794*/
/*42693*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42695*/         OPC_EmitInteger, MVT::i32, 0, 
/*42698*/         OPC_EmitInteger, MVT::i32, 0, 
/*42701*/         OPC_EmitInteger, MVT::i32, 1, 
/*42704*/         OPC_EmitInteger, MVT::i32, 0, 
/*42707*/         OPC_EmitInteger, MVT::i32, 0, 
/*42710*/         OPC_EmitInteger, MVT::i32, 0, 
/*42713*/         OPC_EmitInteger, MVT::i32, 0, 
/*42716*/         OPC_EmitInteger, MVT::i32, 0, 
/*42719*/         OPC_EmitInteger, MVT::i32, 0, 
/*42722*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42734*/         OPC_EmitInteger, MVT::i32, 0, 
/*42737*/         OPC_EmitInteger, MVT::i32, 0, 
/*42740*/         OPC_EmitInteger, MVT::i32, 0, 
/*42743*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42755*/         OPC_EmitInteger, MVT::i32, 1, 
/*42758*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42761*/         OPC_EmitInteger, MVT::i32, 0, 
/*42764*/         OPC_EmitInteger, MVT::i32, 0, 
/*42767*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42794*/       0, /*End of Scope*/
/*42795*/     /*SwitchType*/ 11, MVT::i64,// ->42808
/*42797*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42799*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42808*/     0, // EndSwitchType
/*42809*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRA),// ->43053
/*42813*/     OPC_RecordChild0, // #0 = $src0
/*42814*/     OPC_RecordChild1, // #1 = $src1
/*42815*/     OPC_CheckChild1Type, MVT::i32,
/*42817*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->43039
/*42821*/       OPC_Scope, 11, /*->42834*/ // 3 children in Scope
/*42823*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42825*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42834*/       /*Scope*/ 101, /*->42936*/
/*42835*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42837*/         OPC_EmitInteger, MVT::i32, 0, 
/*42840*/         OPC_EmitInteger, MVT::i32, 0, 
/*42843*/         OPC_EmitInteger, MVT::i32, 1, 
/*42846*/         OPC_EmitInteger, MVT::i32, 0, 
/*42849*/         OPC_EmitInteger, MVT::i32, 0, 
/*42852*/         OPC_EmitInteger, MVT::i32, 0, 
/*42855*/         OPC_EmitInteger, MVT::i32, 0, 
/*42858*/         OPC_EmitInteger, MVT::i32, 0, 
/*42861*/         OPC_EmitInteger, MVT::i32, 0, 
/*42864*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42876*/         OPC_EmitInteger, MVT::i32, 0, 
/*42879*/         OPC_EmitInteger, MVT::i32, 0, 
/*42882*/         OPC_EmitInteger, MVT::i32, 0, 
/*42885*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42897*/         OPC_EmitInteger, MVT::i32, 1, 
/*42900*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42903*/         OPC_EmitInteger, MVT::i32, 0, 
/*42906*/         OPC_EmitInteger, MVT::i32, 0, 
/*42909*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42936*/       /*Scope*/ 101, /*->43038*/
/*42937*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42939*/         OPC_EmitInteger, MVT::i32, 0, 
/*42942*/         OPC_EmitInteger, MVT::i32, 0, 
/*42945*/         OPC_EmitInteger, MVT::i32, 1, 
/*42948*/         OPC_EmitInteger, MVT::i32, 0, 
/*42951*/         OPC_EmitInteger, MVT::i32, 0, 
/*42954*/         OPC_EmitInteger, MVT::i32, 0, 
/*42957*/         OPC_EmitInteger, MVT::i32, 0, 
/*42960*/         OPC_EmitInteger, MVT::i32, 0, 
/*42963*/         OPC_EmitInteger, MVT::i32, 0, 
/*42966*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42978*/         OPC_EmitInteger, MVT::i32, 0, 
/*42981*/         OPC_EmitInteger, MVT::i32, 0, 
/*42984*/         OPC_EmitInteger, MVT::i32, 0, 
/*42987*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42999*/         OPC_EmitInteger, MVT::i32, 1, 
/*43002*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43005*/         OPC_EmitInteger, MVT::i32, 0, 
/*43008*/         OPC_EmitInteger, MVT::i32, 0, 
/*43011*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43038*/       0, /*End of Scope*/
/*43039*/     /*SwitchType*/ 11, MVT::i64,// ->43052
/*43041*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43043*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*43052*/     0, // EndSwitchType
/*43053*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->43176
/*43056*/     OPC_RecordChild0, // #0 = $src0
/*43057*/     OPC_RecordChild1, // #1 = $src1
/*43058*/     OPC_CheckType, MVT::i32,
/*43060*/     OPC_Scope, 11, /*->43073*/ // 2 children in Scope
/*43062*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43064*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*43073*/     /*Scope*/ 101, /*->43175*/
/*43074*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43076*/       OPC_EmitInteger, MVT::i32, 0, 
/*43079*/       OPC_EmitInteger, MVT::i32, 0, 
/*43082*/       OPC_EmitInteger, MVT::i32, 1, 
/*43085*/       OPC_EmitInteger, MVT::i32, 0, 
/*43088*/       OPC_EmitInteger, MVT::i32, 0, 
/*43091*/       OPC_EmitInteger, MVT::i32, 0, 
/*43094*/       OPC_EmitInteger, MVT::i32, 0, 
/*43097*/       OPC_EmitInteger, MVT::i32, 0, 
/*43100*/       OPC_EmitInteger, MVT::i32, 0, 
/*43103*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43115*/       OPC_EmitInteger, MVT::i32, 0, 
/*43118*/       OPC_EmitInteger, MVT::i32, 0, 
/*43121*/       OPC_EmitInteger, MVT::i32, 0, 
/*43124*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43136*/       OPC_EmitInteger, MVT::i32, 1, 
/*43139*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43142*/       OPC_EmitInteger, MVT::i32, 0, 
/*43145*/       OPC_EmitInteger, MVT::i32, 0, 
/*43148*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*43175*/     0, /*End of Scope*/
/*43176*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MUL),// ->43504
/*43180*/     OPC_RecordChild0, // #0 = $src0
/*43181*/     OPC_RecordChild1, // #1 = $src1
/*43182*/     OPC_CheckType, MVT::i32,
/*43184*/     OPC_Scope, 11, /*->43197*/ // 4 children in Scope
/*43186*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43188*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43197*/     /*Scope*/ 101, /*->43299*/
/*43198*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*43200*/       OPC_EmitInteger, MVT::i32, 0, 
/*43203*/       OPC_EmitInteger, MVT::i32, 0, 
/*43206*/       OPC_EmitInteger, MVT::i32, 1, 
/*43209*/       OPC_EmitInteger, MVT::i32, 0, 
/*43212*/       OPC_EmitInteger, MVT::i32, 0, 
/*43215*/       OPC_EmitInteger, MVT::i32, 0, 
/*43218*/       OPC_EmitInteger, MVT::i32, 0, 
/*43221*/       OPC_EmitInteger, MVT::i32, 0, 
/*43224*/       OPC_EmitInteger, MVT::i32, 0, 
/*43227*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43239*/       OPC_EmitInteger, MVT::i32, 0, 
/*43242*/       OPC_EmitInteger, MVT::i32, 0, 
/*43245*/       OPC_EmitInteger, MVT::i32, 0, 
/*43248*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43260*/       OPC_EmitInteger, MVT::i32, 1, 
/*43263*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43266*/       OPC_EmitInteger, MVT::i32, 0, 
/*43269*/       OPC_EmitInteger, MVT::i32, 0, 
/*43272*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43299*/     /*Scope*/ 101, /*->43401*/
/*43300*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*43302*/       OPC_EmitInteger, MVT::i32, 0, 
/*43305*/       OPC_EmitInteger, MVT::i32, 0, 
/*43308*/       OPC_EmitInteger, MVT::i32, 1, 
/*43311*/       OPC_EmitInteger, MVT::i32, 0, 
/*43314*/       OPC_EmitInteger, MVT::i32, 0, 
/*43317*/       OPC_EmitInteger, MVT::i32, 0, 
/*43320*/       OPC_EmitInteger, MVT::i32, 0, 
/*43323*/       OPC_EmitInteger, MVT::i32, 0, 
/*43326*/       OPC_EmitInteger, MVT::i32, 0, 
/*43329*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43341*/       OPC_EmitInteger, MVT::i32, 0, 
/*43344*/       OPC_EmitInteger, MVT::i32, 0, 
/*43347*/       OPC_EmitInteger, MVT::i32, 0, 
/*43350*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43362*/       OPC_EmitInteger, MVT::i32, 1, 
/*43365*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43368*/       OPC_EmitInteger, MVT::i32, 0, 
/*43371*/       OPC_EmitInteger, MVT::i32, 0, 
/*43374*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43401*/     /*Scope*/ 101, /*->43503*/
/*43402*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*43404*/       OPC_EmitInteger, MVT::i32, 0, 
/*43407*/       OPC_EmitInteger, MVT::i32, 0, 
/*43410*/       OPC_EmitInteger, MVT::i32, 1, 
/*43413*/       OPC_EmitInteger, MVT::i32, 0, 
/*43416*/       OPC_EmitInteger, MVT::i32, 0, 
/*43419*/       OPC_EmitInteger, MVT::i32, 0, 
/*43422*/       OPC_EmitInteger, MVT::i32, 0, 
/*43425*/       OPC_EmitInteger, MVT::i32, 0, 
/*43428*/       OPC_EmitInteger, MVT::i32, 0, 
/*43431*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43443*/       OPC_EmitInteger, MVT::i32, 0, 
/*43446*/       OPC_EmitInteger, MVT::i32, 0, 
/*43449*/       OPC_EmitInteger, MVT::i32, 0, 
/*43452*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43464*/       OPC_EmitInteger, MVT::i32, 1, 
/*43467*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43470*/       OPC_EmitInteger, MVT::i32, 0, 
/*43473*/       OPC_EmitInteger, MVT::i32, 0, 
/*43476*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43503*/     0, /*End of Scope*/
/*43504*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::Constant),// ->43589
/*43507*/     OPC_RecordNode, // #0 = $imm
/*43508*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->43557
/*43511*/       OPC_Scope, 14, /*->43527*/ // 2 children in Scope
/*43513*/         OPC_CheckPredicate, 121, // Predicate_anonymous_1461
/*43515*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43517*/         OPC_EmitConvertToTarget, 0,
/*43519*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1461>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*43527*/       /*Scope*/ 28, /*->43556*/
/*43528*/         OPC_Scope, 12, /*->43542*/ // 2 children in Scope
/*43530*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43532*/           OPC_EmitConvertToTarget, 0,
/*43534*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*43542*/         /*Scope*/ 12, /*->43555*/
/*43543*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43545*/           OPC_EmitConvertToTarget, 0,
/*43547*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*43555*/         0, /*End of Scope*/
/*43556*/       0, /*End of Scope*/
/*43557*/     /*SwitchType*/ 14, MVT::i64,// ->43573
/*43559*/       OPC_CheckPredicate, 122, // Predicate_anonymous_1467
/*43561*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43563*/       OPC_EmitConvertToTarget, 0,
/*43565*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1467>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1468>>:$imm)
/*43573*/     /*SwitchType*/ 13, MVT::i1,// ->43588
/*43575*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43577*/       OPC_EmitNodeXForm, 6, 0, // as_i64imm
/*43580*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*43588*/     0, // EndSwitchType
/*43589*/   /*SwitchOpcode*/ 32|128,2/*288*/, TARGET_VAL(ISD::BITCAST),// ->43881
/*43593*/     OPC_RecordChild0, // #0 = $src0
/*43594*/     OPC_Scope, 25, /*->43621*/ // 13 children in Scope
/*43596*/       OPC_CheckChild0Type, MVT::f32,
/*43598*/       OPC_CheckType, MVT::i32,
/*43600*/       OPC_Scope, 5, /*->43607*/ // 2 children in Scope
/*43602*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43604*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*43607*/       /*Scope*/ 12, /*->43620*/
/*43608*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43610*/         OPC_Scope, 3, /*->43615*/ // 2 children in Scope
/*43612*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*43615*/         /*Scope*/ 3, /*->43619*/
/*43616*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*43619*/         0, /*End of Scope*/
/*43620*/       0, /*End of Scope*/
/*43621*/     /*Scope*/ 18, /*->43640*/
/*43622*/       OPC_CheckChild0Type, MVT::f64,
/*43624*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43632
/*43627*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43629*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43632*/       /*SwitchType*/ 5, MVT::v2i32,// ->43639
/*43634*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43636*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43639*/       0, // EndSwitchType
/*43640*/     /*Scope*/ 34, /*->43675*/
/*43641*/       OPC_CheckChild0Type, MVT::v2i32,
/*43643*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->43651
/*43646*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43648*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43651*/       /*SwitchType*/ 5, MVT::f64,// ->43658
/*43653*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43655*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43658*/       /*SwitchType*/ 14, MVT::v2f32,// ->43674
/*43660*/         OPC_Scope, 5, /*->43667*/ // 2 children in Scope
/*43662*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43664*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*43667*/         /*Scope*/ 5, /*->43673*/
/*43668*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43670*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*43673*/         0, /*End of Scope*/
/*43674*/       0, // EndSwitchType
/*43675*/     /*Scope*/ 27, /*->43703*/
/*43676*/       OPC_CheckChild0Type, MVT::v2f32,
/*43678*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43686
/*43681*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43683*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43686*/       /*SwitchType*/ 14, MVT::v2i32,// ->43702
/*43688*/         OPC_Scope, 5, /*->43695*/ // 2 children in Scope
/*43690*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43692*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*43695*/         /*Scope*/ 5, /*->43701*/
/*43696*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43698*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*43701*/         0, /*End of Scope*/
/*43702*/       0, // EndSwitchType
/*43703*/     /*Scope*/ 25, /*->43729*/
/*43704*/       OPC_CheckChild0Type, MVT::i32,
/*43706*/       OPC_CheckType, MVT::f32,
/*43708*/       OPC_Scope, 5, /*->43715*/ // 2 children in Scope
/*43710*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43712*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*43715*/       /*Scope*/ 12, /*->43728*/
/*43716*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43718*/         OPC_Scope, 3, /*->43723*/ // 2 children in Scope
/*43720*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*43723*/         /*Scope*/ 3, /*->43727*/
/*43724*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*43727*/         0, /*End of Scope*/
/*43728*/       0, /*End of Scope*/
/*43729*/     /*Scope*/ 25, /*->43755*/
/*43730*/       OPC_CheckChild0Type, MVT::i64,
/*43732*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->43740
/*43735*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43737*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43740*/       /*SwitchType*/ 5, MVT::v2i32,// ->43747
/*43742*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43744*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43747*/       /*SwitchType*/ 5, MVT::v2f32,// ->43754
/*43749*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43751*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*43754*/       0, // EndSwitchType
/*43755*/     /*Scope*/ 18, /*->43774*/
/*43756*/       OPC_CheckChild0Type, MVT::v4f32,
/*43758*/       OPC_CheckType, MVT::v4i32,
/*43760*/       OPC_Scope, 5, /*->43767*/ // 2 children in Scope
/*43762*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43764*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4i32:$src0
/*43767*/       /*Scope*/ 5, /*->43773*/
/*43768*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43770*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*43773*/       0, /*End of Scope*/
/*43774*/     /*Scope*/ 16, /*->43791*/
/*43775*/       OPC_CheckChild0Type, MVT::v8f32,
/*43777*/       OPC_CheckType, MVT::v8i32,
/*43779*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43781*/       OPC_Scope, 3, /*->43786*/ // 2 children in Scope
/*43783*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43786*/       /*Scope*/ 3, /*->43790*/
/*43787*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43790*/       0, /*End of Scope*/
/*43791*/     /*Scope*/ 16, /*->43808*/
/*43792*/       OPC_CheckChild0Type, MVT::v32i8,
/*43794*/       OPC_CheckType, MVT::v8i32,
/*43796*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43798*/       OPC_Scope, 3, /*->43803*/ // 2 children in Scope
/*43800*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43803*/       /*Scope*/ 3, /*->43807*/
/*43804*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43807*/       0, /*End of Scope*/
/*43808*/     /*Scope*/ 32, /*->43841*/
/*43809*/       OPC_CheckChild0Type, MVT::v8i32,
/*43811*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->43826
/*43814*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43816*/         OPC_Scope, 3, /*->43821*/ // 2 children in Scope
/*43818*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*43821*/         /*Scope*/ 3, /*->43825*/
/*43822*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*43825*/         0, /*End of Scope*/
/*43826*/       /*SwitchType*/ 12, MVT::v8f32,// ->43840
/*43828*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43830*/         OPC_Scope, 3, /*->43835*/ // 2 children in Scope
/*43832*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*43835*/         /*Scope*/ 3, /*->43839*/
/*43836*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*43839*/         0, /*End of Scope*/
/*43840*/       0, // EndSwitchType
/*43841*/     /*Scope*/ 9, /*->43851*/
/*43842*/       OPC_CheckChild0Type, MVT::v16f32,
/*43844*/       OPC_CheckType, MVT::v16i32,
/*43846*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43848*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*43851*/     /*Scope*/ 18, /*->43870*/
/*43852*/       OPC_CheckChild0Type, MVT::v4i32,
/*43854*/       OPC_CheckType, MVT::v4f32,
/*43856*/       OPC_Scope, 5, /*->43863*/ // 2 children in Scope
/*43858*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43860*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4f32:$src0
/*43863*/       /*Scope*/ 5, /*->43869*/
/*43864*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43866*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*43869*/       0, /*End of Scope*/
/*43870*/     /*Scope*/ 9, /*->43880*/
/*43871*/       OPC_CheckChild0Type, MVT::v16i32,
/*43873*/       OPC_CheckType, MVT::v16f32,
/*43875*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43877*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*43880*/     0, /*End of Scope*/
/*43881*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->43892
/*43884*/     OPC_RecordChild0, // #0 = $addr
/*43885*/     OPC_CheckType, MVT::i32,
/*43887*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43889*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*43892*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SUB),// ->44015
/*43895*/     OPC_RecordChild0, // #0 = $src0
/*43896*/     OPC_RecordChild1, // #1 = $src1
/*43897*/     OPC_CheckType, MVT::i32,
/*43899*/     OPC_Scope, 101, /*->44002*/ // 2 children in Scope
/*43901*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43903*/       OPC_EmitInteger, MVT::i32, 0, 
/*43906*/       OPC_EmitInteger, MVT::i32, 0, 
/*43909*/       OPC_EmitInteger, MVT::i32, 1, 
/*43912*/       OPC_EmitInteger, MVT::i32, 0, 
/*43915*/       OPC_EmitInteger, MVT::i32, 0, 
/*43918*/       OPC_EmitInteger, MVT::i32, 0, 
/*43921*/       OPC_EmitInteger, MVT::i32, 0, 
/*43924*/       OPC_EmitInteger, MVT::i32, 0, 
/*43927*/       OPC_EmitInteger, MVT::i32, 0, 
/*43930*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43942*/       OPC_EmitInteger, MVT::i32, 0, 
/*43945*/       OPC_EmitInteger, MVT::i32, 0, 
/*43948*/       OPC_EmitInteger, MVT::i32, 0, 
/*43951*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43963*/       OPC_EmitInteger, MVT::i32, 1, 
/*43966*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43969*/       OPC_EmitInteger, MVT::i32, 0, 
/*43972*/       OPC_EmitInteger, MVT::i32, 0, 
/*43975*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44002*/     /*Scope*/ 11, /*->44014*/
/*44003*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*44005*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*44014*/     0, /*End of Scope*/
/*44015*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SMAX),// ->44138
/*44018*/     OPC_RecordChild0, // #0 = $src0
/*44019*/     OPC_RecordChild1, // #1 = $src1
/*44020*/     OPC_CheckType, MVT::i32,
/*44022*/     OPC_Scope, 101, /*->44125*/ // 2 children in Scope
/*44024*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44026*/       OPC_EmitInteger, MVT::i32, 0, 
/*44029*/       OPC_EmitInteger, MVT::i32, 0, 
/*44032*/       OPC_EmitInteger, MVT::i32, 1, 
/*44035*/       OPC_EmitInteger, MVT::i32, 0, 
/*44038*/       OPC_EmitInteger, MVT::i32, 0, 
/*44041*/       OPC_EmitInteger, MVT::i32, 0, 
/*44044*/       OPC_EmitInteger, MVT::i32, 0, 
/*44047*/       OPC_EmitInteger, MVT::i32, 0, 
/*44050*/       OPC_EmitInteger, MVT::i32, 0, 
/*44053*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44065*/       OPC_EmitInteger, MVT::i32, 0, 
/*44068*/       OPC_EmitInteger, MVT::i32, 0, 
/*44071*/       OPC_EmitInteger, MVT::i32, 0, 
/*44074*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44086*/       OPC_EmitInteger, MVT::i32, 1, 
/*44089*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44092*/       OPC_EmitInteger, MVT::i32, 0, 
/*44095*/       OPC_EmitInteger, MVT::i32, 0, 
/*44098*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44125*/     /*Scope*/ 11, /*->44137*/
/*44126*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*44128*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*44137*/     0, /*End of Scope*/
/*44138*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SMIN),// ->44261
/*44141*/     OPC_RecordChild0, // #0 = $src0
/*44142*/     OPC_RecordChild1, // #1 = $src1
/*44143*/     OPC_CheckType, MVT::i32,
/*44145*/     OPC_Scope, 101, /*->44248*/ // 2 children in Scope
/*44147*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44149*/       OPC_EmitInteger, MVT::i32, 0, 
/*44152*/       OPC_EmitInteger, MVT::i32, 0, 
/*44155*/       OPC_EmitInteger, MVT::i32, 1, 
/*44158*/       OPC_EmitInteger, MVT::i32, 0, 
/*44161*/       OPC_EmitInteger, MVT::i32, 0, 
/*44164*/       OPC_EmitInteger, MVT::i32, 0, 
/*44167*/       OPC_EmitInteger, MVT::i32, 0, 
/*44170*/       OPC_EmitInteger, MVT::i32, 0, 
/*44173*/       OPC_EmitInteger, MVT::i32, 0, 
/*44176*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44188*/       OPC_EmitInteger, MVT::i32, 0, 
/*44191*/       OPC_EmitInteger, MVT::i32, 0, 
/*44194*/       OPC_EmitInteger, MVT::i32, 0, 
/*44197*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44209*/       OPC_EmitInteger, MVT::i32, 1, 
/*44212*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44215*/       OPC_EmitInteger, MVT::i32, 0, 
/*44218*/       OPC_EmitInteger, MVT::i32, 0, 
/*44221*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44248*/     /*Scope*/ 11, /*->44260*/
/*44249*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*44251*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*44260*/     0, /*End of Scope*/
/*44261*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMAX),// ->44384
/*44264*/     OPC_RecordChild0, // #0 = $src0
/*44265*/     OPC_RecordChild1, // #1 = $src1
/*44266*/     OPC_CheckType, MVT::i32,
/*44268*/     OPC_Scope, 101, /*->44371*/ // 2 children in Scope
/*44270*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44272*/       OPC_EmitInteger, MVT::i32, 0, 
/*44275*/       OPC_EmitInteger, MVT::i32, 0, 
/*44278*/       OPC_EmitInteger, MVT::i32, 1, 
/*44281*/       OPC_EmitInteger, MVT::i32, 0, 
/*44284*/       OPC_EmitInteger, MVT::i32, 0, 
/*44287*/       OPC_EmitInteger, MVT::i32, 0, 
/*44290*/       OPC_EmitInteger, MVT::i32, 0, 
/*44293*/       OPC_EmitInteger, MVT::i32, 0, 
/*44296*/       OPC_EmitInteger, MVT::i32, 0, 
/*44299*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44311*/       OPC_EmitInteger, MVT::i32, 0, 
/*44314*/       OPC_EmitInteger, MVT::i32, 0, 
/*44317*/       OPC_EmitInteger, MVT::i32, 0, 
/*44320*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44332*/       OPC_EmitInteger, MVT::i32, 1, 
/*44335*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44338*/       OPC_EmitInteger, MVT::i32, 0, 
/*44341*/       OPC_EmitInteger, MVT::i32, 0, 
/*44344*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44371*/     /*Scope*/ 11, /*->44383*/
/*44372*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*44374*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*44383*/     0, /*End of Scope*/
/*44384*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMIN),// ->44507
/*44387*/     OPC_RecordChild0, // #0 = $src0
/*44388*/     OPC_RecordChild1, // #1 = $src1
/*44389*/     OPC_CheckType, MVT::i32,
/*44391*/     OPC_Scope, 101, /*->44494*/ // 2 children in Scope
/*44393*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44395*/       OPC_EmitInteger, MVT::i32, 0, 
/*44398*/       OPC_EmitInteger, MVT::i32, 0, 
/*44401*/       OPC_EmitInteger, MVT::i32, 1, 
/*44404*/       OPC_EmitInteger, MVT::i32, 0, 
/*44407*/       OPC_EmitInteger, MVT::i32, 0, 
/*44410*/       OPC_EmitInteger, MVT::i32, 0, 
/*44413*/       OPC_EmitInteger, MVT::i32, 0, 
/*44416*/       OPC_EmitInteger, MVT::i32, 0, 
/*44419*/       OPC_EmitInteger, MVT::i32, 0, 
/*44422*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44434*/       OPC_EmitInteger, MVT::i32, 0, 
/*44437*/       OPC_EmitInteger, MVT::i32, 0, 
/*44440*/       OPC_EmitInteger, MVT::i32, 0, 
/*44443*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44455*/       OPC_EmitInteger, MVT::i32, 1, 
/*44458*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44461*/       OPC_EmitInteger, MVT::i32, 0, 
/*44464*/       OPC_EmitInteger, MVT::i32, 0, 
/*44467*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44494*/     /*Scope*/ 11, /*->44506*/
/*44495*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*44497*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*44506*/     0, /*End of Scope*/
/*44507*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::FP_TO_SINT),// ->44867
/*44511*/     OPC_Scope, 81|128,1/*209*/, /*->44723*/ // 3 children in Scope
/*44514*/       OPC_RecordChild0, // #0 = $src0
/*44515*/       OPC_CheckChild0Type, MVT::f32,
/*44517*/       OPC_CheckType, MVT::i32,
/*44519*/       OPC_Scope, 67, /*->44588*/ // 2 children in Scope
/*44521*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44523*/         OPC_EmitInteger, MVT::i32, 1, 
/*44526*/         OPC_EmitInteger, MVT::i32, 0, 
/*44529*/         OPC_EmitInteger, MVT::i32, 0, 
/*44532*/         OPC_EmitInteger, MVT::i32, 0, 
/*44535*/         OPC_EmitInteger, MVT::i32, 0, 
/*44538*/         OPC_EmitInteger, MVT::i32, 0, 
/*44541*/         OPC_EmitInteger, MVT::i32, 0, 
/*44544*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44556*/         OPC_EmitInteger, MVT::i32, 1, 
/*44559*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44562*/         OPC_EmitInteger, MVT::i32, 0, 
/*44565*/         OPC_EmitInteger, MVT::i32, 0, 
/*44568*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*44588*/       /*Scope*/ 4|128,1/*132*/, /*->44722*/
/*44590*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44592*/         OPC_EmitInteger, MVT::i32, 1, 
/*44595*/         OPC_EmitInteger, MVT::i32, 0, 
/*44598*/         OPC_EmitInteger, MVT::i32, 0, 
/*44601*/         OPC_EmitInteger, MVT::i32, 0, 
/*44604*/         OPC_EmitInteger, MVT::i32, 1, 
/*44607*/         OPC_EmitInteger, MVT::i32, 0, 
/*44610*/         OPC_EmitInteger, MVT::i32, 0, 
/*44613*/         OPC_EmitInteger, MVT::i32, 0, 
/*44616*/         OPC_EmitInteger, MVT::i32, 0, 
/*44619*/         OPC_EmitInteger, MVT::i32, 0, 
/*44622*/         OPC_EmitInteger, MVT::i32, 0, 
/*44625*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44637*/         OPC_EmitInteger, MVT::i32, 1, 
/*44640*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44643*/         OPC_EmitInteger, MVT::i32, 0, 
/*44646*/         OPC_EmitInteger, MVT::i32, 0, 
/*44649*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44669*/         OPC_EmitInteger, MVT::i32, 0, 
/*44672*/         OPC_EmitInteger, MVT::i32, 0, 
/*44675*/         OPC_EmitInteger, MVT::i32, 0, 
/*44678*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44690*/         OPC_EmitInteger, MVT::i32, 1, 
/*44693*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44696*/         OPC_EmitInteger, MVT::i32, 0, 
/*44699*/         OPC_EmitInteger, MVT::i32, 0, 
/*44702*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44722*/       0, /*End of Scope*/
/*44723*/     /*Scope*/ 102, /*->44826*/
/*44724*/       OPC_MoveChild, 0,
/*44726*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*44729*/       OPC_Scope, 71, /*->44802*/ // 2 children in Scope
/*44731*/         OPC_MoveChild, 0,
/*44733*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*44736*/         OPC_Scope, 31, /*->44769*/ // 2 children in Scope
/*44738*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44739*/           OPC_MoveChild, 1,
/*44741*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44744*/           OPC_CheckPredicate, 123, // Predicate_FP_HALF
/*44746*/           OPC_MoveParent,
/*44747*/           OPC_MoveParent,
/*44748*/           OPC_CheckType, MVT::f32,
/*44750*/           OPC_MoveParent,
/*44751*/           OPC_CheckPredicate, 124, // Predicate_cvt_rpi_i32_f32
/*44753*/           OPC_CheckType, MVT::i32,
/*44755*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44758*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44769*/         /*Scope*/ 31, /*->44801*/
/*44770*/           OPC_MoveChild, 0,
/*44772*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44775*/           OPC_CheckPredicate, 123, // Predicate_FP_HALF
/*44777*/           OPC_MoveParent,
/*44778*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44779*/           OPC_MoveParent,
/*44780*/           OPC_CheckType, MVT::f32,
/*44782*/           OPC_MoveParent,
/*44783*/           OPC_CheckPredicate, 124, // Predicate_cvt_rpi_i32_f32
/*44785*/           OPC_CheckType, MVT::i32,
/*44787*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44790*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44801*/         0, /*End of Scope*/
/*44802*/       /*Scope*/ 22, /*->44825*/
/*44803*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44804*/         OPC_CheckType, MVT::f32,
/*44806*/         OPC_MoveParent,
/*44807*/         OPC_CheckPredicate, 125, // Predicate_cvt_flr_i32_f32
/*44809*/         OPC_CheckType, MVT::i32,
/*44811*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44814*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44825*/       0, /*End of Scope*/
/*44826*/     /*Scope*/ 39, /*->44866*/
/*44827*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44828*/       OPC_CheckType, MVT::i32,
/*44830*/       OPC_Scope, 16, /*->44848*/ // 2 children in Scope
/*44832*/         OPC_CheckChild0Type, MVT::f64,
/*44834*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44837*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44848*/       /*Scope*/ 16, /*->44865*/
/*44849*/         OPC_CheckChild0Type, MVT::f32,
/*44851*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44854*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44865*/       0, /*End of Scope*/
/*44866*/     0, /*End of Scope*/
/*44867*/   /*SwitchOpcode*/ 117|128,1/*245*/, TARGET_VAL(ISD::FP_TO_UINT),// ->45116
/*44871*/     OPC_RecordChild0, // #0 = $src0
/*44872*/     OPC_CheckType, MVT::i32,
/*44874*/     OPC_Scope, 93|128,1/*221*/, /*->45098*/ // 2 children in Scope
/*44877*/       OPC_CheckChild0Type, MVT::f32,
/*44879*/       OPC_Scope, 67, /*->44948*/ // 3 children in Scope
/*44881*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44883*/         OPC_EmitInteger, MVT::i32, 1, 
/*44886*/         OPC_EmitInteger, MVT::i32, 0, 
/*44889*/         OPC_EmitInteger, MVT::i32, 0, 
/*44892*/         OPC_EmitInteger, MVT::i32, 0, 
/*44895*/         OPC_EmitInteger, MVT::i32, 0, 
/*44898*/         OPC_EmitInteger, MVT::i32, 0, 
/*44901*/         OPC_EmitInteger, MVT::i32, 0, 
/*44904*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44916*/         OPC_EmitInteger, MVT::i32, 1, 
/*44919*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44922*/         OPC_EmitInteger, MVT::i32, 0, 
/*44925*/         OPC_EmitInteger, MVT::i32, 0, 
/*44928*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*44948*/       /*Scope*/ 4|128,1/*132*/, /*->45082*/
/*44950*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44952*/         OPC_EmitInteger, MVT::i32, 1, 
/*44955*/         OPC_EmitInteger, MVT::i32, 0, 
/*44958*/         OPC_EmitInteger, MVT::i32, 0, 
/*44961*/         OPC_EmitInteger, MVT::i32, 0, 
/*44964*/         OPC_EmitInteger, MVT::i32, 1, 
/*44967*/         OPC_EmitInteger, MVT::i32, 0, 
/*44970*/         OPC_EmitInteger, MVT::i32, 0, 
/*44973*/         OPC_EmitInteger, MVT::i32, 0, 
/*44976*/         OPC_EmitInteger, MVT::i32, 0, 
/*44979*/         OPC_EmitInteger, MVT::i32, 0, 
/*44982*/         OPC_EmitInteger, MVT::i32, 0, 
/*44985*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44997*/         OPC_EmitInteger, MVT::i32, 1, 
/*45000*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45003*/         OPC_EmitInteger, MVT::i32, 0, 
/*45006*/         OPC_EmitInteger, MVT::i32, 0, 
/*45009*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*45029*/         OPC_EmitInteger, MVT::i32, 0, 
/*45032*/         OPC_EmitInteger, MVT::i32, 0, 
/*45035*/         OPC_EmitInteger, MVT::i32, 0, 
/*45038*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45050*/         OPC_EmitInteger, MVT::i32, 1, 
/*45053*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45056*/         OPC_EmitInteger, MVT::i32, 0, 
/*45059*/         OPC_EmitInteger, MVT::i32, 0, 
/*45062*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*45082*/       /*Scope*/ 14, /*->45097*/
/*45083*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*45086*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*45097*/       0, /*End of Scope*/
/*45098*/     /*Scope*/ 16, /*->45115*/
/*45099*/       OPC_CheckChild0Type, MVT::f64,
/*45101*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*45104*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*45115*/     0, /*End of Scope*/
/*45116*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHS),// ->45444
/*45120*/     OPC_RecordChild0, // #0 = $src0
/*45121*/     OPC_RecordChild1, // #1 = $src1
/*45122*/     OPC_CheckType, MVT::i32,
/*45124*/     OPC_Scope, 101, /*->45227*/ // 4 children in Scope
/*45126*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45128*/       OPC_EmitInteger, MVT::i32, 0, 
/*45131*/       OPC_EmitInteger, MVT::i32, 0, 
/*45134*/       OPC_EmitInteger, MVT::i32, 1, 
/*45137*/       OPC_EmitInteger, MVT::i32, 0, 
/*45140*/       OPC_EmitInteger, MVT::i32, 0, 
/*45143*/       OPC_EmitInteger, MVT::i32, 0, 
/*45146*/       OPC_EmitInteger, MVT::i32, 0, 
/*45149*/       OPC_EmitInteger, MVT::i32, 0, 
/*45152*/       OPC_EmitInteger, MVT::i32, 0, 
/*45155*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45167*/       OPC_EmitInteger, MVT::i32, 0, 
/*45170*/       OPC_EmitInteger, MVT::i32, 0, 
/*45173*/       OPC_EmitInteger, MVT::i32, 0, 
/*45176*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45188*/       OPC_EmitInteger, MVT::i32, 1, 
/*45191*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45194*/       OPC_EmitInteger, MVT::i32, 0, 
/*45197*/       OPC_EmitInteger, MVT::i32, 0, 
/*45200*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45227*/     /*Scope*/ 101, /*->45329*/
/*45228*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45230*/       OPC_EmitInteger, MVT::i32, 0, 
/*45233*/       OPC_EmitInteger, MVT::i32, 0, 
/*45236*/       OPC_EmitInteger, MVT::i32, 1, 
/*45239*/       OPC_EmitInteger, MVT::i32, 0, 
/*45242*/       OPC_EmitInteger, MVT::i32, 0, 
/*45245*/       OPC_EmitInteger, MVT::i32, 0, 
/*45248*/       OPC_EmitInteger, MVT::i32, 0, 
/*45251*/       OPC_EmitInteger, MVT::i32, 0, 
/*45254*/       OPC_EmitInteger, MVT::i32, 0, 
/*45257*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45269*/       OPC_EmitInteger, MVT::i32, 0, 
/*45272*/       OPC_EmitInteger, MVT::i32, 0, 
/*45275*/       OPC_EmitInteger, MVT::i32, 0, 
/*45278*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45290*/       OPC_EmitInteger, MVT::i32, 1, 
/*45293*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45296*/       OPC_EmitInteger, MVT::i32, 0, 
/*45299*/       OPC_EmitInteger, MVT::i32, 0, 
/*45302*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45329*/     /*Scope*/ 101, /*->45431*/
/*45330*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45332*/       OPC_EmitInteger, MVT::i32, 0, 
/*45335*/       OPC_EmitInteger, MVT::i32, 0, 
/*45338*/       OPC_EmitInteger, MVT::i32, 1, 
/*45341*/       OPC_EmitInteger, MVT::i32, 0, 
/*45344*/       OPC_EmitInteger, MVT::i32, 0, 
/*45347*/       OPC_EmitInteger, MVT::i32, 0, 
/*45350*/       OPC_EmitInteger, MVT::i32, 0, 
/*45353*/       OPC_EmitInteger, MVT::i32, 0, 
/*45356*/       OPC_EmitInteger, MVT::i32, 0, 
/*45359*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45371*/       OPC_EmitInteger, MVT::i32, 0, 
/*45374*/       OPC_EmitInteger, MVT::i32, 0, 
/*45377*/       OPC_EmitInteger, MVT::i32, 0, 
/*45380*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45392*/       OPC_EmitInteger, MVT::i32, 1, 
/*45395*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45398*/       OPC_EmitInteger, MVT::i32, 0, 
/*45401*/       OPC_EmitInteger, MVT::i32, 0, 
/*45404*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45431*/     /*Scope*/ 11, /*->45443*/
/*45432*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45434*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*45443*/     0, /*End of Scope*/
/*45444*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHU),// ->45772
/*45448*/     OPC_RecordChild0, // #0 = $src0
/*45449*/     OPC_RecordChild1, // #1 = $src1
/*45450*/     OPC_CheckType, MVT::i32,
/*45452*/     OPC_Scope, 101, /*->45555*/ // 4 children in Scope
/*45454*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45456*/       OPC_EmitInteger, MVT::i32, 0, 
/*45459*/       OPC_EmitInteger, MVT::i32, 0, 
/*45462*/       OPC_EmitInteger, MVT::i32, 1, 
/*45465*/       OPC_EmitInteger, MVT::i32, 0, 
/*45468*/       OPC_EmitInteger, MVT::i32, 0, 
/*45471*/       OPC_EmitInteger, MVT::i32, 0, 
/*45474*/       OPC_EmitInteger, MVT::i32, 0, 
/*45477*/       OPC_EmitInteger, MVT::i32, 0, 
/*45480*/       OPC_EmitInteger, MVT::i32, 0, 
/*45483*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45495*/       OPC_EmitInteger, MVT::i32, 0, 
/*45498*/       OPC_EmitInteger, MVT::i32, 0, 
/*45501*/       OPC_EmitInteger, MVT::i32, 0, 
/*45504*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45516*/       OPC_EmitInteger, MVT::i32, 1, 
/*45519*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45522*/       OPC_EmitInteger, MVT::i32, 0, 
/*45525*/       OPC_EmitInteger, MVT::i32, 0, 
/*45528*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45555*/     /*Scope*/ 101, /*->45657*/
/*45556*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45558*/       OPC_EmitInteger, MVT::i32, 0, 
/*45561*/       OPC_EmitInteger, MVT::i32, 0, 
/*45564*/       OPC_EmitInteger, MVT::i32, 1, 
/*45567*/       OPC_EmitInteger, MVT::i32, 0, 
/*45570*/       OPC_EmitInteger, MVT::i32, 0, 
/*45573*/       OPC_EmitInteger, MVT::i32, 0, 
/*45576*/       OPC_EmitInteger, MVT::i32, 0, 
/*45579*/       OPC_EmitInteger, MVT::i32, 0, 
/*45582*/       OPC_EmitInteger, MVT::i32, 0, 
/*45585*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45597*/       OPC_EmitInteger, MVT::i32, 0, 
/*45600*/       OPC_EmitInteger, MVT::i32, 0, 
/*45603*/       OPC_EmitInteger, MVT::i32, 0, 
/*45606*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45618*/       OPC_EmitInteger, MVT::i32, 1, 
/*45621*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45624*/       OPC_EmitInteger, MVT::i32, 0, 
/*45627*/       OPC_EmitInteger, MVT::i32, 0, 
/*45630*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45657*/     /*Scope*/ 101, /*->45759*/
/*45658*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45660*/       OPC_EmitInteger, MVT::i32, 0, 
/*45663*/       OPC_EmitInteger, MVT::i32, 0, 
/*45666*/       OPC_EmitInteger, MVT::i32, 1, 
/*45669*/       OPC_EmitInteger, MVT::i32, 0, 
/*45672*/       OPC_EmitInteger, MVT::i32, 0, 
/*45675*/       OPC_EmitInteger, MVT::i32, 0, 
/*45678*/       OPC_EmitInteger, MVT::i32, 0, 
/*45681*/       OPC_EmitInteger, MVT::i32, 0, 
/*45684*/       OPC_EmitInteger, MVT::i32, 0, 
/*45687*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45699*/       OPC_EmitInteger, MVT::i32, 0, 
/*45702*/       OPC_EmitInteger, MVT::i32, 0, 
/*45705*/       OPC_EmitInteger, MVT::i32, 0, 
/*45708*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45720*/       OPC_EmitInteger, MVT::i32, 1, 
/*45723*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45726*/       OPC_EmitInteger, MVT::i32, 0, 
/*45729*/       OPC_EmitInteger, MVT::i32, 0, 
/*45732*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45759*/     /*Scope*/ 11, /*->45771*/
/*45760*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45762*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*45771*/     0, /*End of Scope*/
/*45772*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->46273
/*45776*/     OPC_RecordChild0, // #0 = $src0
/*45777*/     OPC_CheckType, MVT::i32,
/*45779*/     OPC_Scope, 67, /*->45848*/ // 4 children in Scope
/*45781*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45783*/       OPC_EmitInteger, MVT::i32, 1, 
/*45786*/       OPC_EmitInteger, MVT::i32, 0, 
/*45789*/       OPC_EmitInteger, MVT::i32, 0, 
/*45792*/       OPC_EmitInteger, MVT::i32, 0, 
/*45795*/       OPC_EmitInteger, MVT::i32, 0, 
/*45798*/       OPC_EmitInteger, MVT::i32, 0, 
/*45801*/       OPC_EmitInteger, MVT::i32, 0, 
/*45804*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45816*/       OPC_EmitInteger, MVT::i32, 1, 
/*45819*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45822*/       OPC_EmitInteger, MVT::i32, 0, 
/*45825*/       OPC_EmitInteger, MVT::i32, 0, 
/*45828*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*45848*/     /*Scope*/ 67, /*->45916*/
/*45849*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45851*/       OPC_EmitInteger, MVT::i32, 1, 
/*45854*/       OPC_EmitInteger, MVT::i32, 0, 
/*45857*/       OPC_EmitInteger, MVT::i32, 0, 
/*45860*/       OPC_EmitInteger, MVT::i32, 0, 
/*45863*/       OPC_EmitInteger, MVT::i32, 0, 
/*45866*/       OPC_EmitInteger, MVT::i32, 0, 
/*45869*/       OPC_EmitInteger, MVT::i32, 0, 
/*45872*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45884*/       OPC_EmitInteger, MVT::i32, 1, 
/*45887*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45890*/       OPC_EmitInteger, MVT::i32, 0, 
/*45893*/       OPC_EmitInteger, MVT::i32, 0, 
/*45896*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*45916*/     /*Scope*/ 42, /*->45959*/
/*45917*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45919*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45926*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*45934*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*45942*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*45951*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*45959*/     /*Scope*/ 55|128,2/*311*/, /*->46272*/
/*45961*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45963*/       OPC_EmitInteger, MVT::i32, 1, 
/*45966*/       OPC_EmitInteger, MVT::i32, 0, 
/*45969*/       OPC_EmitInteger, MVT::i32, 0, 
/*45972*/       OPC_EmitInteger, MVT::i32, 0, 
/*45975*/       OPC_EmitInteger, MVT::i32, 0, 
/*45978*/       OPC_EmitInteger, MVT::i32, 0, 
/*45981*/       OPC_EmitInteger, MVT::i32, 1, 
/*45984*/       OPC_EmitInteger, MVT::i32, 0, 
/*45987*/       OPC_EmitInteger, MVT::i32, 0, 
/*45990*/       OPC_EmitInteger, MVT::i32, 0, 
/*45993*/       OPC_EmitInteger, MVT::i32, 1, 
/*45996*/       OPC_EmitInteger, MVT::i32, 0, 
/*45999*/       OPC_EmitInteger, MVT::i32, 0, 
/*46002*/       OPC_EmitInteger, MVT::i32, 0, 
/*46005*/       OPC_EmitInteger, MVT::i32, 1, 
/*46008*/       OPC_EmitInteger, MVT::i32, 0, 
/*46011*/       OPC_EmitInteger, MVT::i32, 0, 
/*46014*/       OPC_EmitInteger, MVT::i32, 0, 
/*46017*/       OPC_EmitInteger, MVT::i32, 0, 
/*46020*/       OPC_EmitInteger, MVT::i32, 0, 
/*46023*/       OPC_EmitInteger, MVT::i32, 0, 
/*46026*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46038*/       OPC_EmitInteger, MVT::i32, 1, 
/*46041*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46044*/       OPC_EmitInteger, MVT::i32, 0, 
/*46047*/       OPC_EmitInteger, MVT::i32, 0, 
/*46050*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*46070*/       OPC_EmitInteger, MVT::i32, 0, 
/*46073*/       OPC_EmitInteger, MVT::i32, 0, 
/*46076*/       OPC_EmitInteger, MVT::i32, 0, 
/*46079*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46091*/       OPC_EmitInteger, MVT::i32, 1, 
/*46094*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46097*/       OPC_EmitInteger, MVT::i32, 0, 
/*46100*/       OPC_EmitInteger, MVT::i32, 0, 
/*46103*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*46123*/       OPC_EmitInteger, MVT::i32, 0, 
/*46126*/       OPC_EmitInteger, MVT::i32, 0, 
/*46129*/       OPC_EmitInteger, MVT::i32, 0, 
/*46132*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46144*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*46151*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*46159*/       OPC_EmitInteger, MVT::i32, 0, 
/*46162*/       OPC_EmitInteger, MVT::i32, 0, 
/*46165*/       OPC_EmitInteger, MVT::i32, 0, 
/*46168*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46180*/       OPC_EmitInteger, MVT::i32, 1, 
/*46183*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46186*/       OPC_EmitInteger, MVT::i32, 0, 
/*46189*/       OPC_EmitInteger, MVT::i32, 0, 
/*46192*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*46219*/       OPC_EmitInteger, MVT::i32, 0, 
/*46222*/       OPC_EmitInteger, MVT::i32, 0, 
/*46225*/       OPC_EmitInteger, MVT::i32, 0, 
/*46228*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46240*/       OPC_EmitInteger, MVT::i32, 1, 
/*46243*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46246*/       OPC_EmitInteger, MVT::i32, 0, 
/*46249*/       OPC_EmitInteger, MVT::i32, 0, 
/*46252*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*46272*/     0, /*End of Scope*/
/*46273*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->46599
/*46277*/     OPC_RecordChild0, // #0 = $src0
/*46278*/     OPC_RecordChild1, // #1 = $src1
/*46279*/     OPC_CheckType, MVT::i32,
/*46281*/     OPC_Scope, 101, /*->46384*/ // 4 children in Scope
/*46283*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*46285*/       OPC_EmitInteger, MVT::i32, 0, 
/*46288*/       OPC_EmitInteger, MVT::i32, 0, 
/*46291*/       OPC_EmitInteger, MVT::i32, 1, 
/*46294*/       OPC_EmitInteger, MVT::i32, 0, 
/*46297*/       OPC_EmitInteger, MVT::i32, 0, 
/*46300*/       OPC_EmitInteger, MVT::i32, 0, 
/*46303*/       OPC_EmitInteger, MVT::i32, 0, 
/*46306*/       OPC_EmitInteger, MVT::i32, 0, 
/*46309*/       OPC_EmitInteger, MVT::i32, 0, 
/*46312*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46324*/       OPC_EmitInteger, MVT::i32, 0, 
/*46327*/       OPC_EmitInteger, MVT::i32, 0, 
/*46330*/       OPC_EmitInteger, MVT::i32, 0, 
/*46333*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46345*/       OPC_EmitInteger, MVT::i32, 1, 
/*46348*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46351*/       OPC_EmitInteger, MVT::i32, 0, 
/*46354*/       OPC_EmitInteger, MVT::i32, 0, 
/*46357*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*46384*/     /*Scope*/ 101, /*->46486*/
/*46385*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*46387*/       OPC_EmitInteger, MVT::i32, 0, 
/*46390*/       OPC_EmitInteger, MVT::i32, 0, 
/*46393*/       OPC_EmitInteger, MVT::i32, 1, 
/*46396*/       OPC_EmitInteger, MVT::i32, 0, 
/*46399*/       OPC_EmitInteger, MVT::i32, 0, 
/*46402*/       OPC_EmitInteger, MVT::i32, 0, 
/*46405*/       OPC_EmitInteger, MVT::i32, 0, 
/*46408*/       OPC_EmitInteger, MVT::i32, 0, 
/*46411*/       OPC_EmitInteger, MVT::i32, 0, 
/*46414*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46426*/       OPC_EmitInteger, MVT::i32, 0, 
/*46429*/       OPC_EmitInteger, MVT::i32, 0, 
/*46432*/       OPC_EmitInteger, MVT::i32, 0, 
/*46435*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46447*/       OPC_EmitInteger, MVT::i32, 1, 
/*46450*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46453*/       OPC_EmitInteger, MVT::i32, 0, 
/*46456*/       OPC_EmitInteger, MVT::i32, 0, 
/*46459*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*46486*/     /*Scope*/ 101, /*->46588*/
/*46487*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*46489*/       OPC_EmitInteger, MVT::i32, 0, 
/*46492*/       OPC_EmitInteger, MVT::i32, 0, 
/*46495*/       OPC_EmitInteger, MVT::i32, 1, 
/*46498*/       OPC_EmitInteger, MVT::i32, 0, 
/*46501*/       OPC_EmitInteger, MVT::i32, 0, 
/*46504*/       OPC_EmitInteger, MVT::i32, 0, 
/*46507*/       OPC_EmitInteger, MVT::i32, 0, 
/*46510*/       OPC_EmitInteger, MVT::i32, 0, 
/*46513*/       OPC_EmitInteger, MVT::i32, 0, 
/*46516*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46528*/       OPC_EmitInteger, MVT::i32, 0, 
/*46531*/       OPC_EmitInteger, MVT::i32, 0, 
/*46534*/       OPC_EmitInteger, MVT::i32, 0, 
/*46537*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46549*/       OPC_EmitInteger, MVT::i32, 1, 
/*46552*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46555*/       OPC_EmitInteger, MVT::i32, 0, 
/*46558*/       OPC_EmitInteger, MVT::i32, 0, 
/*46561*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*46588*/     /*Scope*/ 9, /*->46598*/
/*46589*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46598*/     0, /*End of Scope*/
/*46599*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->46925
/*46603*/     OPC_RecordChild0, // #0 = $src0
/*46604*/     OPC_RecordChild1, // #1 = $src1
/*46605*/     OPC_CheckType, MVT::i32,
/*46607*/     OPC_Scope, 101, /*->46710*/ // 4 children in Scope
/*46609*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*46611*/       OPC_EmitInteger, MVT::i32, 0, 
/*46614*/       OPC_EmitInteger, MVT::i32, 0, 
/*46617*/       OPC_EmitInteger, MVT::i32, 1, 
/*46620*/       OPC_EmitInteger, MVT::i32, 0, 
/*46623*/       OPC_EmitInteger, MVT::i32, 0, 
/*46626*/       OPC_EmitInteger, MVT::i32, 0, 
/*46629*/       OPC_EmitInteger, MVT::i32, 0, 
/*46632*/       OPC_EmitInteger, MVT::i32, 0, 
/*46635*/       OPC_EmitInteger, MVT::i32, 0, 
/*46638*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46650*/       OPC_EmitInteger, MVT::i32, 0, 
/*46653*/       OPC_EmitInteger, MVT::i32, 0, 
/*46656*/       OPC_EmitInteger, MVT::i32, 0, 
/*46659*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46671*/       OPC_EmitInteger, MVT::i32, 1, 
/*46674*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46677*/       OPC_EmitInteger, MVT::i32, 0, 
/*46680*/       OPC_EmitInteger, MVT::i32, 0, 
/*46683*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*46710*/     /*Scope*/ 101, /*->46812*/
/*46711*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46713*/       OPC_EmitInteger, MVT::i32, 0, 
/*46716*/       OPC_EmitInteger, MVT::i32, 0, 
/*46719*/       OPC_EmitInteger, MVT::i32, 1, 
/*46722*/       OPC_EmitInteger, MVT::i32, 0, 
/*46725*/       OPC_EmitInteger, MVT::i32, 0, 
/*46728*/       OPC_EmitInteger, MVT::i32, 0, 
/*46731*/       OPC_EmitInteger, MVT::i32, 0, 
/*46734*/       OPC_EmitInteger, MVT::i32, 0, 
/*46737*/       OPC_EmitInteger, MVT::i32, 0, 
/*46740*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46752*/       OPC_EmitInteger, MVT::i32, 0, 
/*46755*/       OPC_EmitInteger, MVT::i32, 0, 
/*46758*/       OPC_EmitInteger, MVT::i32, 0, 
/*46761*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46773*/       OPC_EmitInteger, MVT::i32, 1, 
/*46776*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46779*/       OPC_EmitInteger, MVT::i32, 0, 
/*46782*/       OPC_EmitInteger, MVT::i32, 0, 
/*46785*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*46812*/     /*Scope*/ 101, /*->46914*/
/*46813*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*46815*/       OPC_EmitInteger, MVT::i32, 0, 
/*46818*/       OPC_EmitInteger, MVT::i32, 0, 
/*46821*/       OPC_EmitInteger, MVT::i32, 1, 
/*46824*/       OPC_EmitInteger, MVT::i32, 0, 
/*46827*/       OPC_EmitInteger, MVT::i32, 0, 
/*46830*/       OPC_EmitInteger, MVT::i32, 0, 
/*46833*/       OPC_EmitInteger, MVT::i32, 0, 
/*46836*/       OPC_EmitInteger, MVT::i32, 0, 
/*46839*/       OPC_EmitInteger, MVT::i32, 0, 
/*46842*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46854*/       OPC_EmitInteger, MVT::i32, 0, 
/*46857*/       OPC_EmitInteger, MVT::i32, 0, 
/*46860*/       OPC_EmitInteger, MVT::i32, 0, 
/*46863*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46875*/       OPC_EmitInteger, MVT::i32, 1, 
/*46878*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46881*/       OPC_EmitInteger, MVT::i32, 0, 
/*46884*/       OPC_EmitInteger, MVT::i32, 0, 
/*46887*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*46914*/     /*Scope*/ 9, /*->46924*/
/*46915*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46924*/     0, /*End of Scope*/
/*46925*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_U32),// ->47048
/*46928*/     OPC_RecordChild0, // #0 = $src0
/*46929*/     OPC_RecordChild1, // #1 = $src1
/*46930*/     OPC_RecordChild2, // #2 = $src2
/*46931*/     OPC_CheckChild2Type, MVT::i32,
/*46933*/     OPC_CheckType, MVT::i32,
/*46935*/     OPC_Scope, 99, /*->47036*/ // 2 children in Scope
/*46937*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46939*/       OPC_EmitInteger, MVT::i32, 0, 
/*46942*/       OPC_EmitInteger, MVT::i32, 0, 
/*46945*/       OPC_EmitInteger, MVT::i32, 0, 
/*46948*/       OPC_EmitInteger, MVT::i32, 0, 
/*46951*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46963*/       OPC_EmitInteger, MVT::i32, 0, 
/*46966*/       OPC_EmitInteger, MVT::i32, 0, 
/*46969*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46981*/       OPC_EmitInteger, MVT::i32, 0, 
/*46984*/       OPC_EmitInteger, MVT::i32, 0, 
/*46987*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46999*/       OPC_EmitInteger, MVT::i32, 1, 
/*47002*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47005*/       OPC_EmitInteger, MVT::i32, 0, 
/*47008*/       OPC_EmitInteger, MVT::i32, 0, 
/*47011*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47036*/     /*Scope*/ 10, /*->47047*/
/*47037*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47047*/     0, /*End of Scope*/
/*47048*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_I32),// ->47171
/*47051*/     OPC_RecordChild0, // #0 = $src0
/*47052*/     OPC_RecordChild1, // #1 = $src1
/*47053*/     OPC_RecordChild2, // #2 = $src2
/*47054*/     OPC_CheckChild2Type, MVT::i32,
/*47056*/     OPC_CheckType, MVT::i32,
/*47058*/     OPC_Scope, 99, /*->47159*/ // 2 children in Scope
/*47060*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47062*/       OPC_EmitInteger, MVT::i32, 0, 
/*47065*/       OPC_EmitInteger, MVT::i32, 0, 
/*47068*/       OPC_EmitInteger, MVT::i32, 0, 
/*47071*/       OPC_EmitInteger, MVT::i32, 0, 
/*47074*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47086*/       OPC_EmitInteger, MVT::i32, 0, 
/*47089*/       OPC_EmitInteger, MVT::i32, 0, 
/*47092*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47104*/       OPC_EmitInteger, MVT::i32, 0, 
/*47107*/       OPC_EmitInteger, MVT::i32, 0, 
/*47110*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47122*/       OPC_EmitInteger, MVT::i32, 1, 
/*47125*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47128*/       OPC_EmitInteger, MVT::i32, 0, 
/*47131*/       OPC_EmitInteger, MVT::i32, 0, 
/*47134*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47159*/     /*Scope*/ 10, /*->47170*/
/*47160*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47170*/     0, /*End of Scope*/
/*47171*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFI),// ->47294
/*47174*/     OPC_RecordChild0, // #0 = $src0
/*47175*/     OPC_RecordChild1, // #1 = $src1
/*47176*/     OPC_RecordChild2, // #2 = $src2
/*47177*/     OPC_CheckChild2Type, MVT::i32,
/*47179*/     OPC_CheckType, MVT::i32,
/*47181*/     OPC_Scope, 99, /*->47282*/ // 2 children in Scope
/*47183*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47185*/       OPC_EmitInteger, MVT::i32, 0, 
/*47188*/       OPC_EmitInteger, MVT::i32, 0, 
/*47191*/       OPC_EmitInteger, MVT::i32, 0, 
/*47194*/       OPC_EmitInteger, MVT::i32, 0, 
/*47197*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47209*/       OPC_EmitInteger, MVT::i32, 0, 
/*47212*/       OPC_EmitInteger, MVT::i32, 0, 
/*47215*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47227*/       OPC_EmitInteger, MVT::i32, 0, 
/*47230*/       OPC_EmitInteger, MVT::i32, 0, 
/*47233*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47245*/       OPC_EmitInteger, MVT::i32, 1, 
/*47248*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47251*/       OPC_EmitInteger, MVT::i32, 0, 
/*47254*/       OPC_EmitInteger, MVT::i32, 0, 
/*47257*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47282*/     /*Scope*/ 10, /*->47293*/
/*47283*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47293*/     0, /*End of Scope*/
/*47294*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->47784
/*47298*/     OPC_RecordChild0, // #0 = $src
/*47299*/     OPC_MoveChild, 1,
/*47301*/     OPC_Scope, 22|128,1/*150*/, /*->47454*/ // 4 children in Scope
/*47304*/       OPC_CheckValueType, MVT::i1,
/*47306*/       OPC_MoveParent,
/*47307*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->47435
/*47310*/         OPC_Scope, 105, /*->47417*/ // 2 children in Scope
/*47312*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47314*/           OPC_EmitInteger, MVT::i32, 0, 
/*47317*/           OPC_EmitInteger, MVT::i32, 0, 
/*47320*/           OPC_EmitInteger, MVT::i32, 0, 
/*47323*/           OPC_EmitInteger, MVT::i32, 0, 
/*47326*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47338*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47341*/           OPC_EmitInteger, MVT::i32, 0, 
/*47344*/           OPC_EmitInteger, MVT::i32, 0, 
/*47347*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47359*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*47362*/           OPC_EmitInteger, MVT::i32, 0, 
/*47365*/           OPC_EmitInteger, MVT::i32, 0, 
/*47368*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47380*/           OPC_EmitInteger, MVT::i32, 1, 
/*47383*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47386*/           OPC_EmitInteger, MVT::i32, 0, 
/*47389*/           OPC_EmitInteger, MVT::i32, 0, 
/*47392*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*47417*/         /*Scope*/ 16, /*->47434*/
/*47418*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47420*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*47425*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*47434*/         0, /*End of Scope*/
/*47435*/       /*SwitchType*/ 16, MVT::i64,// ->47453
/*47437*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47439*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*47444*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 65536:i32)
/*47453*/       0, // EndSwitchType
/*47454*/     /*Scope*/ 24|128,1/*152*/, /*->47608*/
/*47456*/       OPC_CheckValueType, MVT::i8,
/*47458*/       OPC_MoveParent,
/*47459*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47589
/*47462*/         OPC_Scope, 10, /*->47474*/ // 2 children in Scope
/*47464*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*47466*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*47474*/         /*Scope*/ 113, /*->47588*/
/*47475*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47477*/           OPC_EmitInteger, MVT::i32, 0, 
/*47480*/           OPC_EmitInteger, MVT::i32, 0, 
/*47483*/           OPC_EmitInteger, MVT::i32, 0, 
/*47486*/           OPC_EmitInteger, MVT::i32, 0, 
/*47489*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47501*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47504*/           OPC_EmitInteger, MVT::i32, 0, 
/*47507*/           OPC_EmitInteger, MVT::i32, 0, 
/*47510*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47522*/           OPC_EmitInteger, MVT::i32, 8, 
/*47525*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*47533*/           OPC_EmitInteger, MVT::i32, 0, 
/*47536*/           OPC_EmitInteger, MVT::i32, 0, 
/*47539*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47551*/           OPC_EmitInteger, MVT::i32, 1, 
/*47554*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47557*/           OPC_EmitInteger, MVT::i32, 0, 
/*47560*/           OPC_EmitInteger, MVT::i32, 0, 
/*47563*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*47588*/         0, /*End of Scope*/
/*47589*/       /*SwitchType*/ 16, MVT::i64,// ->47607
/*47591*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47593*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*47598*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 524288:i32)
/*47607*/       0, // EndSwitchType
/*47608*/     /*Scope*/ 24|128,1/*152*/, /*->47762*/
/*47610*/       OPC_CheckValueType, MVT::i16,
/*47612*/       OPC_MoveParent,
/*47613*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47743
/*47616*/         OPC_Scope, 10, /*->47628*/ // 2 children in Scope
/*47618*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*47620*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*47628*/         /*Scope*/ 113, /*->47742*/
/*47629*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47631*/           OPC_EmitInteger, MVT::i32, 0, 
/*47634*/           OPC_EmitInteger, MVT::i32, 0, 
/*47637*/           OPC_EmitInteger, MVT::i32, 0, 
/*47640*/           OPC_EmitInteger, MVT::i32, 0, 
/*47643*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47655*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47658*/           OPC_EmitInteger, MVT::i32, 0, 
/*47661*/           OPC_EmitInteger, MVT::i32, 0, 
/*47664*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47676*/           OPC_EmitInteger, MVT::i32, 16, 
/*47679*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*47687*/           OPC_EmitInteger, MVT::i32, 0, 
/*47690*/           OPC_EmitInteger, MVT::i32, 0, 
/*47693*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47705*/           OPC_EmitInteger, MVT::i32, 1, 
/*47708*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47711*/           OPC_EmitInteger, MVT::i32, 0, 
/*47714*/           OPC_EmitInteger, MVT::i32, 0, 
/*47717*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*47742*/         0, /*End of Scope*/
/*47743*/       /*SwitchType*/ 16, MVT::i64,// ->47761
/*47745*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47747*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*47752*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 1048576:i32)
/*47761*/       0, // EndSwitchType
/*47762*/     /*Scope*/ 20, /*->47783*/
/*47763*/       OPC_CheckValueType, MVT::i32,
/*47765*/       OPC_MoveParent,
/*47766*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47768*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*47774*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64 i64:i64:$src, 2097152:i32)
/*47783*/     0, /*End of Scope*/
/*47784*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->48312
/*47788*/     OPC_RecordChild0, // #0 = $src0
/*47789*/     OPC_RecordChild1, // #1 = $src1
/*47790*/     OPC_RecordChild2, // #2 = $src2
/*47791*/     OPC_CheckChild2Type, MVT::i32,
/*47793*/     OPC_CheckType, MVT::i32,
/*47795*/     OPC_Scope, 99, /*->47896*/ // 4 children in Scope
/*47797*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47799*/       OPC_EmitInteger, MVT::i32, 0, 
/*47802*/       OPC_EmitInteger, MVT::i32, 0, 
/*47805*/       OPC_EmitInteger, MVT::i32, 0, 
/*47808*/       OPC_EmitInteger, MVT::i32, 0, 
/*47811*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47823*/       OPC_EmitInteger, MVT::i32, 0, 
/*47826*/       OPC_EmitInteger, MVT::i32, 0, 
/*47829*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47841*/       OPC_EmitInteger, MVT::i32, 0, 
/*47844*/       OPC_EmitInteger, MVT::i32, 0, 
/*47847*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47859*/       OPC_EmitInteger, MVT::i32, 1, 
/*47862*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47865*/       OPC_EmitInteger, MVT::i32, 0, 
/*47868*/       OPC_EmitInteger, MVT::i32, 0, 
/*47871*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47896*/     /*Scope*/ 72|128,1/*200*/, /*->48098*/
/*47898*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*47900*/       OPC_EmitInteger, MVT::i32, 0, 
/*47903*/       OPC_EmitInteger, MVT::i32, 0, 
/*47906*/       OPC_EmitInteger, MVT::i32, 1, 
/*47909*/       OPC_EmitInteger, MVT::i32, 0, 
/*47912*/       OPC_EmitInteger, MVT::i32, 0, 
/*47915*/       OPC_EmitInteger, MVT::i32, 0, 
/*47918*/       OPC_EmitInteger, MVT::i32, 0, 
/*47921*/       OPC_EmitInteger, MVT::i32, 0, 
/*47924*/       OPC_EmitInteger, MVT::i32, 1, 
/*47927*/       OPC_EmitInteger, MVT::i32, 0, 
/*47930*/       OPC_EmitInteger, MVT::i32, 0, 
/*47933*/       OPC_EmitInteger, MVT::i32, 0, 
/*47936*/       OPC_EmitInteger, MVT::i32, 0, 
/*47939*/       OPC_EmitInteger, MVT::i32, 0, 
/*47942*/       OPC_EmitInteger, MVT::i32, 0, 
/*47945*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47957*/       OPC_EmitInteger, MVT::i32, 0, 
/*47960*/       OPC_EmitInteger, MVT::i32, 0, 
/*47963*/       OPC_EmitInteger, MVT::i32, 0, 
/*47966*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47978*/       OPC_EmitInteger, MVT::i32, 1, 
/*47981*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47984*/       OPC_EmitInteger, MVT::i32, 0, 
/*47987*/       OPC_EmitInteger, MVT::i32, 0, 
/*47990*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48017*/       OPC_EmitInteger, MVT::i32, 0, 
/*48020*/       OPC_EmitInteger, MVT::i32, 0, 
/*48023*/       OPC_EmitInteger, MVT::i32, 0, 
/*48026*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48038*/       OPC_EmitInteger, MVT::i32, 0, 
/*48041*/       OPC_EmitInteger, MVT::i32, 0, 
/*48044*/       OPC_EmitInteger, MVT::i32, 0, 
/*48047*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48059*/       OPC_EmitInteger, MVT::i32, 1, 
/*48062*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48065*/       OPC_EmitInteger, MVT::i32, 0, 
/*48068*/       OPC_EmitInteger, MVT::i32, 0, 
/*48071*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48098*/     /*Scope*/ 72|128,1/*200*/, /*->48300*/
/*48100*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*48102*/       OPC_EmitInteger, MVT::i32, 0, 
/*48105*/       OPC_EmitInteger, MVT::i32, 0, 
/*48108*/       OPC_EmitInteger, MVT::i32, 1, 
/*48111*/       OPC_EmitInteger, MVT::i32, 0, 
/*48114*/       OPC_EmitInteger, MVT::i32, 0, 
/*48117*/       OPC_EmitInteger, MVT::i32, 0, 
/*48120*/       OPC_EmitInteger, MVT::i32, 0, 
/*48123*/       OPC_EmitInteger, MVT::i32, 0, 
/*48126*/       OPC_EmitInteger, MVT::i32, 1, 
/*48129*/       OPC_EmitInteger, MVT::i32, 0, 
/*48132*/       OPC_EmitInteger, MVT::i32, 0, 
/*48135*/       OPC_EmitInteger, MVT::i32, 0, 
/*48138*/       OPC_EmitInteger, MVT::i32, 0, 
/*48141*/       OPC_EmitInteger, MVT::i32, 0, 
/*48144*/       OPC_EmitInteger, MVT::i32, 0, 
/*48147*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48159*/       OPC_EmitInteger, MVT::i32, 0, 
/*48162*/       OPC_EmitInteger, MVT::i32, 0, 
/*48165*/       OPC_EmitInteger, MVT::i32, 0, 
/*48168*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48180*/       OPC_EmitInteger, MVT::i32, 1, 
/*48183*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48186*/       OPC_EmitInteger, MVT::i32, 0, 
/*48189*/       OPC_EmitInteger, MVT::i32, 0, 
/*48192*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48219*/       OPC_EmitInteger, MVT::i32, 0, 
/*48222*/       OPC_EmitInteger, MVT::i32, 0, 
/*48225*/       OPC_EmitInteger, MVT::i32, 0, 
/*48228*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48240*/       OPC_EmitInteger, MVT::i32, 0, 
/*48243*/       OPC_EmitInteger, MVT::i32, 0, 
/*48246*/       OPC_EmitInteger, MVT::i32, 0, 
/*48249*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48261*/       OPC_EmitInteger, MVT::i32, 1, 
/*48264*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48267*/       OPC_EmitInteger, MVT::i32, 0, 
/*48270*/       OPC_EmitInteger, MVT::i32, 0, 
/*48273*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48300*/     /*Scope*/ 10, /*->48311*/
/*48301*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48311*/     0, /*End of Scope*/
/*48312*/   /*SwitchOpcode*/ 121, TARGET_VAL(ISD::ROTR),// ->48436
/*48315*/     OPC_RecordChild0, // #0 = $src0
/*48316*/     OPC_RecordChild1, // #1 = $src1
/*48317*/     OPC_CheckChild1Type, MVT::i32,
/*48319*/     OPC_CheckType, MVT::i32,
/*48321*/     OPC_Scope, 99, /*->48422*/ // 2 children in Scope
/*48323*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48325*/       OPC_EmitInteger, MVT::i32, 0, 
/*48328*/       OPC_EmitInteger, MVT::i32, 0, 
/*48331*/       OPC_EmitInteger, MVT::i32, 0, 
/*48334*/       OPC_EmitInteger, MVT::i32, 0, 
/*48337*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48349*/       OPC_EmitInteger, MVT::i32, 0, 
/*48352*/       OPC_EmitInteger, MVT::i32, 0, 
/*48355*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48367*/       OPC_EmitInteger, MVT::i32, 0, 
/*48370*/       OPC_EmitInteger, MVT::i32, 0, 
/*48373*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48385*/       OPC_EmitInteger, MVT::i32, 1, 
/*48388*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48391*/       OPC_EmitInteger, MVT::i32, 0, 
/*48394*/       OPC_EmitInteger, MVT::i32, 0, 
/*48397*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*48422*/     /*Scope*/ 12, /*->48435*/
/*48423*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48425*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*48435*/     0, /*End of Scope*/
/*48436*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::CTPOP),// ->48570
/*48440*/     OPC_RecordChild0, // #0 = $src0
/*48441*/     OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->48525
/*48444*/       OPC_Scope, 67, /*->48513*/ // 2 children in Scope
/*48446*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48448*/         OPC_EmitInteger, MVT::i32, 1, 
/*48451*/         OPC_EmitInteger, MVT::i32, 0, 
/*48454*/         OPC_EmitInteger, MVT::i32, 0, 
/*48457*/         OPC_EmitInteger, MVT::i32, 0, 
/*48460*/         OPC_EmitInteger, MVT::i32, 0, 
/*48463*/         OPC_EmitInteger, MVT::i32, 0, 
/*48466*/         OPC_EmitInteger, MVT::i32, 0, 
/*48469*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48481*/         OPC_EmitInteger, MVT::i32, 1, 
/*48484*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48487*/         OPC_EmitInteger, MVT::i32, 0, 
/*48490*/         OPC_EmitInteger, MVT::i32, 0, 
/*48493*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*48513*/       /*Scope*/ 10, /*->48524*/
/*48514*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48516*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*48524*/       0, /*End of Scope*/
/*48525*/     /*SwitchType*/ 42, MVT::i64,// ->48569
/*48527*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48529*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*48532*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*48540*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48543*/       OPC_EmitInteger, MVT::i32, 0, 
/*48546*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*48554*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48557*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*48569*/     0, // EndSwitchType
/*48570*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::CARRY),// ->48678
/*48573*/     OPC_RecordChild0, // #0 = $src0
/*48574*/     OPC_RecordChild1, // #1 = $src1
/*48575*/     OPC_CheckType, MVT::i32,
/*48577*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48579*/     OPC_EmitInteger, MVT::i32, 0, 
/*48582*/     OPC_EmitInteger, MVT::i32, 0, 
/*48585*/     OPC_EmitInteger, MVT::i32, 1, 
/*48588*/     OPC_EmitInteger, MVT::i32, 0, 
/*48591*/     OPC_EmitInteger, MVT::i32, 0, 
/*48594*/     OPC_EmitInteger, MVT::i32, 0, 
/*48597*/     OPC_EmitInteger, MVT::i32, 0, 
/*48600*/     OPC_EmitInteger, MVT::i32, 0, 
/*48603*/     OPC_EmitInteger, MVT::i32, 0, 
/*48606*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48618*/     OPC_EmitInteger, MVT::i32, 0, 
/*48621*/     OPC_EmitInteger, MVT::i32, 0, 
/*48624*/     OPC_EmitInteger, MVT::i32, 0, 
/*48627*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48639*/     OPC_EmitInteger, MVT::i32, 1, 
/*48642*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48645*/     OPC_EmitInteger, MVT::i32, 0, 
/*48648*/     OPC_EmitInteger, MVT::i32, 0, 
/*48651*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*48678*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::BORROW),// ->48786
/*48681*/     OPC_RecordChild0, // #0 = $src0
/*48682*/     OPC_RecordChild1, // #1 = $src1
/*48683*/     OPC_CheckType, MVT::i32,
/*48685*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48687*/     OPC_EmitInteger, MVT::i32, 0, 
/*48690*/     OPC_EmitInteger, MVT::i32, 0, 
/*48693*/     OPC_EmitInteger, MVT::i32, 1, 
/*48696*/     OPC_EmitInteger, MVT::i32, 0, 
/*48699*/     OPC_EmitInteger, MVT::i32, 0, 
/*48702*/     OPC_EmitInteger, MVT::i32, 0, 
/*48705*/     OPC_EmitInteger, MVT::i32, 0, 
/*48708*/     OPC_EmitInteger, MVT::i32, 0, 
/*48711*/     OPC_EmitInteger, MVT::i32, 0, 
/*48714*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48726*/     OPC_EmitInteger, MVT::i32, 0, 
/*48729*/     OPC_EmitInteger, MVT::i32, 0, 
/*48732*/     OPC_EmitInteger, MVT::i32, 0, 
/*48735*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48747*/     OPC_EmitInteger, MVT::i32, 1, 
/*48750*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48753*/     OPC_EmitInteger, MVT::i32, 0, 
/*48756*/     OPC_EmitInteger, MVT::i32, 0, 
/*48759*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*48786*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTLZ_ZERO_UNDEF),// ->48873
/*48789*/     OPC_RecordChild0, // #0 = $src0
/*48790*/     OPC_CheckType, MVT::i32,
/*48792*/     OPC_Scope, 67, /*->48861*/ // 2 children in Scope
/*48794*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48796*/       OPC_EmitInteger, MVT::i32, 1, 
/*48799*/       OPC_EmitInteger, MVT::i32, 0, 
/*48802*/       OPC_EmitInteger, MVT::i32, 0, 
/*48805*/       OPC_EmitInteger, MVT::i32, 0, 
/*48808*/       OPC_EmitInteger, MVT::i32, 0, 
/*48811*/       OPC_EmitInteger, MVT::i32, 0, 
/*48814*/       OPC_EmitInteger, MVT::i32, 0, 
/*48817*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48829*/       OPC_EmitInteger, MVT::i32, 1, 
/*48832*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48835*/       OPC_EmitInteger, MVT::i32, 0, 
/*48838*/       OPC_EmitInteger, MVT::i32, 0, 
/*48841*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (ctlz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*48861*/     /*Scope*/ 10, /*->48872*/
/*48862*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48864*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*48872*/     0, /*End of Scope*/
/*48873*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->48960
/*48876*/     OPC_RecordChild0, // #0 = $src0
/*48877*/     OPC_CheckType, MVT::i32,
/*48879*/     OPC_Scope, 67, /*->48948*/ // 2 children in Scope
/*48881*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48883*/       OPC_EmitInteger, MVT::i32, 1, 
/*48886*/       OPC_EmitInteger, MVT::i32, 0, 
/*48889*/       OPC_EmitInteger, MVT::i32, 0, 
/*48892*/       OPC_EmitInteger, MVT::i32, 0, 
/*48895*/       OPC_EmitInteger, MVT::i32, 0, 
/*48898*/       OPC_EmitInteger, MVT::i32, 0, 
/*48901*/       OPC_EmitInteger, MVT::i32, 0, 
/*48904*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48916*/       OPC_EmitInteger, MVT::i32, 1, 
/*48919*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48922*/       OPC_EmitInteger, MVT::i32, 0, 
/*48925*/       OPC_EmitInteger, MVT::i32, 0, 
/*48928*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*48948*/     /*Scope*/ 10, /*->48959*/
/*48949*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48951*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*48959*/     0, /*End of Scope*/
/*48960*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->49488
/*48964*/     OPC_RecordChild0, // #0 = $src0
/*48965*/     OPC_RecordChild1, // #1 = $src1
/*48966*/     OPC_RecordChild2, // #2 = $src2
/*48967*/     OPC_CheckChild2Type, MVT::i32,
/*48969*/     OPC_CheckType, MVT::i32,
/*48971*/     OPC_Scope, 99, /*->49072*/ // 4 children in Scope
/*48973*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*48975*/       OPC_EmitInteger, MVT::i32, 0, 
/*48978*/       OPC_EmitInteger, MVT::i32, 0, 
/*48981*/       OPC_EmitInteger, MVT::i32, 0, 
/*48984*/       OPC_EmitInteger, MVT::i32, 0, 
/*48987*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48999*/       OPC_EmitInteger, MVT::i32, 0, 
/*49002*/       OPC_EmitInteger, MVT::i32, 0, 
/*49005*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49017*/       OPC_EmitInteger, MVT::i32, 0, 
/*49020*/       OPC_EmitInteger, MVT::i32, 0, 
/*49023*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49035*/       OPC_EmitInteger, MVT::i32, 1, 
/*49038*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49041*/       OPC_EmitInteger, MVT::i32, 0, 
/*49044*/       OPC_EmitInteger, MVT::i32, 0, 
/*49047*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*49072*/     /*Scope*/ 72|128,1/*200*/, /*->49274*/
/*49074*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*49076*/       OPC_EmitInteger, MVT::i32, 0, 
/*49079*/       OPC_EmitInteger, MVT::i32, 0, 
/*49082*/       OPC_EmitInteger, MVT::i32, 1, 
/*49085*/       OPC_EmitInteger, MVT::i32, 0, 
/*49088*/       OPC_EmitInteger, MVT::i32, 0, 
/*49091*/       OPC_EmitInteger, MVT::i32, 0, 
/*49094*/       OPC_EmitInteger, MVT::i32, 0, 
/*49097*/       OPC_EmitInteger, MVT::i32, 0, 
/*49100*/       OPC_EmitInteger, MVT::i32, 1, 
/*49103*/       OPC_EmitInteger, MVT::i32, 0, 
/*49106*/       OPC_EmitInteger, MVT::i32, 0, 
/*49109*/       OPC_EmitInteger, MVT::i32, 0, 
/*49112*/       OPC_EmitInteger, MVT::i32, 0, 
/*49115*/       OPC_EmitInteger, MVT::i32, 0, 
/*49118*/       OPC_EmitInteger, MVT::i32, 0, 
/*49121*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49133*/       OPC_EmitInteger, MVT::i32, 0, 
/*49136*/       OPC_EmitInteger, MVT::i32, 0, 
/*49139*/       OPC_EmitInteger, MVT::i32, 0, 
/*49142*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49154*/       OPC_EmitInteger, MVT::i32, 1, 
/*49157*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49160*/       OPC_EmitInteger, MVT::i32, 0, 
/*49163*/       OPC_EmitInteger, MVT::i32, 0, 
/*49166*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*49193*/       OPC_EmitInteger, MVT::i32, 0, 
/*49196*/       OPC_EmitInteger, MVT::i32, 0, 
/*49199*/       OPC_EmitInteger, MVT::i32, 0, 
/*49202*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49214*/       OPC_EmitInteger, MVT::i32, 0, 
/*49217*/       OPC_EmitInteger, MVT::i32, 0, 
/*49220*/       OPC_EmitInteger, MVT::i32, 0, 
/*49223*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49235*/       OPC_EmitInteger, MVT::i32, 1, 
/*49238*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49241*/       OPC_EmitInteger, MVT::i32, 0, 
/*49244*/       OPC_EmitInteger, MVT::i32, 0, 
/*49247*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*49274*/     /*Scope*/ 72|128,1/*200*/, /*->49476*/
/*49276*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*49278*/       OPC_EmitInteger, MVT::i32, 0, 
/*49281*/       OPC_EmitInteger, MVT::i32, 0, 
/*49284*/       OPC_EmitInteger, MVT::i32, 1, 
/*49287*/       OPC_EmitInteger, MVT::i32, 0, 
/*49290*/       OPC_EmitInteger, MVT::i32, 0, 
/*49293*/       OPC_EmitInteger, MVT::i32, 0, 
/*49296*/       OPC_EmitInteger, MVT::i32, 0, 
/*49299*/       OPC_EmitInteger, MVT::i32, 0, 
/*49302*/       OPC_EmitInteger, MVT::i32, 1, 
/*49305*/       OPC_EmitInteger, MVT::i32, 0, 
/*49308*/       OPC_EmitInteger, MVT::i32, 0, 
/*49311*/       OPC_EmitInteger, MVT::i32, 0, 
/*49314*/       OPC_EmitInteger, MVT::i32, 0, 
/*49317*/       OPC_EmitInteger, MVT::i32, 0, 
/*49320*/       OPC_EmitInteger, MVT::i32, 0, 
/*49323*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49335*/       OPC_EmitInteger, MVT::i32, 0, 
/*49338*/       OPC_EmitInteger, MVT::i32, 0, 
/*49341*/       OPC_EmitInteger, MVT::i32, 0, 
/*49344*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49356*/       OPC_EmitInteger, MVT::i32, 1, 
/*49359*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49362*/       OPC_EmitInteger, MVT::i32, 0, 
/*49365*/       OPC_EmitInteger, MVT::i32, 0, 
/*49368*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*49395*/       OPC_EmitInteger, MVT::i32, 0, 
/*49398*/       OPC_EmitInteger, MVT::i32, 0, 
/*49401*/       OPC_EmitInteger, MVT::i32, 0, 
/*49404*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49416*/       OPC_EmitInteger, MVT::i32, 0, 
/*49419*/       OPC_EmitInteger, MVT::i32, 0, 
/*49422*/       OPC_EmitInteger, MVT::i32, 0, 
/*49425*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49437*/       OPC_EmitInteger, MVT::i32, 1, 
/*49440*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49443*/       OPC_EmitInteger, MVT::i32, 0, 
/*49446*/       OPC_EmitInteger, MVT::i32, 0, 
/*49449*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*49476*/     /*Scope*/ 10, /*->49487*/
/*49477*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*49487*/     0, /*End of Scope*/
/*49488*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::BREV),// ->49504
/*49491*/     OPC_RecordChild0, // #0 = $src0
/*49492*/     OPC_CheckType, MVT::i32,
/*49494*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*49496*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*49504*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->49523
/*49507*/     OPC_CaptureGlueInput,
/*49508*/     OPC_RecordChild0, // #0 = $src0
/*49509*/     OPC_RecordChild1, // #1 = $src1
/*49510*/     OPC_CheckType, MVT::i32,
/*49512*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*49514*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*49523*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->49542
/*49526*/     OPC_CaptureGlueInput,
/*49527*/     OPC_RecordChild0, // #0 = $src0
/*49528*/     OPC_RecordChild1, // #1 = $src1
/*49529*/     OPC_CheckType, MVT::i32,
/*49531*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*49533*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*49542*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->49569
/*49545*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*49546*/     OPC_CaptureGlueInput,
/*49547*/     OPC_Scope, 9, /*->49558*/ // 2 children in Scope
/*49549*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*49551*/       OPC_EmitMergeInputChains1_0,
/*49552*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*49558*/     /*Scope*/ 9, /*->49568*/
/*49559*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49561*/       OPC_EmitMergeInputChains1_0,
/*49562*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*49568*/     0, /*End of Scope*/
/*49569*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->49604
/*49572*/     OPC_RecordNode, // #0 = 'br' chained node
/*49573*/     OPC_RecordChild1, // #1 = $simm16
/*49574*/     OPC_MoveChild, 1,
/*49576*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49579*/     OPC_MoveParent,
/*49580*/     OPC_Scope, 10, /*->49592*/ // 2 children in Scope
/*49582*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*49584*/       OPC_EmitMergeInputChains1_0,
/*49585*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*49592*/     /*Scope*/ 10, /*->49603*/
/*49593*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49595*/       OPC_EmitMergeInputChains1_0,
/*49596*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*49603*/     0, /*End of Scope*/
/*49604*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->49616
/*49607*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*49609*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 0/*#Ops*/, 
              // Src: (SIconstdata_ptr:i64) - Complexity = 3
              // Dst: (SI_CONSTDATA_PTR:i64)
/*49616*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->49634
/*49619*/     OPC_RecordChild0, // #0 = $src0
/*49620*/     OPC_RecordChild1, // #1 = $src1
/*49621*/     OPC_CheckType, MVT::i32,
/*49623*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49625*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*49634*/   /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SELECT),// ->49672
/*49637*/     OPC_RecordChild0, // #0 = $src0
/*49638*/     OPC_CheckChild0Type, MVT::i1,
/*49640*/     OPC_RecordChild1, // #1 = $src1
/*49641*/     OPC_RecordChild2, // #2 = $src2
/*49642*/     OPC_SwitchType /*2 cases */, 12, MVT::i32,// ->49657
/*49645*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49647*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*49657*/     /*SwitchType*/ 12, MVT::f32,// ->49671
/*49659*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49661*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src2, f32:f32:$src1, f32:f32:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src0, ?:f32:$src1, ?:i1:$src2)
/*49671*/     0, // EndSwitchType
/*49672*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->49826
/*49676*/     OPC_RecordChild0, // #0 = $src0
/*49677*/     OPC_SwitchType /*2 cases */, 27, MVT::i32,// ->49707
/*49680*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49682*/       OPC_EmitInteger, MVT::i32, 0, 
/*49685*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49697*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*49707*/     /*SwitchType*/ 116, MVT::i64,// ->49825
/*49709*/       OPC_Scope, 37, /*->49748*/ // 2 children in Scope
/*49711*/         OPC_CheckChild0Type, MVT::i32,
/*49713*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49715*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49718*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49721*/         OPC_EmitInteger, MVT::i32, 31, 
/*49724*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*49733*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49736*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*49748*/       /*Scope*/ 75, /*->49824*/
/*49749*/         OPC_CheckChild0Type, MVT::i1,
/*49751*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49753*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49756*/         OPC_EmitInteger, MVT::i32, 0, 
/*49759*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49771*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49781*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49784*/         OPC_EmitInteger, MVT::i32, 0, 
/*49787*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49799*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*49809*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49812*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*49824*/       0, /*End of Scope*/
/*49825*/     0, // EndSwitchType
/*49826*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ZERO_EXTEND),// ->49946
/*49829*/     OPC_RecordChild0, // #0 = $src0
/*49830*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49851
/*49833*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49835*/       OPC_EmitInteger, MVT::i32, 0, 
/*49838*/       OPC_EmitInteger, MVT::i32, 1, 
/*49841*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49851*/     /*SwitchType*/ 92, MVT::i64,// ->49945
/*49853*/       OPC_Scope, 36, /*->49891*/ // 2 children in Scope
/*49855*/         OPC_CheckChild0Type, MVT::i32,
/*49857*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49859*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49862*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49865*/         OPC_EmitInteger, MVT::i32, 0, 
/*49868*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49876*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49879*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49891*/       /*Scope*/ 52, /*->49944*/
/*49892*/         OPC_CheckChild0Type, MVT::i1,
/*49894*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49896*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49899*/         OPC_EmitInteger, MVT::i32, 0, 
/*49902*/         OPC_EmitInteger, MVT::i32, 1, 
/*49905*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49915*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49918*/         OPC_EmitInteger, MVT::i32, 0, 
/*49921*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49929*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49932*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49944*/       0, /*End of Scope*/
/*49945*/     0, // EndSwitchType
/*49946*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ANY_EXTEND),// ->50066
/*49949*/     OPC_RecordChild0, // #0 = $src0
/*49950*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49971
/*49953*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49955*/       OPC_EmitInteger, MVT::i32, 0, 
/*49958*/       OPC_EmitInteger, MVT::i32, 1, 
/*49961*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49971*/     /*SwitchType*/ 92, MVT::i64,// ->50065
/*49973*/       OPC_Scope, 36, /*->50011*/ // 2 children in Scope
/*49975*/         OPC_CheckChild0Type, MVT::i32,
/*49977*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49979*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49982*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49985*/         OPC_EmitInteger, MVT::i32, 0, 
/*49988*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49996*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49999*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*50011*/       /*Scope*/ 52, /*->50064*/
/*50012*/         OPC_CheckChild0Type, MVT::i1,
/*50014*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50016*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*50019*/         OPC_EmitInteger, MVT::i32, 0, 
/*50022*/         OPC_EmitInteger, MVT::i32, 1, 
/*50025*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*50035*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50038*/         OPC_EmitInteger, MVT::i32, 0, 
/*50041*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*50049*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50052*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*50064*/       0, /*End of Scope*/
/*50065*/     0, // EndSwitchType
/*50066*/   /*SwitchOpcode*/ 93, TARGET_VAL(ISD::TRUNCATE),// ->50162
/*50069*/     OPC_RecordChild0, // #0 = $a
/*50070*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->50087
/*50073*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50075*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50078*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*50087*/     /*SwitchType*/ 72, MVT::i1,// ->50161
/*50089*/       OPC_Scope, 28, /*->50119*/ // 2 children in Scope
/*50091*/         OPC_CheckChild0Type, MVT::i32,
/*50093*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50095*/         OPC_EmitInteger, MVT::i32, 1, 
/*50098*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #2
/*50107*/         OPC_EmitInteger, MVT::i32, 1, 
/*50110*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 2, 3, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, ?:i32:$a), 1:i32)
/*50119*/       /*Scope*/ 40, /*->50160*/
/*50120*/         OPC_CheckChild0Type, MVT::i64,
/*50122*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50124*/         OPC_EmitInteger, MVT::i32, 1, 
/*50127*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50130*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*50139*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*50148*/         OPC_EmitInteger, MVT::i32, 1, 
/*50151*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 4, 5, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*50160*/       0, /*End of Scope*/
/*50161*/     0, // EndSwitchType
/*50162*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BSWAP),// ->50220
/*50165*/     OPC_RecordChild0, // #0 = $a
/*50166*/     OPC_CheckType, MVT::i32,
/*50168*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50170*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*50176*/     OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*50184*/     OPC_EmitInteger, MVT::i32, 24, 
/*50187*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*50197*/     OPC_EmitInteger, MVT::i32, 8, 
/*50200*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*50210*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*50220*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->50262
/*50223*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*50224*/     OPC_RecordChild1, // #1 = $target
/*50225*/     OPC_MoveChild, 1,
/*50227*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*50230*/     OPC_MoveParent,
/*50231*/     OPC_RecordChild2, // #2 = $src0
/*50232*/     OPC_Scope, 13, /*->50247*/ // 2 children in Scope
/*50234*/       OPC_CheckChild2Type, MVT::i32,
/*50236*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50238*/       OPC_EmitMergeInputChains1_0,
/*50239*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*50247*/     /*Scope*/ 13, /*->50261*/
/*50248*/       OPC_CheckChild2Type, MVT::f32,
/*50250*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50252*/       OPC_EmitMergeInputChains1_0,
/*50253*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*50261*/     0, /*End of Scope*/
/*50262*/   /*SwitchOpcode*/ 61|128,23/*3005*/, TARGET_VAL(ISD::SETCC),// ->53271
/*50266*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*50267*/     OPC_Scope, 62|128,8/*1086*/, /*->51356*/ // 4 children in Scope
/*50270*/       OPC_CheckChild0Type, MVT::f32,
/*50272*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*50273*/       OPC_MoveChild, 2,
/*50275*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50278*/       OPC_Scope, 24, /*->50304*/ // 16 children in Scope
/*50280*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*50282*/         OPC_MoveParent,
/*50283*/         OPC_CheckType, MVT::i1,
/*50285*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50288*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50291*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50304*/       /*Scope*/ 24, /*->50329*/
/*50305*/         OPC_CheckPredicate, 127, // Predicate_COND_OLT
/*50307*/         OPC_MoveParent,
/*50308*/         OPC_CheckType, MVT::i1,
/*50310*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50313*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50316*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50329*/       /*Scope*/ 24, /*->50354*/
/*50330*/         OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*50332*/         OPC_MoveParent,
/*50333*/         OPC_CheckType, MVT::i1,
/*50335*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50338*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50341*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50354*/       /*Scope*/ 24, /*->50379*/
/*50355*/         OPC_CheckPredicate, 128, // Predicate_COND_OLE
/*50357*/         OPC_MoveParent,
/*50358*/         OPC_CheckType, MVT::i1,
/*50360*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50363*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50366*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50379*/       /*Scope*/ 24, /*->50404*/
/*50380*/         OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*50382*/         OPC_MoveParent,
/*50383*/         OPC_CheckType, MVT::i1,
/*50385*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50388*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50391*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50404*/       /*Scope*/ 24, /*->50429*/
/*50405*/         OPC_CheckPredicate, 129, // Predicate_COND_ONE
/*50407*/         OPC_MoveParent,
/*50408*/         OPC_CheckType, MVT::i1,
/*50410*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50413*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50416*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50429*/       /*Scope*/ 24, /*->50454*/
/*50430*/         OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*50432*/         OPC_MoveParent,
/*50433*/         OPC_CheckType, MVT::i1,
/*50435*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50438*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50441*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50454*/       /*Scope*/ 24, /*->50479*/
/*50455*/         OPC_CheckPredicate, 130, // Predicate_COND_O
/*50457*/         OPC_MoveParent,
/*50458*/         OPC_CheckType, MVT::i1,
/*50460*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50463*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50466*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50479*/       /*Scope*/ 24, /*->50504*/
/*50480*/         OPC_CheckPredicate, 131, // Predicate_COND_UO
/*50482*/         OPC_MoveParent,
/*50483*/         OPC_CheckType, MVT::i1,
/*50485*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50488*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50491*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50504*/       /*Scope*/ 24, /*->50529*/
/*50505*/         OPC_CheckPredicate, 132, // Predicate_COND_ULT
/*50507*/         OPC_MoveParent,
/*50508*/         OPC_CheckType, MVT::i1,
/*50510*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50513*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50516*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50529*/       /*Scope*/ 24, /*->50554*/
/*50530*/         OPC_CheckPredicate, 133, // Predicate_COND_UEQ
/*50532*/         OPC_MoveParent,
/*50533*/         OPC_CheckType, MVT::i1,
/*50535*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50538*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50541*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50554*/       /*Scope*/ 24, /*->50579*/
/*50555*/         OPC_CheckPredicate, 134, // Predicate_COND_ULE
/*50557*/         OPC_MoveParent,
/*50558*/         OPC_CheckType, MVT::i1,
/*50560*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50563*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50566*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50579*/       /*Scope*/ 24, /*->50604*/
/*50580*/         OPC_CheckPredicate, 135, // Predicate_COND_UGT
/*50582*/         OPC_MoveParent,
/*50583*/         OPC_CheckType, MVT::i1,
/*50585*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50588*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50591*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50604*/       /*Scope*/ 24, /*->50629*/
/*50605*/         OPC_CheckPredicate, 136, // Predicate_COND_UNE
/*50607*/         OPC_MoveParent,
/*50608*/         OPC_CheckType, MVT::i1,
/*50610*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50613*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50616*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50629*/       /*Scope*/ 24, /*->50654*/
/*50630*/         OPC_CheckPredicate, 137, // Predicate_COND_UGE
/*50632*/         OPC_MoveParent,
/*50633*/         OPC_CheckType, MVT::i1,
/*50635*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50638*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50641*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50654*/       /*Scope*/ 59|128,5/*699*/, /*->51355*/
/*50656*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*50658*/         OPC_MoveParent,
/*50659*/         OPC_CheckType, MVT::i1,
/*50661*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50664*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50667*/         OPC_Scope, 13, /*->50682*/ // 49 children in Scope
/*50669*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50682*/         /*Scope*/ 13, /*->50696*/
/*50683*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50696*/         /*Scope*/ 13, /*->50710*/
/*50697*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50710*/         /*Scope*/ 13, /*->50724*/
/*50711*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50724*/         /*Scope*/ 13, /*->50738*/
/*50725*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50738*/         /*Scope*/ 13, /*->50752*/
/*50739*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50752*/         /*Scope*/ 13, /*->50766*/
/*50753*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50766*/         /*Scope*/ 13, /*->50780*/
/*50767*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50780*/         /*Scope*/ 13, /*->50794*/
/*50781*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50794*/         /*Scope*/ 13, /*->50808*/
/*50795*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50808*/         /*Scope*/ 13, /*->50822*/
/*50809*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50822*/         /*Scope*/ 13, /*->50836*/
/*50823*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50836*/         /*Scope*/ 13, /*->50850*/
/*50837*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50850*/         /*Scope*/ 13, /*->50864*/
/*50851*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50864*/         /*Scope*/ 13, /*->50878*/
/*50865*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50878*/         /*Scope*/ 13, /*->50892*/
/*50879*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50892*/         /*Scope*/ 13, /*->50906*/
/*50893*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50906*/         /*Scope*/ 13, /*->50920*/
/*50907*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50920*/         /*Scope*/ 13, /*->50934*/
/*50921*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50934*/         /*Scope*/ 13, /*->50948*/
/*50935*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50948*/         /*Scope*/ 13, /*->50962*/
/*50949*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50962*/         /*Scope*/ 13, /*->50976*/
/*50963*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50976*/         /*Scope*/ 13, /*->50990*/
/*50977*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50990*/         /*Scope*/ 13, /*->51004*/
/*50991*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51004*/         /*Scope*/ 13, /*->51018*/
/*51005*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51018*/         /*Scope*/ 13, /*->51032*/
/*51019*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51032*/         /*Scope*/ 13, /*->51046*/
/*51033*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51046*/         /*Scope*/ 13, /*->51060*/
/*51047*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51060*/         /*Scope*/ 13, /*->51074*/
/*51061*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51074*/         /*Scope*/ 13, /*->51088*/
/*51075*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51088*/         /*Scope*/ 13, /*->51102*/
/*51089*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51102*/         /*Scope*/ 13, /*->51116*/
/*51103*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51116*/         /*Scope*/ 13, /*->51130*/
/*51117*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51130*/         /*Scope*/ 13, /*->51144*/
/*51131*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51144*/         /*Scope*/ 13, /*->51158*/
/*51145*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51158*/         /*Scope*/ 13, /*->51172*/
/*51159*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51172*/         /*Scope*/ 13, /*->51186*/
/*51173*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51186*/         /*Scope*/ 13, /*->51200*/
/*51187*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51200*/         /*Scope*/ 13, /*->51214*/
/*51201*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51214*/         /*Scope*/ 13, /*->51228*/
/*51215*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51228*/         /*Scope*/ 13, /*->51242*/
/*51229*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51242*/         /*Scope*/ 13, /*->51256*/
/*51243*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51256*/         /*Scope*/ 13, /*->51270*/
/*51257*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51270*/         /*Scope*/ 13, /*->51284*/
/*51271*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51284*/         /*Scope*/ 13, /*->51298*/
/*51285*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51298*/         /*Scope*/ 13, /*->51312*/
/*51299*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51312*/         /*Scope*/ 13, /*->51326*/
/*51313*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51326*/         /*Scope*/ 13, /*->51340*/
/*51327*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51340*/         /*Scope*/ 13, /*->51354*/
/*51341*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51354*/         0, /*End of Scope*/
/*51355*/       0, /*End of Scope*/
/*51356*/     /*Scope*/ 62|128,8/*1086*/, /*->52444*/
/*51358*/       OPC_CheckChild0Type, MVT::f64,
/*51360*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*51361*/       OPC_MoveChild, 2,
/*51363*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51366*/       OPC_Scope, 24, /*->51392*/ // 16 children in Scope
/*51368*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*51370*/         OPC_MoveParent,
/*51371*/         OPC_CheckType, MVT::i1,
/*51373*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51376*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51379*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51392*/       /*Scope*/ 24, /*->51417*/
/*51393*/         OPC_CheckPredicate, 127, // Predicate_COND_OLT
/*51395*/         OPC_MoveParent,
/*51396*/         OPC_CheckType, MVT::i1,
/*51398*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51401*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51404*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51417*/       /*Scope*/ 24, /*->51442*/
/*51418*/         OPC_CheckPredicate, 103, // Predicate_COND_OEQ
/*51420*/         OPC_MoveParent,
/*51421*/         OPC_CheckType, MVT::i1,
/*51423*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51426*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51429*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51442*/       /*Scope*/ 24, /*->51467*/
/*51443*/         OPC_CheckPredicate, 128, // Predicate_COND_OLE
/*51445*/         OPC_MoveParent,
/*51446*/         OPC_CheckType, MVT::i1,
/*51448*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51451*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51454*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51467*/       /*Scope*/ 24, /*->51492*/
/*51468*/         OPC_CheckPredicate, 104, // Predicate_COND_OGT
/*51470*/         OPC_MoveParent,
/*51471*/         OPC_CheckType, MVT::i1,
/*51473*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51476*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51479*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51492*/       /*Scope*/ 24, /*->51517*/
/*51493*/         OPC_CheckPredicate, 129, // Predicate_COND_ONE
/*51495*/         OPC_MoveParent,
/*51496*/         OPC_CheckType, MVT::i1,
/*51498*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51501*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51504*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51517*/       /*Scope*/ 24, /*->51542*/
/*51518*/         OPC_CheckPredicate, 105, // Predicate_COND_OGE
/*51520*/         OPC_MoveParent,
/*51521*/         OPC_CheckType, MVT::i1,
/*51523*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51526*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51542*/       /*Scope*/ 24, /*->51567*/
/*51543*/         OPC_CheckPredicate, 130, // Predicate_COND_O
/*51545*/         OPC_MoveParent,
/*51546*/         OPC_CheckType, MVT::i1,
/*51548*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51551*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51554*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51567*/       /*Scope*/ 24, /*->51592*/
/*51568*/         OPC_CheckPredicate, 131, // Predicate_COND_UO
/*51570*/         OPC_MoveParent,
/*51571*/         OPC_CheckType, MVT::i1,
/*51573*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51576*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51592*/       /*Scope*/ 24, /*->51617*/
/*51593*/         OPC_CheckPredicate, 132, // Predicate_COND_ULT
/*51595*/         OPC_MoveParent,
/*51596*/         OPC_CheckType, MVT::i1,
/*51598*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51601*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51604*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51617*/       /*Scope*/ 24, /*->51642*/
/*51618*/         OPC_CheckPredicate, 133, // Predicate_COND_UEQ
/*51620*/         OPC_MoveParent,
/*51621*/         OPC_CheckType, MVT::i1,
/*51623*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51626*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51629*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51642*/       /*Scope*/ 24, /*->51667*/
/*51643*/         OPC_CheckPredicate, 134, // Predicate_COND_ULE
/*51645*/         OPC_MoveParent,
/*51646*/         OPC_CheckType, MVT::i1,
/*51648*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51651*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51654*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51667*/       /*Scope*/ 24, /*->51692*/
/*51668*/         OPC_CheckPredicate, 135, // Predicate_COND_UGT
/*51670*/         OPC_MoveParent,
/*51671*/         OPC_CheckType, MVT::i1,
/*51673*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51676*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51679*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51692*/       /*Scope*/ 24, /*->51717*/
/*51693*/         OPC_CheckPredicate, 136, // Predicate_COND_UNE
/*51695*/         OPC_MoveParent,
/*51696*/         OPC_CheckType, MVT::i1,
/*51698*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51701*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51704*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51717*/       /*Scope*/ 24, /*->51742*/
/*51718*/         OPC_CheckPredicate, 137, // Predicate_COND_UGE
/*51720*/         OPC_MoveParent,
/*51721*/         OPC_CheckType, MVT::i1,
/*51723*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51726*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51729*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51742*/       /*Scope*/ 59|128,5/*699*/, /*->52443*/
/*51744*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*51746*/         OPC_MoveParent,
/*51747*/         OPC_CheckType, MVT::i1,
/*51749*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51752*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51755*/         OPC_Scope, 13, /*->51770*/ // 49 children in Scope
/*51757*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51770*/         /*Scope*/ 13, /*->51784*/
/*51771*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51784*/         /*Scope*/ 13, /*->51798*/
/*51785*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51798*/         /*Scope*/ 13, /*->51812*/
/*51799*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51812*/         /*Scope*/ 13, /*->51826*/
/*51813*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51826*/         /*Scope*/ 13, /*->51840*/
/*51827*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51840*/         /*Scope*/ 13, /*->51854*/
/*51841*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51854*/         /*Scope*/ 13, /*->51868*/
/*51855*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51868*/         /*Scope*/ 13, /*->51882*/
/*51869*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51882*/         /*Scope*/ 13, /*->51896*/
/*51883*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51896*/         /*Scope*/ 13, /*->51910*/
/*51897*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51910*/         /*Scope*/ 13, /*->51924*/
/*51911*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51924*/         /*Scope*/ 13, /*->51938*/
/*51925*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51938*/         /*Scope*/ 13, /*->51952*/
/*51939*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51952*/         /*Scope*/ 13, /*->51966*/
/*51953*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51966*/         /*Scope*/ 13, /*->51980*/
/*51967*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51980*/         /*Scope*/ 13, /*->51994*/
/*51981*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51994*/         /*Scope*/ 13, /*->52008*/
/*51995*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52008*/         /*Scope*/ 13, /*->52022*/
/*52009*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52022*/         /*Scope*/ 13, /*->52036*/
/*52023*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52036*/         /*Scope*/ 13, /*->52050*/
/*52037*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52050*/         /*Scope*/ 13, /*->52064*/
/*52051*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52064*/         /*Scope*/ 13, /*->52078*/
/*52065*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52078*/         /*Scope*/ 13, /*->52092*/
/*52079*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52092*/         /*Scope*/ 13, /*->52106*/
/*52093*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52106*/         /*Scope*/ 13, /*->52120*/
/*52107*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52120*/         /*Scope*/ 13, /*->52134*/
/*52121*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52134*/         /*Scope*/ 13, /*->52148*/
/*52135*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52148*/         /*Scope*/ 13, /*->52162*/
/*52149*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52162*/         /*Scope*/ 13, /*->52176*/
/*52163*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52176*/         /*Scope*/ 13, /*->52190*/
/*52177*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52190*/         /*Scope*/ 13, /*->52204*/
/*52191*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52204*/         /*Scope*/ 13, /*->52218*/
/*52205*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52218*/         /*Scope*/ 13, /*->52232*/
/*52219*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52232*/         /*Scope*/ 13, /*->52246*/
/*52233*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52246*/         /*Scope*/ 13, /*->52260*/
/*52247*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52260*/         /*Scope*/ 13, /*->52274*/
/*52261*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52274*/         /*Scope*/ 13, /*->52288*/
/*52275*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52288*/         /*Scope*/ 13, /*->52302*/
/*52289*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52302*/         /*Scope*/ 13, /*->52316*/
/*52303*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52316*/         /*Scope*/ 13, /*->52330*/
/*52317*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52330*/         /*Scope*/ 13, /*->52344*/
/*52331*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52344*/         /*Scope*/ 13, /*->52358*/
/*52345*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52358*/         /*Scope*/ 13, /*->52372*/
/*52359*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52372*/         /*Scope*/ 13, /*->52386*/
/*52373*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52386*/         /*Scope*/ 13, /*->52400*/
/*52387*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52400*/         /*Scope*/ 13, /*->52414*/
/*52401*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52414*/         /*Scope*/ 13, /*->52428*/
/*52415*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52428*/         /*Scope*/ 13, /*->52442*/
/*52429*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52442*/         0, /*End of Scope*/
/*52443*/       0, /*End of Scope*/
/*52444*/     /*Scope*/ 27|128,3/*411*/, /*->52857*/
/*52446*/       OPC_CheckChild0Type, MVT::i32,
/*52448*/       OPC_RecordChild1, // #1 = $src1
/*52449*/       OPC_MoveChild, 2,
/*52451*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52454*/       OPC_Scope, 14, /*->52470*/ // 15 children in Scope
/*52456*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*52458*/         OPC_MoveParent,
/*52459*/         OPC_CheckType, MVT::i1,
/*52461*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52470*/       /*Scope*/ 14, /*->52485*/
/*52471*/         OPC_CheckPredicate, 138, // Predicate_COND_SLT
/*52473*/         OPC_MoveParent,
/*52474*/         OPC_CheckType, MVT::i1,
/*52476*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52485*/       /*Scope*/ 14, /*->52500*/
/*52486*/         OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*52488*/         OPC_MoveParent,
/*52489*/         OPC_CheckType, MVT::i1,
/*52491*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52500*/       /*Scope*/ 14, /*->52515*/
/*52501*/         OPC_CheckPredicate, 139, // Predicate_COND_SLE
/*52503*/         OPC_MoveParent,
/*52504*/         OPC_CheckType, MVT::i1,
/*52506*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52515*/       /*Scope*/ 14, /*->52530*/
/*52516*/         OPC_CheckPredicate, 111, // Predicate_COND_SGT
/*52518*/         OPC_MoveParent,
/*52519*/         OPC_CheckType, MVT::i1,
/*52521*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52530*/       /*Scope*/ 14, /*->52545*/
/*52531*/         OPC_CheckPredicate, 140, // Predicate_COND_NE
/*52533*/         OPC_MoveParent,
/*52534*/         OPC_CheckType, MVT::i1,
/*52536*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52545*/       /*Scope*/ 14, /*->52560*/
/*52546*/         OPC_CheckPredicate, 110, // Predicate_COND_SGE
/*52548*/         OPC_MoveParent,
/*52549*/         OPC_CheckType, MVT::i1,
/*52551*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52560*/       /*Scope*/ 107, /*->52668*/
/*52561*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*52563*/         OPC_MoveParent,
/*52564*/         OPC_CheckType, MVT::i1,
/*52566*/         OPC_Scope, 9, /*->52577*/ // 10 children in Scope
/*52568*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52577*/         /*Scope*/ 9, /*->52587*/
/*52578*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52587*/         /*Scope*/ 9, /*->52597*/
/*52588*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52597*/         /*Scope*/ 9, /*->52607*/
/*52598*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52607*/         /*Scope*/ 9, /*->52617*/
/*52608*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52617*/         /*Scope*/ 9, /*->52627*/
/*52618*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52627*/         /*Scope*/ 9, /*->52637*/
/*52628*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52637*/         /*Scope*/ 9, /*->52647*/
/*52638*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52647*/         /*Scope*/ 9, /*->52657*/
/*52648*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52657*/         /*Scope*/ 9, /*->52667*/
/*52658*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52667*/         0, /*End of Scope*/
/*52668*/       /*Scope*/ 14, /*->52683*/
/*52669*/         OPC_CheckPredicate, 132, // Predicate_COND_ULT
/*52671*/         OPC_MoveParent,
/*52672*/         OPC_CheckType, MVT::i1,
/*52674*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52683*/       /*Scope*/ 14, /*->52698*/
/*52684*/         OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*52686*/         OPC_MoveParent,
/*52687*/         OPC_CheckType, MVT::i1,
/*52689*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52698*/       /*Scope*/ 14, /*->52713*/
/*52699*/         OPC_CheckPredicate, 134, // Predicate_COND_ULE
/*52701*/         OPC_MoveParent,
/*52702*/         OPC_CheckType, MVT::i1,
/*52704*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52713*/       /*Scope*/ 14, /*->52728*/
/*52714*/         OPC_CheckPredicate, 135, // Predicate_COND_UGT
/*52716*/         OPC_MoveParent,
/*52717*/         OPC_CheckType, MVT::i1,
/*52719*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52728*/       /*Scope*/ 14, /*->52743*/
/*52729*/         OPC_CheckPredicate, 140, // Predicate_COND_NE
/*52731*/         OPC_MoveParent,
/*52732*/         OPC_CheckType, MVT::i1,
/*52734*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52743*/       /*Scope*/ 14, /*->52758*/
/*52744*/         OPC_CheckPredicate, 137, // Predicate_COND_UGE
/*52746*/         OPC_MoveParent,
/*52747*/         OPC_CheckType, MVT::i1,
/*52749*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52758*/       /*Scope*/ 97, /*->52856*/
/*52759*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*52761*/         OPC_MoveParent,
/*52762*/         OPC_CheckType, MVT::i1,
/*52764*/         OPC_Scope, 9, /*->52775*/ // 9 children in Scope
/*52766*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52775*/         /*Scope*/ 9, /*->52785*/
/*52776*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52785*/         /*Scope*/ 9, /*->52795*/
/*52786*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52795*/         /*Scope*/ 9, /*->52805*/
/*52796*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52805*/         /*Scope*/ 9, /*->52815*/
/*52806*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52815*/         /*Scope*/ 9, /*->52825*/
/*52816*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52825*/         /*Scope*/ 9, /*->52835*/
/*52826*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52835*/         /*Scope*/ 9, /*->52845*/
/*52836*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52845*/         /*Scope*/ 9, /*->52855*/
/*52846*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52855*/         0, /*End of Scope*/
/*52856*/       0, /*End of Scope*/
/*52857*/     /*Scope*/ 27|128,3/*411*/, /*->53270*/
/*52859*/       OPC_CheckChild0Type, MVT::i64,
/*52861*/       OPC_RecordChild1, // #1 = $src1
/*52862*/       OPC_MoveChild, 2,
/*52864*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52867*/       OPC_Scope, 14, /*->52883*/ // 15 children in Scope
/*52869*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*52871*/         OPC_MoveParent,
/*52872*/         OPC_CheckType, MVT::i1,
/*52874*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52883*/       /*Scope*/ 14, /*->52898*/
/*52884*/         OPC_CheckPredicate, 138, // Predicate_COND_SLT
/*52886*/         OPC_MoveParent,
/*52887*/         OPC_CheckType, MVT::i1,
/*52889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52898*/       /*Scope*/ 14, /*->52913*/
/*52899*/         OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*52901*/         OPC_MoveParent,
/*52902*/         OPC_CheckType, MVT::i1,
/*52904*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52913*/       /*Scope*/ 14, /*->52928*/
/*52914*/         OPC_CheckPredicate, 139, // Predicate_COND_SLE
/*52916*/         OPC_MoveParent,
/*52917*/         OPC_CheckType, MVT::i1,
/*52919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52928*/       /*Scope*/ 14, /*->52943*/
/*52929*/         OPC_CheckPredicate, 111, // Predicate_COND_SGT
/*52931*/         OPC_MoveParent,
/*52932*/         OPC_CheckType, MVT::i1,
/*52934*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52943*/       /*Scope*/ 14, /*->52958*/
/*52944*/         OPC_CheckPredicate, 140, // Predicate_COND_NE
/*52946*/         OPC_MoveParent,
/*52947*/         OPC_CheckType, MVT::i1,
/*52949*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52958*/       /*Scope*/ 14, /*->52973*/
/*52959*/         OPC_CheckPredicate, 110, // Predicate_COND_SGE
/*52961*/         OPC_MoveParent,
/*52962*/         OPC_CheckType, MVT::i1,
/*52964*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52973*/       /*Scope*/ 107, /*->53081*/
/*52974*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*52976*/         OPC_MoveParent,
/*52977*/         OPC_CheckType, MVT::i1,
/*52979*/         OPC_Scope, 9, /*->52990*/ // 10 children in Scope
/*52981*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52990*/         /*Scope*/ 9, /*->53000*/
/*52991*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53000*/         /*Scope*/ 9, /*->53010*/
/*53001*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53010*/         /*Scope*/ 9, /*->53020*/
/*53011*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53020*/         /*Scope*/ 9, /*->53030*/
/*53021*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53030*/         /*Scope*/ 9, /*->53040*/
/*53031*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53040*/         /*Scope*/ 9, /*->53050*/
/*53041*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53050*/         /*Scope*/ 9, /*->53060*/
/*53051*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53060*/         /*Scope*/ 9, /*->53070*/
/*53061*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53070*/         /*Scope*/ 9, /*->53080*/
/*53071*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53080*/         0, /*End of Scope*/
/*53081*/       /*Scope*/ 14, /*->53096*/
/*53082*/         OPC_CheckPredicate, 132, // Predicate_COND_ULT
/*53084*/         OPC_MoveParent,
/*53085*/         OPC_CheckType, MVT::i1,
/*53087*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53096*/       /*Scope*/ 14, /*->53111*/
/*53097*/         OPC_CheckPredicate, 109, // Predicate_COND_EQ
/*53099*/         OPC_MoveParent,
/*53100*/         OPC_CheckType, MVT::i1,
/*53102*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53111*/       /*Scope*/ 14, /*->53126*/
/*53112*/         OPC_CheckPredicate, 134, // Predicate_COND_ULE
/*53114*/         OPC_MoveParent,
/*53115*/         OPC_CheckType, MVT::i1,
/*53117*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53126*/       /*Scope*/ 14, /*->53141*/
/*53127*/         OPC_CheckPredicate, 135, // Predicate_COND_UGT
/*53129*/         OPC_MoveParent,
/*53130*/         OPC_CheckType, MVT::i1,
/*53132*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53141*/       /*Scope*/ 14, /*->53156*/
/*53142*/         OPC_CheckPredicate, 140, // Predicate_COND_NE
/*53144*/         OPC_MoveParent,
/*53145*/         OPC_CheckType, MVT::i1,
/*53147*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53156*/       /*Scope*/ 14, /*->53171*/
/*53157*/         OPC_CheckPredicate, 137, // Predicate_COND_UGE
/*53159*/         OPC_MoveParent,
/*53160*/         OPC_CheckType, MVT::i1,
/*53162*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53171*/       /*Scope*/ 97, /*->53269*/
/*53172*/         OPC_CheckPredicate, 126, // Predicate_COND_NULL
/*53174*/         OPC_MoveParent,
/*53175*/         OPC_CheckType, MVT::i1,
/*53177*/         OPC_Scope, 9, /*->53188*/ // 9 children in Scope
/*53179*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53188*/         /*Scope*/ 9, /*->53198*/
/*53189*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53198*/         /*Scope*/ 9, /*->53208*/
/*53199*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53208*/         /*Scope*/ 9, /*->53218*/
/*53209*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53218*/         /*Scope*/ 9, /*->53228*/
/*53219*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53228*/         /*Scope*/ 9, /*->53238*/
/*53229*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53238*/         /*Scope*/ 9, /*->53248*/
/*53239*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53248*/         /*Scope*/ 9, /*->53258*/
/*53249*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53258*/         /*Scope*/ 9, /*->53268*/
/*53259*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53268*/         0, /*End of Scope*/
/*53269*/       0, /*End of Scope*/
/*53270*/     0, /*End of Scope*/
/*53271*/   /*SwitchOpcode*/ 71, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->53345
/*53274*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*53275*/     OPC_CheckType, MVT::i1,
/*53277*/     OPC_Scope, 32, /*->53311*/ // 2 children in Scope
/*53279*/       OPC_CheckChild0Type, MVT::f32,
/*53281*/       OPC_RecordChild1, // #1 = $src1
/*53282*/       OPC_CheckChild1Type, MVT::i32,
/*53284*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*53287*/       OPC_Scope, 10, /*->53299*/ // 2 children in Scope
/*53289*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*53299*/       /*Scope*/ 10, /*->53310*/
/*53300*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*53310*/       0, /*End of Scope*/
/*53311*/     /*Scope*/ 32, /*->53344*/
/*53312*/       OPC_CheckChild0Type, MVT::f64,
/*53314*/       OPC_RecordChild1, // #1 = $src1
/*53315*/       OPC_CheckChild1Type, MVT::i32,
/*53317*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*53320*/       OPC_Scope, 10, /*->53332*/ // 2 children in Scope
/*53322*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*53332*/       /*Scope*/ 10, /*->53343*/
/*53333*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*53343*/       0, /*End of Scope*/
/*53344*/     0, /*End of Scope*/
/*53345*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_TO_FP16),// ->53367
/*53348*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*53349*/     OPC_CheckChild0Type, MVT::f32,
/*53351*/     OPC_CheckType, MVT::i32,
/*53353*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53356*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53367*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMIN3),// ->53387
/*53370*/     OPC_RecordChild0, // #0 = $src0
/*53371*/     OPC_RecordChild1, // #1 = $src1
/*53372*/     OPC_RecordChild2, // #2 = $src2
/*53373*/     OPC_CheckChild2Type, MVT::i32,
/*53375*/     OPC_CheckType, MVT::i32,
/*53377*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53387*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMIN3),// ->53407
/*53390*/     OPC_RecordChild0, // #0 = $src0
/*53391*/     OPC_RecordChild1, // #1 = $src1
/*53392*/     OPC_RecordChild2, // #2 = $src2
/*53393*/     OPC_CheckChild2Type, MVT::i32,
/*53395*/     OPC_CheckType, MVT::i32,
/*53397*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53407*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMAX3),// ->53427
/*53410*/     OPC_RecordChild0, // #0 = $src0
/*53411*/     OPC_RecordChild1, // #1 = $src1
/*53412*/     OPC_RecordChild2, // #2 = $src2
/*53413*/     OPC_CheckChild2Type, MVT::i32,
/*53415*/     OPC_CheckType, MVT::i32,
/*53417*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53427*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMAX3),// ->53447
/*53430*/     OPC_RecordChild0, // #0 = $src0
/*53431*/     OPC_RecordChild1, // #1 = $src1
/*53432*/     OPC_RecordChild2, // #2 = $src2
/*53433*/     OPC_CheckChild2Type, MVT::i32,
/*53435*/     OPC_CheckType, MVT::i32,
/*53437*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53447*/   /*SwitchOpcode*/ 3|128,2/*259*/, TARGET_VAL(ISD::FMAD),// ->53710
/*53451*/     OPC_RecordChild0, // #0 = $VOP3NoMods0:src0:src0_modifiers:clamp:omod
/*53452*/     OPC_RecordChild1, // #1 = $VOP3NoMods:src1:src1_modifiers
/*53453*/     OPC_RecordChild2, // #2 = $VOP3NoMods:src2:src2_modifiers
/*53454*/     OPC_CheckType, MVT::f32,
/*53456*/     OPC_Scope, 26, /*->53484*/ // 4 children in Scope
/*53458*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53460*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*53463*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*53466*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*53469*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3NoMods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                // Dst: (V_MAC_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, ?:i32:$src2_modifiers, ?:f32:$src2, ?:i1:$clamp, ?:i32:$omod)
/*53484*/     /*Scope*/ 99, /*->53584*/
/*53485*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*53487*/       OPC_EmitInteger, MVT::i32, 0, 
/*53490*/       OPC_EmitInteger, MVT::i32, 0, 
/*53493*/       OPC_EmitInteger, MVT::i32, 0, 
/*53496*/       OPC_EmitInteger, MVT::i32, 0, 
/*53499*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53511*/       OPC_EmitInteger, MVT::i32, 0, 
/*53514*/       OPC_EmitInteger, MVT::i32, 0, 
/*53517*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53529*/       OPC_EmitInteger, MVT::i32, 0, 
/*53532*/       OPC_EmitInteger, MVT::i32, 0, 
/*53535*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53547*/       OPC_EmitInteger, MVT::i32, 1, 
/*53550*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53553*/       OPC_EmitInteger, MVT::i32, 0, 
/*53556*/       OPC_EmitInteger, MVT::i32, 0, 
/*53559*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*53584*/     /*Scope*/ 99, /*->53684*/
/*53585*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53587*/       OPC_EmitInteger, MVT::i32, 0, 
/*53590*/       OPC_EmitInteger, MVT::i32, 0, 
/*53593*/       OPC_EmitInteger, MVT::i32, 0, 
/*53596*/       OPC_EmitInteger, MVT::i32, 0, 
/*53599*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53611*/       OPC_EmitInteger, MVT::i32, 0, 
/*53614*/       OPC_EmitInteger, MVT::i32, 0, 
/*53617*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53629*/       OPC_EmitInteger, MVT::i32, 0, 
/*53632*/       OPC_EmitInteger, MVT::i32, 0, 
/*53635*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53647*/       OPC_EmitInteger, MVT::i32, 1, 
/*53650*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53653*/       OPC_EmitInteger, MVT::i32, 0, 
/*53656*/       OPC_EmitInteger, MVT::i32, 0, 
/*53659*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*53684*/     /*Scope*/ 24, /*->53709*/
/*53685*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*53688*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*53691*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*53694*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*53709*/     0, /*End of Scope*/
/*53710*/   /*SwitchOpcode*/ 115|128,3/*499*/, TARGET_VAL(ISD::FADD),// ->54213
/*53714*/     OPC_Scope, 39, /*->53755*/ // 5 children in Scope
/*53716*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53717*/       OPC_MoveChild, 1,
/*53719*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53722*/       OPC_MoveChild, 0,
/*53724*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53727*/       OPC_CheckChild0Same, 0,
/*53729*/       OPC_MoveParent,
/*53730*/       OPC_MoveParent,
/*53731*/       OPC_CheckType, MVT::f64,
/*53733*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53735*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53738*/       OPC_EmitInteger, MVT::i1, 0, 
/*53741*/       OPC_EmitInteger, MVT::i32, 0, 
/*53744*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*53755*/     /*Scope*/ 39, /*->53795*/
/*53756*/       OPC_MoveChild, 0,
/*53758*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53761*/       OPC_MoveChild, 0,
/*53763*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53766*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53767*/       OPC_MoveParent,
/*53768*/       OPC_MoveParent,
/*53769*/       OPC_CheckChild1Same, 0,
/*53771*/       OPC_CheckType, MVT::f64,
/*53773*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53775*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53778*/       OPC_EmitInteger, MVT::i1, 0, 
/*53781*/       OPC_EmitInteger, MVT::i32, 0, 
/*53784*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*53795*/     /*Scope*/ 109, /*->53905*/
/*53796*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53797*/       OPC_MoveChild, 1,
/*53799*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53802*/       OPC_MoveChild, 0,
/*53804*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53807*/       OPC_CheckChild0Same, 0,
/*53809*/       OPC_MoveParent,
/*53810*/       OPC_MoveParent,
/*53811*/       OPC_CheckType, MVT::f64,
/*53813*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53815*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53818*/       OPC_EmitInteger, MVT::i32, 0, 
/*53821*/       OPC_EmitInteger, MVT::i1, 0, 
/*53824*/       OPC_EmitInteger, MVT::i32, 0, 
/*53827*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53838*/       OPC_EmitInteger, MVT::i32, 0, 
/*53841*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53852*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53860*/       OPC_EmitInteger, MVT::i1, 0, 
/*53863*/       OPC_EmitInteger, MVT::i32, 0, 
/*53866*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53879*/       OPC_EmitInteger, MVT::i32, 0, 
/*53882*/       OPC_EmitInteger, MVT::i32, 3, 
/*53885*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53895*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 12, 1, 15, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53905*/     /*Scope*/ 109, /*->54015*/
/*53906*/       OPC_MoveChild, 0,
/*53908*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53911*/       OPC_MoveChild, 0,
/*53913*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53916*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53917*/       OPC_MoveParent,
/*53918*/       OPC_MoveParent,
/*53919*/       OPC_CheckChild1Same, 0,
/*53921*/       OPC_CheckType, MVT::f64,
/*53923*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53925*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53928*/       OPC_EmitInteger, MVT::i32, 0, 
/*53931*/       OPC_EmitInteger, MVT::i1, 0, 
/*53934*/       OPC_EmitInteger, MVT::i32, 0, 
/*53937*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53948*/       OPC_EmitInteger, MVT::i32, 0, 
/*53951*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53962*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53970*/       OPC_EmitInteger, MVT::i1, 0, 
/*53973*/       OPC_EmitInteger, MVT::i32, 0, 
/*53976*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53989*/       OPC_EmitInteger, MVT::i32, 0, 
/*53992*/       OPC_EmitInteger, MVT::i32, 3, 
/*53995*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*54005*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 12, 1, 15, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*54015*/     /*Scope*/ 67|128,1/*195*/, /*->54212*/
/*54017*/       OPC_RecordChild0, // #0 = $src0
/*54018*/       OPC_RecordChild1, // #1 = $src1
/*54019*/       OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->54167
/*54023*/         OPC_Scope, 101, /*->54126*/ // 3 children in Scope
/*54025*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54027*/           OPC_EmitInteger, MVT::i32, 0, 
/*54030*/           OPC_EmitInteger, MVT::i32, 0, 
/*54033*/           OPC_EmitInteger, MVT::i32, 1, 
/*54036*/           OPC_EmitInteger, MVT::i32, 0, 
/*54039*/           OPC_EmitInteger, MVT::i32, 0, 
/*54042*/           OPC_EmitInteger, MVT::i32, 0, 
/*54045*/           OPC_EmitInteger, MVT::i32, 0, 
/*54048*/           OPC_EmitInteger, MVT::i32, 0, 
/*54051*/           OPC_EmitInteger, MVT::i32, 0, 
/*54054*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54066*/           OPC_EmitInteger, MVT::i32, 0, 
/*54069*/           OPC_EmitInteger, MVT::i32, 0, 
/*54072*/           OPC_EmitInteger, MVT::i32, 0, 
/*54075*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54087*/           OPC_EmitInteger, MVT::i32, 1, 
/*54090*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54093*/           OPC_EmitInteger, MVT::i32, 0, 
/*54096*/           OPC_EmitInteger, MVT::i32, 0, 
/*54099*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*54126*/         /*Scope*/ 19, /*->54146*/
/*54127*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*54130*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*54133*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*54146*/         /*Scope*/ 19, /*->54166*/
/*54147*/           OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*54150*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*54153*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*54166*/         0, /*End of Scope*/
/*54167*/       /*SwitchType*/ 42, MVT::f64,// ->54211
/*54169*/         OPC_Scope, 19, /*->54190*/ // 2 children in Scope
/*54171*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*54174*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*54177*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*54190*/         /*Scope*/ 19, /*->54210*/
/*54191*/           OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*54194*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*54197*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*54210*/         0, /*End of Scope*/
/*54211*/       0, // EndSwitchType
/*54212*/     0, /*End of Scope*/
/*54213*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::FSUB),// ->54275
/*54216*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*54217*/     OPC_Scope, 32, /*->54251*/ // 2 children in Scope
/*54219*/       OPC_MoveChild, 1,
/*54221*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*54224*/       OPC_CheckChild0Same, 0,
/*54226*/       OPC_MoveParent,
/*54227*/       OPC_CheckType, MVT::f32,
/*54229*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*54231*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*54234*/       OPC_EmitInteger, MVT::i1, 0, 
/*54237*/       OPC_EmitInteger, MVT::i32, 0, 
/*54240*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*54251*/     /*Scope*/ 22, /*->54274*/
/*54252*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*54253*/       OPC_CheckType, MVT::f32,
/*54255*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*54258*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*54261*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*54274*/     0, /*End of Scope*/
/*54275*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::CLAMP),// ->54338
/*54278*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*54279*/     OPC_MoveChild, 1,
/*54281*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*54284*/     OPC_CheckPredicate, 108, // Predicate_FP_ZERO
/*54286*/     OPC_MoveParent,
/*54287*/     OPC_MoveChild, 2,
/*54289*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*54292*/     OPC_CheckPredicate, 107, // Predicate_FP_ONE
/*54294*/     OPC_MoveParent,
/*54295*/     OPC_CheckType, MVT::f32,
/*54297*/     OPC_Scope, 27, /*->54326*/ // 2 children in Scope
/*54299*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54301*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*54304*/       OPC_EmitInteger, MVT::i32, 0, 
/*54307*/       OPC_EmitInteger, MVT::i32, 0, 
/*54310*/       OPC_EmitInteger, MVT::i1, 1, 
/*54313*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*54326*/     /*Scope*/ 10, /*->54337*/
/*54327*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54329*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*54337*/     0, /*End of Scope*/
/*54338*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->54389
/*54341*/     OPC_CaptureGlueInput,
/*54342*/     OPC_RecordChild0, // #0 = $src0
/*54343*/     OPC_MoveChild, 0,
/*54345*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54348*/     OPC_CheckType, MVT::i32,
/*54350*/     OPC_MoveParent,
/*54351*/     OPC_RecordChild1, // #1 = $attr_chan
/*54352*/     OPC_MoveChild, 1,
/*54354*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54357*/     OPC_CheckType, MVT::i32,
/*54359*/     OPC_MoveParent,
/*54360*/     OPC_RecordChild2, // #2 = $attr
/*54361*/     OPC_MoveChild, 2,
/*54363*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54366*/     OPC_CheckType, MVT::i32,
/*54368*/     OPC_MoveParent,
/*54369*/     OPC_CheckType, MVT::f32,
/*54371*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*54373*/     OPC_EmitConvertToTarget, 0,
/*54375*/     OPC_EmitConvertToTarget, 1,
/*54377*/     OPC_EmitConvertToTarget, 2,
/*54379*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr)
/*54389*/   /*SwitchOpcode*/ 97|128,1/*225*/, TARGET_VAL(ISD::FFLOOR),// ->54618
/*54393*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*54394*/     OPC_SwitchType /*2 cases */, 4|128,1/*132*/, MVT::f64,// ->54530
/*54398*/       OPC_Scope, 114, /*->54514*/ // 2 children in Scope
/*54400*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54402*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*54405*/         OPC_EmitInteger, MVT::i32, 1, 
/*54408*/         OPC_EmitInteger, MVT::i32, 0, 
/*54411*/         OPC_EmitInteger, MVT::i1, 0, 
/*54414*/         OPC_EmitInteger, MVT::i32, 0, 
/*54417*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*54428*/         OPC_EmitInteger, MVT::i32, 0, 
/*54431*/         OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*54442*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*54450*/         OPC_EmitInteger, MVT::i1, 0, 
/*54453*/         OPC_EmitInteger, MVT::i32, 0, 
/*54456*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      1/*#VTs*/, MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*54469*/         OPC_EmitInteger, MVT::i32, 0, 
/*54472*/         OPC_EmitInteger, MVT::i32, 3, 
/*54475*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*54485*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*54495*/         OPC_EmitInteger, MVT::i1, 0, 
/*54498*/         OPC_EmitInteger, MVT::i32, 0, 
/*54501*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*54514*/       /*Scope*/ 14, /*->54529*/
/*54515*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*54518*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*54529*/       0, /*End of Scope*/
/*54530*/     /*SwitchType*/ 85, MVT::f32,// ->54617
/*54532*/       OPC_Scope, 67, /*->54601*/ // 2 children in Scope
/*54534*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54536*/         OPC_EmitInteger, MVT::i32, 1, 
/*54539*/         OPC_EmitInteger, MVT::i32, 0, 
/*54542*/         OPC_EmitInteger, MVT::i32, 0, 
/*54545*/         OPC_EmitInteger, MVT::i32, 0, 
/*54548*/         OPC_EmitInteger, MVT::i32, 0, 
/*54551*/         OPC_EmitInteger, MVT::i32, 0, 
/*54554*/         OPC_EmitInteger, MVT::i32, 0, 
/*54557*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54569*/         OPC_EmitInteger, MVT::i32, 1, 
/*54572*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54575*/         OPC_EmitInteger, MVT::i32, 0, 
/*54578*/         OPC_EmitInteger, MVT::i32, 0, 
/*54581*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*54601*/       /*Scope*/ 14, /*->54616*/
/*54602*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*54605*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*54616*/       0, /*End of Scope*/
/*54617*/     0, // EndSwitchType
/*54618*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->54681
/*54621*/     OPC_CaptureGlueInput,
/*54622*/     OPC_RecordChild0, // #0 = $i
/*54623*/     OPC_CheckChild0Type, MVT::i32,
/*54625*/     OPC_RecordChild1, // #1 = $attr_chan
/*54626*/     OPC_MoveChild, 1,
/*54628*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54631*/     OPC_CheckType, MVT::i32,
/*54633*/     OPC_MoveParent,
/*54634*/     OPC_RecordChild2, // #2 = $attr
/*54635*/     OPC_MoveChild, 2,
/*54637*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54640*/     OPC_CheckType, MVT::i32,
/*54642*/     OPC_MoveParent,
/*54643*/     OPC_CheckType, MVT::f32,
/*54645*/     OPC_Scope, 16, /*->54663*/ // 2 children in Scope
/*54647*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 32)
/*54649*/       OPC_EmitConvertToTarget, 1,
/*54651*/       OPC_EmitConvertToTarget, 2,
/*54653*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*54663*/     /*Scope*/ 16, /*->54680*/
/*54664*/       OPC_CheckPatternPredicate, 13, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 16)
/*54666*/       OPC_EmitConvertToTarget, 1,
/*54668*/       OPC_EmitConvertToTarget, 2,
/*54670*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*54680*/     0, /*End of Scope*/
/*54681*/   /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->54728
/*54684*/     OPC_CaptureGlueInput,
/*54685*/     OPC_RecordChild0, // #0 = $src0
/*54686*/     OPC_CheckChild0Type, MVT::f32,
/*54688*/     OPC_RecordChild1, // #1 = $j
/*54689*/     OPC_CheckChild1Type, MVT::i32,
/*54691*/     OPC_RecordChild2, // #2 = $attr_chan
/*54692*/     OPC_MoveChild, 2,
/*54694*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54697*/     OPC_CheckType, MVT::i32,
/*54699*/     OPC_MoveParent,
/*54700*/     OPC_RecordChild3, // #3 = $attr
/*54701*/     OPC_MoveChild, 3,
/*54703*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54706*/     OPC_CheckType, MVT::i32,
/*54708*/     OPC_MoveParent,
/*54709*/     OPC_CheckType, MVT::f32,
/*54711*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*54713*/     OPC_EmitConvertToTarget, 2,
/*54715*/     OPC_EmitConvertToTarget, 3,
/*54717*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr)
/*54728*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FDIV),// ->55465
/*54732*/     OPC_Scope, 89|128,1/*217*/, /*->54952*/ // 2 children in Scope
/*54735*/       OPC_MoveChild, 0,
/*54737*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*54740*/       OPC_CheckPredicate, 107, // Predicate_FP_ONE
/*54742*/       OPC_MoveParent,
/*54743*/       OPC_RecordChild1, // #0 = $src
/*54744*/       OPC_CheckType, MVT::f32,
/*54746*/       OPC_Scope, 67, /*->54815*/ // 3 children in Scope
/*54748*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54750*/         OPC_EmitInteger, MVT::i32, 1, 
/*54753*/         OPC_EmitInteger, MVT::i32, 0, 
/*54756*/         OPC_EmitInteger, MVT::i32, 0, 
/*54759*/         OPC_EmitInteger, MVT::i32, 0, 
/*54762*/         OPC_EmitInteger, MVT::i32, 0, 
/*54765*/         OPC_EmitInteger, MVT::i32, 0, 
/*54768*/         OPC_EmitInteger, MVT::i32, 0, 
/*54771*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54783*/         OPC_EmitInteger, MVT::i32, 1, 
/*54786*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54789*/         OPC_EmitInteger, MVT::i32, 0, 
/*54792*/         OPC_EmitInteger, MVT::i32, 0, 
/*54795*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*54815*/       /*Scope*/ 67, /*->54883*/
/*54816*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54818*/         OPC_EmitInteger, MVT::i32, 1, 
/*54821*/         OPC_EmitInteger, MVT::i32, 0, 
/*54824*/         OPC_EmitInteger, MVT::i32, 0, 
/*54827*/         OPC_EmitInteger, MVT::i32, 0, 
/*54830*/         OPC_EmitInteger, MVT::i32, 0, 
/*54833*/         OPC_EmitInteger, MVT::i32, 0, 
/*54836*/         OPC_EmitInteger, MVT::i32, 0, 
/*54839*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54851*/         OPC_EmitInteger, MVT::i32, 1, 
/*54854*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54857*/         OPC_EmitInteger, MVT::i32, 0, 
/*54860*/         OPC_EmitInteger, MVT::i32, 0, 
/*54863*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*54883*/       /*Scope*/ 67, /*->54951*/
/*54884*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*54886*/         OPC_EmitInteger, MVT::i32, 1, 
/*54889*/         OPC_EmitInteger, MVT::i32, 0, 
/*54892*/         OPC_EmitInteger, MVT::i32, 0, 
/*54895*/         OPC_EmitInteger, MVT::i32, 0, 
/*54898*/         OPC_EmitInteger, MVT::i32, 0, 
/*54901*/         OPC_EmitInteger, MVT::i32, 0, 
/*54904*/         OPC_EmitInteger, MVT::i32, 0, 
/*54907*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54919*/         OPC_EmitInteger, MVT::i32, 1, 
/*54922*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54925*/         OPC_EmitInteger, MVT::i32, 0, 
/*54928*/         OPC_EmitInteger, MVT::i32, 0, 
/*54931*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*54951*/       0, /*End of Scope*/
/*54952*/     /*Scope*/ 126|128,3/*510*/, /*->55464*/
/*54954*/       OPC_RecordChild0, // #0 = $src0
/*54955*/       OPC_RecordChild1, // #1 = $src1
/*54956*/       OPC_CheckType, MVT::f32,
/*54958*/       OPC_Scope, 38|128,1/*166*/, /*->55127*/ // 3 children in Scope
/*54961*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54963*/         OPC_EmitInteger, MVT::i32, 0, 
/*54966*/         OPC_EmitInteger, MVT::i32, 0, 
/*54969*/         OPC_EmitInteger, MVT::i32, 1, 
/*54972*/         OPC_EmitInteger, MVT::i32, 0, 
/*54975*/         OPC_EmitInteger, MVT::i32, 0, 
/*54978*/         OPC_EmitInteger, MVT::i32, 0, 
/*54981*/         OPC_EmitInteger, MVT::i32, 0, 
/*54984*/         OPC_EmitInteger, MVT::i32, 0, 
/*54987*/         OPC_EmitInteger, MVT::i32, 0, 
/*54990*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55002*/         OPC_EmitInteger, MVT::i32, 1, 
/*55005*/         OPC_EmitInteger, MVT::i32, 0, 
/*55008*/         OPC_EmitInteger, MVT::i32, 0, 
/*55011*/         OPC_EmitInteger, MVT::i32, 0, 
/*55014*/         OPC_EmitInteger, MVT::i32, 0, 
/*55017*/         OPC_EmitInteger, MVT::i32, 0, 
/*55020*/         OPC_EmitInteger, MVT::i32, 0, 
/*55023*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55035*/         OPC_EmitInteger, MVT::i32, 1, 
/*55038*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55041*/         OPC_EmitInteger, MVT::i32, 0, 
/*55044*/         OPC_EmitInteger, MVT::i32, 0, 
/*55047*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*55067*/         OPC_EmitInteger, MVT::i32, 0, 
/*55070*/         OPC_EmitInteger, MVT::i32, 0, 
/*55073*/         OPC_EmitInteger, MVT::i32, 0, 
/*55076*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55088*/         OPC_EmitInteger, MVT::i32, 1, 
/*55091*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55094*/         OPC_EmitInteger, MVT::i32, 0, 
/*55097*/         OPC_EmitInteger, MVT::i32, 0, 
/*55100*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*55127*/       /*Scope*/ 38|128,1/*166*/, /*->55295*/
/*55129*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55131*/         OPC_EmitInteger, MVT::i32, 0, 
/*55134*/         OPC_EmitInteger, MVT::i32, 0, 
/*55137*/         OPC_EmitInteger, MVT::i32, 1, 
/*55140*/         OPC_EmitInteger, MVT::i32, 0, 
/*55143*/         OPC_EmitInteger, MVT::i32, 0, 
/*55146*/         OPC_EmitInteger, MVT::i32, 0, 
/*55149*/         OPC_EmitInteger, MVT::i32, 0, 
/*55152*/         OPC_EmitInteger, MVT::i32, 0, 
/*55155*/         OPC_EmitInteger, MVT::i32, 0, 
/*55158*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55170*/         OPC_EmitInteger, MVT::i32, 1, 
/*55173*/         OPC_EmitInteger, MVT::i32, 0, 
/*55176*/         OPC_EmitInteger, MVT::i32, 0, 
/*55179*/         OPC_EmitInteger, MVT::i32, 0, 
/*55182*/         OPC_EmitInteger, MVT::i32, 0, 
/*55185*/         OPC_EmitInteger, MVT::i32, 0, 
/*55188*/         OPC_EmitInteger, MVT::i32, 0, 
/*55191*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55203*/         OPC_EmitInteger, MVT::i32, 1, 
/*55206*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55209*/         OPC_EmitInteger, MVT::i32, 0, 
/*55212*/         OPC_EmitInteger, MVT::i32, 0, 
/*55215*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*55235*/         OPC_EmitInteger, MVT::i32, 0, 
/*55238*/         OPC_EmitInteger, MVT::i32, 0, 
/*55241*/         OPC_EmitInteger, MVT::i32, 0, 
/*55244*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55256*/         OPC_EmitInteger, MVT::i32, 1, 
/*55259*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55262*/         OPC_EmitInteger, MVT::i32, 0, 
/*55265*/         OPC_EmitInteger, MVT::i32, 0, 
/*55268*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*55295*/       /*Scope*/ 38|128,1/*166*/, /*->55463*/
/*55297*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*55299*/         OPC_EmitInteger, MVT::i32, 0, 
/*55302*/         OPC_EmitInteger, MVT::i32, 0, 
/*55305*/         OPC_EmitInteger, MVT::i32, 1, 
/*55308*/         OPC_EmitInteger, MVT::i32, 0, 
/*55311*/         OPC_EmitInteger, MVT::i32, 0, 
/*55314*/         OPC_EmitInteger, MVT::i32, 0, 
/*55317*/         OPC_EmitInteger, MVT::i32, 0, 
/*55320*/         OPC_EmitInteger, MVT::i32, 0, 
/*55323*/         OPC_EmitInteger, MVT::i32, 0, 
/*55326*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55338*/         OPC_EmitInteger, MVT::i32, 1, 
/*55341*/         OPC_EmitInteger, MVT::i32, 0, 
/*55344*/         OPC_EmitInteger, MVT::i32, 0, 
/*55347*/         OPC_EmitInteger, MVT::i32, 0, 
/*55350*/         OPC_EmitInteger, MVT::i32, 0, 
/*55353*/         OPC_EmitInteger, MVT::i32, 0, 
/*55356*/         OPC_EmitInteger, MVT::i32, 0, 
/*55359*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55371*/         OPC_EmitInteger, MVT::i32, 1, 
/*55374*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55377*/         OPC_EmitInteger, MVT::i32, 0, 
/*55380*/         OPC_EmitInteger, MVT::i32, 0, 
/*55383*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*55403*/         OPC_EmitInteger, MVT::i32, 0, 
/*55406*/         OPC_EmitInteger, MVT::i32, 0, 
/*55409*/         OPC_EmitInteger, MVT::i32, 0, 
/*55412*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55424*/         OPC_EmitInteger, MVT::i32, 1, 
/*55427*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55430*/         OPC_EmitInteger, MVT::i32, 0, 
/*55433*/         OPC_EmitInteger, MVT::i32, 0, 
/*55436*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*55463*/       0, /*End of Scope*/
/*55464*/     0, /*End of Scope*/
/*55465*/   /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->55572
/*55468*/     OPC_RecordMemRef,
/*55469*/     OPC_RecordChild0, // #0 = $sbase
/*55470*/     OPC_RecordChild1, // #1 = $offset
/*55471*/     OPC_Scope, 66, /*->55539*/ // 2 children in Scope
/*55473*/       OPC_MoveChild, 1,
/*55475*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55478*/       OPC_Scope, 17, /*->55497*/ // 3 children in Scope
/*55480*/         OPC_CheckPredicate, 56, // Predicate_IMM8bitDWORD
/*55482*/         OPC_MoveParent,
/*55483*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*55485*/         OPC_EmitNodeXForm, 3, 1, // as_dword_i32imm
/*55488*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM8bitDWORD>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_dword_i32imm:i32 ?:i32:$offset))
/*55497*/       /*Scope*/ 17, /*->55515*/
/*55498*/         OPC_CheckPredicate, 58, // Predicate_IMM20bit
/*55500*/         OPC_MoveParent,
/*55501*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*55503*/         OPC_EmitNodeXForm, 4, 1, // as_i32imm
/*55506*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset))
/*55515*/       /*Scope*/ 22, /*->55538*/
/*55516*/         OPC_MoveParent,
/*55517*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55519*/         OPC_EmitConvertToTarget, 1,
/*55521*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*55529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32):$offset) - Complexity = 6
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, (S_MOV_B32:i32 (imm:i32):$offset))
/*55538*/       0, /*End of Scope*/
/*55539*/     /*Scope*/ 31, /*->55571*/
/*55540*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55542*/       OPC_EmitInteger, MVT::i32, 0, 
/*55545*/       OPC_EmitInteger, MVT::i16, 0, 
/*55548*/       OPC_EmitInteger, MVT::i1, 0, 
/*55551*/       OPC_EmitInteger, MVT::i1, 0, 
/*55554*/       OPC_EmitInteger, MVT::i1, 0, 
/*55557*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*55571*/     0, /*End of Scope*/
/*55572*/   /*SwitchOpcode*/ 106|128,3/*490*/, TARGET_VAL(AMDGPUISD::RCP),// ->56066
/*55576*/     OPC_Scope, 113|128,1/*241*/, /*->55820*/ // 2 children in Scope
/*55579*/       OPC_MoveChild, 0,
/*55581*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*55584*/       OPC_RecordChild0, // #0 = $src
/*55585*/       OPC_MoveParent,
/*55586*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->55807
/*55590*/         OPC_Scope, 67, /*->55659*/ // 4 children in Scope
/*55592*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*55594*/           OPC_EmitInteger, MVT::i32, 1, 
/*55597*/           OPC_EmitInteger, MVT::i32, 0, 
/*55600*/           OPC_EmitInteger, MVT::i32, 0, 
/*55603*/           OPC_EmitInteger, MVT::i32, 0, 
/*55606*/           OPC_EmitInteger, MVT::i32, 0, 
/*55609*/           OPC_EmitInteger, MVT::i32, 0, 
/*55612*/           OPC_EmitInteger, MVT::i32, 0, 
/*55615*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55627*/           OPC_EmitInteger, MVT::i32, 1, 
/*55630*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55633*/           OPC_EmitInteger, MVT::i32, 0, 
/*55636*/           OPC_EmitInteger, MVT::i32, 0, 
/*55639*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*55659*/         /*Scope*/ 67, /*->55727*/
/*55660*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55662*/           OPC_EmitInteger, MVT::i32, 1, 
/*55665*/           OPC_EmitInteger, MVT::i32, 0, 
/*55668*/           OPC_EmitInteger, MVT::i32, 0, 
/*55671*/           OPC_EmitInteger, MVT::i32, 0, 
/*55674*/           OPC_EmitInteger, MVT::i32, 0, 
/*55677*/           OPC_EmitInteger, MVT::i32, 0, 
/*55680*/           OPC_EmitInteger, MVT::i32, 0, 
/*55683*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55695*/           OPC_EmitInteger, MVT::i32, 1, 
/*55698*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55701*/           OPC_EmitInteger, MVT::i32, 0, 
/*55704*/           OPC_EmitInteger, MVT::i32, 0, 
/*55707*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*55727*/         /*Scope*/ 67, /*->55795*/
/*55728*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*55730*/           OPC_EmitInteger, MVT::i32, 1, 
/*55733*/           OPC_EmitInteger, MVT::i32, 0, 
/*55736*/           OPC_EmitInteger, MVT::i32, 0, 
/*55739*/           OPC_EmitInteger, MVT::i32, 0, 
/*55742*/           OPC_EmitInteger, MVT::i32, 0, 
/*55745*/           OPC_EmitInteger, MVT::i32, 0, 
/*55748*/           OPC_EmitInteger, MVT::i32, 0, 
/*55751*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55763*/           OPC_EmitInteger, MVT::i32, 1, 
/*55766*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55769*/           OPC_EmitInteger, MVT::i32, 0, 
/*55772*/           OPC_EmitInteger, MVT::i32, 0, 
/*55775*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*55795*/         /*Scope*/ 10, /*->55806*/
/*55796*/           OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*55798*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*55806*/         0, /*End of Scope*/
/*55807*/       /*SwitchType*/ 10, MVT::f64,// ->55819
/*55809*/         OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*55811*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*55819*/       0, // EndSwitchType
/*55820*/     /*Scope*/ 115|128,1/*243*/, /*->56065*/
/*55822*/       OPC_RecordChild0, // #0 = $src0
/*55823*/       OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->56048
/*55827*/         OPC_Scope, 67, /*->55896*/ // 4 children in Scope
/*55829*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*55831*/           OPC_EmitInteger, MVT::i32, 1, 
/*55834*/           OPC_EmitInteger, MVT::i32, 0, 
/*55837*/           OPC_EmitInteger, MVT::i32, 0, 
/*55840*/           OPC_EmitInteger, MVT::i32, 0, 
/*55843*/           OPC_EmitInteger, MVT::i32, 0, 
/*55846*/           OPC_EmitInteger, MVT::i32, 0, 
/*55849*/           OPC_EmitInteger, MVT::i32, 0, 
/*55852*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55864*/           OPC_EmitInteger, MVT::i32, 1, 
/*55867*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55870*/           OPC_EmitInteger, MVT::i32, 0, 
/*55873*/           OPC_EmitInteger, MVT::i32, 0, 
/*55876*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*55896*/         /*Scope*/ 67, /*->55964*/
/*55897*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55899*/           OPC_EmitInteger, MVT::i32, 1, 
/*55902*/           OPC_EmitInteger, MVT::i32, 0, 
/*55905*/           OPC_EmitInteger, MVT::i32, 0, 
/*55908*/           OPC_EmitInteger, MVT::i32, 0, 
/*55911*/           OPC_EmitInteger, MVT::i32, 0, 
/*55914*/           OPC_EmitInteger, MVT::i32, 0, 
/*55917*/           OPC_EmitInteger, MVT::i32, 0, 
/*55920*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55932*/           OPC_EmitInteger, MVT::i32, 1, 
/*55935*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55938*/           OPC_EmitInteger, MVT::i32, 0, 
/*55941*/           OPC_EmitInteger, MVT::i32, 0, 
/*55944*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*55964*/         /*Scope*/ 67, /*->56032*/
/*55965*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*55967*/           OPC_EmitInteger, MVT::i32, 1, 
/*55970*/           OPC_EmitInteger, MVT::i32, 0, 
/*55973*/           OPC_EmitInteger, MVT::i32, 0, 
/*55976*/           OPC_EmitInteger, MVT::i32, 0, 
/*55979*/           OPC_EmitInteger, MVT::i32, 0, 
/*55982*/           OPC_EmitInteger, MVT::i32, 0, 
/*55985*/           OPC_EmitInteger, MVT::i32, 0, 
/*55988*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56000*/           OPC_EmitInteger, MVT::i32, 1, 
/*56003*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56006*/           OPC_EmitInteger, MVT::i32, 0, 
/*56009*/           OPC_EmitInteger, MVT::i32, 0, 
/*56012*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*56032*/         /*Scope*/ 14, /*->56047*/
/*56033*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56036*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56047*/         0, /*End of Scope*/
/*56048*/       /*SwitchType*/ 14, MVT::f64,// ->56064
/*56050*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56053*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56064*/       0, // EndSwitchType
/*56065*/     0, /*End of Scope*/
/*56066*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FNEG),// ->56302
/*56070*/     OPC_Scope, 110, /*->56182*/ // 2 children in Scope
/*56072*/       OPC_MoveChild, 0,
/*56074*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*56077*/       OPC_RecordChild0, // #0 = $src
/*56078*/       OPC_MoveParent,
/*56079*/       OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->56108
/*56082*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56084*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*56091*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*56099*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (V_OR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*56108*/       /*SwitchType*/ 71, MVT::f64,// ->56181
/*56110*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56112*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*56115*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*56118*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56127*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*56130*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*56133*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*56142*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*56149*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*56157*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*56166*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*56169*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*56181*/       0, // EndSwitchType
/*56182*/     /*Scope*/ 118, /*->56301*/
/*56183*/       OPC_RecordChild0, // #0 = $src
/*56184*/       OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->56227
/*56187*/         OPC_Scope, 26, /*->56215*/ // 2 children in Scope
/*56189*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56191*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*56198*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*56206*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*56215*/         /*Scope*/ 10, /*->56226*/
/*56216*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56218*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*56226*/         0, /*End of Scope*/
/*56227*/       /*SwitchType*/ 71, MVT::f64,// ->56300
/*56229*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56231*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*56234*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*56237*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56246*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*56249*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*56252*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*56261*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*56268*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*56276*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*56285*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*56288*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*56300*/       0, // EndSwitchType
/*56301*/     0, /*End of Scope*/
/*56302*/   /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ConstantFP),// ->56377
/*56305*/     OPC_RecordNode, // #0 = $imm
/*56306*/     OPC_SwitchType /*2 cases */, 48, MVT::f32,// ->56357
/*56309*/       OPC_Scope, 15, /*->56326*/ // 2 children in Scope
/*56311*/         OPC_CheckPredicate, 141, // Predicate_anonymous_1463
/*56313*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56315*/         OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*56318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1463>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*56326*/       /*Scope*/ 29, /*->56356*/
/*56327*/         OPC_Scope, 13, /*->56342*/ // 2 children in Scope
/*56329*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56331*/           OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*56334*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*56342*/         /*Scope*/ 12, /*->56355*/
/*56343*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56345*/           OPC_EmitConvertToTarget, 0,
/*56347*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$val - Complexity = 3
                    // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*56355*/         0, /*End of Scope*/
/*56356*/       0, /*End of Scope*/
/*56357*/     /*SwitchType*/ 17, MVT::f64,// ->56376
/*56359*/       OPC_CheckPredicate, 142, // Predicate_anonymous_1471
/*56361*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56363*/       OPC_EmitConvertToTarget, 0,
/*56365*/       OPC_EmitNodeXForm, 8, 1, // bitcast_fpimm_to_i64
/*56368*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1471>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1472>>:$imm))
/*56376*/     0, // EndSwitchType
/*56377*/   /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::FMUL),// ->56576
/*56381*/     OPC_RecordChild0, // #0 = $src0
/*56382*/     OPC_RecordChild1, // #1 = $src1
/*56383*/     OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->56531
/*56387*/       OPC_Scope, 101, /*->56490*/ // 3 children in Scope
/*56389*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56391*/         OPC_EmitInteger, MVT::i32, 0, 
/*56394*/         OPC_EmitInteger, MVT::i32, 0, 
/*56397*/         OPC_EmitInteger, MVT::i32, 1, 
/*56400*/         OPC_EmitInteger, MVT::i32, 0, 
/*56403*/         OPC_EmitInteger, MVT::i32, 0, 
/*56406*/         OPC_EmitInteger, MVT::i32, 0, 
/*56409*/         OPC_EmitInteger, MVT::i32, 0, 
/*56412*/         OPC_EmitInteger, MVT::i32, 0, 
/*56415*/         OPC_EmitInteger, MVT::i32, 0, 
/*56418*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56430*/         OPC_EmitInteger, MVT::i32, 0, 
/*56433*/         OPC_EmitInteger, MVT::i32, 0, 
/*56436*/         OPC_EmitInteger, MVT::i32, 0, 
/*56439*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56451*/         OPC_EmitInteger, MVT::i32, 1, 
/*56454*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56457*/         OPC_EmitInteger, MVT::i32, 0, 
/*56460*/         OPC_EmitInteger, MVT::i32, 0, 
/*56463*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56490*/       /*Scope*/ 19, /*->56510*/
/*56491*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56494*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56497*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56510*/       /*Scope*/ 19, /*->56530*/
/*56511*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*56514*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*56517*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56530*/       0, /*End of Scope*/
/*56531*/     /*SwitchType*/ 42, MVT::f64,// ->56575
/*56533*/       OPC_Scope, 19, /*->56554*/ // 2 children in Scope
/*56535*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56538*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56541*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56554*/       /*Scope*/ 19, /*->56574*/
/*56555*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*56558*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*56561*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56574*/       0, /*End of Scope*/
/*56575*/     0, // EndSwitchType
/*56576*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->56708
/*56580*/     OPC_RecordChild0, // #0 = $src0
/*56581*/     OPC_RecordChild1, // #1 = $src1
/*56582*/     OPC_CheckType, MVT::f32,
/*56584*/     OPC_Scope, 101, /*->56687*/ // 2 children in Scope
/*56586*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56588*/       OPC_EmitInteger, MVT::i32, 0, 
/*56591*/       OPC_EmitInteger, MVT::i32, 0, 
/*56594*/       OPC_EmitInteger, MVT::i32, 1, 
/*56597*/       OPC_EmitInteger, MVT::i32, 0, 
/*56600*/       OPC_EmitInteger, MVT::i32, 0, 
/*56603*/       OPC_EmitInteger, MVT::i32, 0, 
/*56606*/       OPC_EmitInteger, MVT::i32, 0, 
/*56609*/       OPC_EmitInteger, MVT::i32, 0, 
/*56612*/       OPC_EmitInteger, MVT::i32, 0, 
/*56615*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56627*/       OPC_EmitInteger, MVT::i32, 0, 
/*56630*/       OPC_EmitInteger, MVT::i32, 0, 
/*56633*/       OPC_EmitInteger, MVT::i32, 0, 
/*56636*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56648*/       OPC_EmitInteger, MVT::i32, 1, 
/*56651*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56654*/       OPC_EmitInteger, MVT::i32, 0, 
/*56657*/       OPC_EmitInteger, MVT::i32, 0, 
/*56660*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56687*/     /*Scope*/ 19, /*->56707*/
/*56688*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56691*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56694*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56707*/     0, /*End of Scope*/
/*56708*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->56840
/*56712*/     OPC_RecordChild0, // #0 = $src0
/*56713*/     OPC_RecordChild1, // #1 = $src1
/*56714*/     OPC_CheckType, MVT::f32,
/*56716*/     OPC_Scope, 101, /*->56819*/ // 2 children in Scope
/*56718*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56720*/       OPC_EmitInteger, MVT::i32, 0, 
/*56723*/       OPC_EmitInteger, MVT::i32, 0, 
/*56726*/       OPC_EmitInteger, MVT::i32, 1, 
/*56729*/       OPC_EmitInteger, MVT::i32, 0, 
/*56732*/       OPC_EmitInteger, MVT::i32, 0, 
/*56735*/       OPC_EmitInteger, MVT::i32, 0, 
/*56738*/       OPC_EmitInteger, MVT::i32, 0, 
/*56741*/       OPC_EmitInteger, MVT::i32, 0, 
/*56744*/       OPC_EmitInteger, MVT::i32, 0, 
/*56747*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56759*/       OPC_EmitInteger, MVT::i32, 0, 
/*56762*/       OPC_EmitInteger, MVT::i32, 0, 
/*56765*/       OPC_EmitInteger, MVT::i32, 0, 
/*56768*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56780*/       OPC_EmitInteger, MVT::i32, 1, 
/*56783*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56786*/       OPC_EmitInteger, MVT::i32, 0, 
/*56789*/       OPC_EmitInteger, MVT::i32, 0, 
/*56792*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56819*/     /*Scope*/ 19, /*->56839*/
/*56820*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56823*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56826*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56839*/     0, /*End of Scope*/
/*56840*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMAXNUM),// ->56995
/*56844*/     OPC_RecordChild0, // #0 = $src0
/*56845*/     OPC_RecordChild1, // #1 = $src1
/*56846*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56973
/*56849*/       OPC_Scope, 101, /*->56952*/ // 2 children in Scope
/*56851*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56853*/         OPC_EmitInteger, MVT::i32, 0, 
/*56856*/         OPC_EmitInteger, MVT::i32, 0, 
/*56859*/         OPC_EmitInteger, MVT::i32, 1, 
/*56862*/         OPC_EmitInteger, MVT::i32, 0, 
/*56865*/         OPC_EmitInteger, MVT::i32, 0, 
/*56868*/         OPC_EmitInteger, MVT::i32, 0, 
/*56871*/         OPC_EmitInteger, MVT::i32, 0, 
/*56874*/         OPC_EmitInteger, MVT::i32, 0, 
/*56877*/         OPC_EmitInteger, MVT::i32, 0, 
/*56880*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56892*/         OPC_EmitInteger, MVT::i32, 0, 
/*56895*/         OPC_EmitInteger, MVT::i32, 0, 
/*56898*/         OPC_EmitInteger, MVT::i32, 0, 
/*56901*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56913*/         OPC_EmitInteger, MVT::i32, 1, 
/*56916*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56919*/         OPC_EmitInteger, MVT::i32, 0, 
/*56922*/         OPC_EmitInteger, MVT::i32, 0, 
/*56925*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56952*/       /*Scope*/ 19, /*->56972*/
/*56953*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56956*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56959*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56972*/       0, /*End of Scope*/
/*56973*/     /*SwitchType*/ 19, MVT::f64,// ->56994
/*56975*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56978*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56981*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56994*/     0, // EndSwitchType
/*56995*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMINNUM),// ->57150
/*56999*/     OPC_RecordChild0, // #0 = $src0
/*57000*/     OPC_RecordChild1, // #1 = $src1
/*57001*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->57128
/*57004*/       OPC_Scope, 101, /*->57107*/ // 2 children in Scope
/*57006*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57008*/         OPC_EmitInteger, MVT::i32, 0, 
/*57011*/         OPC_EmitInteger, MVT::i32, 0, 
/*57014*/         OPC_EmitInteger, MVT::i32, 1, 
/*57017*/         OPC_EmitInteger, MVT::i32, 0, 
/*57020*/         OPC_EmitInteger, MVT::i32, 0, 
/*57023*/         OPC_EmitInteger, MVT::i32, 0, 
/*57026*/         OPC_EmitInteger, MVT::i32, 0, 
/*57029*/         OPC_EmitInteger, MVT::i32, 0, 
/*57032*/         OPC_EmitInteger, MVT::i32, 0, 
/*57035*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57047*/         OPC_EmitInteger, MVT::i32, 0, 
/*57050*/         OPC_EmitInteger, MVT::i32, 0, 
/*57053*/         OPC_EmitInteger, MVT::i32, 0, 
/*57056*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57068*/         OPC_EmitInteger, MVT::i32, 1, 
/*57071*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57074*/         OPC_EmitInteger, MVT::i32, 0, 
/*57077*/         OPC_EmitInteger, MVT::i32, 0, 
/*57080*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*57107*/       /*Scope*/ 19, /*->57127*/
/*57108*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*57111*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*57114*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*57127*/       0, /*End of Scope*/
/*57128*/     /*SwitchType*/ 19, MVT::f64,// ->57149
/*57130*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*57133*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*57136*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*57149*/     0, // EndSwitchType
/*57150*/   /*SwitchOpcode*/ 88, TARGET_VAL(AMDGPUISD::FRACT),// ->57241
/*57153*/     OPC_RecordChild0, // #0 = $src0
/*57154*/     OPC_CheckType, MVT::f32,
/*57156*/     OPC_Scope, 67, /*->57225*/ // 2 children in Scope
/*57158*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57160*/       OPC_EmitInteger, MVT::i32, 1, 
/*57163*/       OPC_EmitInteger, MVT::i32, 0, 
/*57166*/       OPC_EmitInteger, MVT::i32, 0, 
/*57169*/       OPC_EmitInteger, MVT::i32, 0, 
/*57172*/       OPC_EmitInteger, MVT::i32, 0, 
/*57175*/       OPC_EmitInteger, MVT::i32, 0, 
/*57178*/       OPC_EmitInteger, MVT::i32, 0, 
/*57181*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57193*/       OPC_EmitInteger, MVT::i32, 1, 
/*57196*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57199*/       OPC_EmitInteger, MVT::i32, 0, 
/*57202*/       OPC_EmitInteger, MVT::i32, 0, 
/*57205*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*57225*/     /*Scope*/ 14, /*->57240*/
/*57226*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57229*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57240*/     0, /*End of Scope*/
/*57241*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FTRUNC),// ->57350
/*57244*/     OPC_RecordChild0, // #0 = $src0
/*57245*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->57333
/*57248*/       OPC_Scope, 67, /*->57317*/ // 2 children in Scope
/*57250*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57252*/         OPC_EmitInteger, MVT::i32, 1, 
/*57255*/         OPC_EmitInteger, MVT::i32, 0, 
/*57258*/         OPC_EmitInteger, MVT::i32, 0, 
/*57261*/         OPC_EmitInteger, MVT::i32, 0, 
/*57264*/         OPC_EmitInteger, MVT::i32, 0, 
/*57267*/         OPC_EmitInteger, MVT::i32, 0, 
/*57270*/         OPC_EmitInteger, MVT::i32, 0, 
/*57273*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57285*/         OPC_EmitInteger, MVT::i32, 1, 
/*57288*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57291*/         OPC_EmitInteger, MVT::i32, 0, 
/*57294*/         OPC_EmitInteger, MVT::i32, 0, 
/*57297*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*57317*/       /*Scope*/ 14, /*->57332*/
/*57318*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57321*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57332*/       0, /*End of Scope*/
/*57333*/     /*SwitchType*/ 14, MVT::f64,// ->57349
/*57335*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57338*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57349*/     0, // EndSwitchType
/*57350*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FCEIL),// ->57459
/*57353*/     OPC_RecordChild0, // #0 = $src0
/*57354*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->57442
/*57357*/       OPC_Scope, 67, /*->57426*/ // 2 children in Scope
/*57359*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57361*/         OPC_EmitInteger, MVT::i32, 1, 
/*57364*/         OPC_EmitInteger, MVT::i32, 0, 
/*57367*/         OPC_EmitInteger, MVT::i32, 0, 
/*57370*/         OPC_EmitInteger, MVT::i32, 0, 
/*57373*/         OPC_EmitInteger, MVT::i32, 0, 
/*57376*/         OPC_EmitInteger, MVT::i32, 0, 
/*57379*/         OPC_EmitInteger, MVT::i32, 0, 
/*57382*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57394*/         OPC_EmitInteger, MVT::i32, 1, 
/*57397*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57400*/         OPC_EmitInteger, MVT::i32, 0, 
/*57403*/         OPC_EmitInteger, MVT::i32, 0, 
/*57406*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*57426*/       /*Scope*/ 14, /*->57441*/
/*57427*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57430*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57441*/       0, /*End of Scope*/
/*57442*/     /*SwitchType*/ 14, MVT::f64,// ->57458
/*57444*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57447*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57458*/     0, // EndSwitchType
/*57459*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FRINT),// ->57568
/*57462*/     OPC_RecordChild0, // #0 = $src0
/*57463*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->57551
/*57466*/       OPC_Scope, 67, /*->57535*/ // 2 children in Scope
/*57468*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57470*/         OPC_EmitInteger, MVT::i32, 1, 
/*57473*/         OPC_EmitInteger, MVT::i32, 0, 
/*57476*/         OPC_EmitInteger, MVT::i32, 0, 
/*57479*/         OPC_EmitInteger, MVT::i32, 0, 
/*57482*/         OPC_EmitInteger, MVT::i32, 0, 
/*57485*/         OPC_EmitInteger, MVT::i32, 0, 
/*57488*/         OPC_EmitInteger, MVT::i32, 0, 
/*57491*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57503*/         OPC_EmitInteger, MVT::i32, 1, 
/*57506*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57509*/         OPC_EmitInteger, MVT::i32, 0, 
/*57512*/         OPC_EmitInteger, MVT::i32, 0, 
/*57515*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*57535*/       /*Scope*/ 14, /*->57550*/
/*57536*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57539*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57550*/       0, /*End of Scope*/
/*57551*/     /*SwitchType*/ 14, MVT::f64,// ->57567
/*57553*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57556*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57567*/     0, // EndSwitchType
/*57568*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->57919
/*57572*/     OPC_RecordChild0, // #0 = $src0_X
/*57573*/     OPC_RecordChild1, // #1 = $src1_X
/*57574*/     OPC_RecordChild2, // #2 = $src0_Y
/*57575*/     OPC_RecordChild3, // #3 = $src1_Y
/*57576*/     OPC_RecordChild4, // #4 = $src0_Z
/*57577*/     OPC_RecordChild5, // #5 = $src1_Z
/*57578*/     OPC_RecordChild6, // #6 = $src0_W
/*57579*/     OPC_RecordChild7, // #7 = $src1_W
/*57580*/     OPC_CheckType, MVT::f32,
/*57582*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57584*/     OPC_EmitInteger, MVT::i32, 0, 
/*57587*/     OPC_EmitInteger, MVT::i32, 0, 
/*57590*/     OPC_EmitInteger, MVT::i32, 1, 
/*57593*/     OPC_EmitInteger, MVT::i32, 0, 
/*57596*/     OPC_EmitInteger, MVT::i32, 0, 
/*57599*/     OPC_EmitInteger, MVT::i32, 0, 
/*57602*/     OPC_EmitInteger, MVT::i32, 0, 
/*57605*/     OPC_EmitInteger, MVT::i32, 0, 
/*57608*/     OPC_EmitInteger, MVT::i32, 0, 
/*57611*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57623*/     OPC_EmitInteger, MVT::i32, 0, 
/*57626*/     OPC_EmitInteger, MVT::i32, 0, 
/*57629*/     OPC_EmitInteger, MVT::i32, 0, 
/*57632*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57644*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57647*/     OPC_EmitInteger, MVT::i32, 0, 
/*57650*/     OPC_EmitInteger, MVT::i32, 0, 
/*57653*/     OPC_EmitInteger, MVT::i32, 1, 
/*57656*/     OPC_EmitInteger, MVT::i32, 0, 
/*57659*/     OPC_EmitInteger, MVT::i32, 0, 
/*57662*/     OPC_EmitInteger, MVT::i32, 0, 
/*57665*/     OPC_EmitInteger, MVT::i32, 0, 
/*57668*/     OPC_EmitInteger, MVT::i32, 0, 
/*57671*/     OPC_EmitInteger, MVT::i32, 0, 
/*57674*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57686*/     OPC_EmitInteger, MVT::i32, 0, 
/*57689*/     OPC_EmitInteger, MVT::i32, 0, 
/*57692*/     OPC_EmitInteger, MVT::i32, 0, 
/*57695*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57707*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57710*/     OPC_EmitInteger, MVT::i32, 0, 
/*57713*/     OPC_EmitInteger, MVT::i32, 0, 
/*57716*/     OPC_EmitInteger, MVT::i32, 1, 
/*57719*/     OPC_EmitInteger, MVT::i32, 0, 
/*57722*/     OPC_EmitInteger, MVT::i32, 0, 
/*57725*/     OPC_EmitInteger, MVT::i32, 0, 
/*57728*/     OPC_EmitInteger, MVT::i32, 0, 
/*57731*/     OPC_EmitInteger, MVT::i32, 0, 
/*57734*/     OPC_EmitInteger, MVT::i32, 0, 
/*57737*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57749*/     OPC_EmitInteger, MVT::i32, 0, 
/*57752*/     OPC_EmitInteger, MVT::i32, 0, 
/*57755*/     OPC_EmitInteger, MVT::i32, 0, 
/*57758*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57770*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57773*/     OPC_EmitInteger, MVT::i32, 0, 
/*57776*/     OPC_EmitInteger, MVT::i32, 0, 
/*57779*/     OPC_EmitInteger, MVT::i32, 1, 
/*57782*/     OPC_EmitInteger, MVT::i32, 0, 
/*57785*/     OPC_EmitInteger, MVT::i32, 0, 
/*57788*/     OPC_EmitInteger, MVT::i32, 0, 
/*57791*/     OPC_EmitInteger, MVT::i32, 0, 
/*57794*/     OPC_EmitInteger, MVT::i32, 0, 
/*57797*/     OPC_EmitInteger, MVT::i32, 0, 
/*57800*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57812*/     OPC_EmitInteger, MVT::i32, 0, 
/*57815*/     OPC_EmitInteger, MVT::i32, 0, 
/*57818*/     OPC_EmitInteger, MVT::i32, 0, 
/*57821*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57833*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57836*/     OPC_EmitInteger, MVT::i32, 0, 
/*57839*/     OPC_EmitInteger, MVT::i32, 0, 
/*57842*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*57919*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FEXP2),// ->58147
/*57923*/     OPC_RecordChild0, // #0 = $src0
/*57924*/     OPC_CheckType, MVT::f32,
/*57926*/     OPC_Scope, 67, /*->57995*/ // 4 children in Scope
/*57928*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57930*/       OPC_EmitInteger, MVT::i32, 1, 
/*57933*/       OPC_EmitInteger, MVT::i32, 0, 
/*57936*/       OPC_EmitInteger, MVT::i32, 0, 
/*57939*/       OPC_EmitInteger, MVT::i32, 0, 
/*57942*/       OPC_EmitInteger, MVT::i32, 0, 
/*57945*/       OPC_EmitInteger, MVT::i32, 0, 
/*57948*/       OPC_EmitInteger, MVT::i32, 0, 
/*57951*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57963*/       OPC_EmitInteger, MVT::i32, 1, 
/*57966*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57969*/       OPC_EmitInteger, MVT::i32, 0, 
/*57972*/       OPC_EmitInteger, MVT::i32, 0, 
/*57975*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57995*/     /*Scope*/ 67, /*->58063*/
/*57996*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57998*/       OPC_EmitInteger, MVT::i32, 1, 
/*58001*/       OPC_EmitInteger, MVT::i32, 0, 
/*58004*/       OPC_EmitInteger, MVT::i32, 0, 
/*58007*/       OPC_EmitInteger, MVT::i32, 0, 
/*58010*/       OPC_EmitInteger, MVT::i32, 0, 
/*58013*/       OPC_EmitInteger, MVT::i32, 0, 
/*58016*/       OPC_EmitInteger, MVT::i32, 0, 
/*58019*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58031*/       OPC_EmitInteger, MVT::i32, 1, 
/*58034*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58037*/       OPC_EmitInteger, MVT::i32, 0, 
/*58040*/       OPC_EmitInteger, MVT::i32, 0, 
/*58043*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58063*/     /*Scope*/ 67, /*->58131*/
/*58064*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58066*/       OPC_EmitInteger, MVT::i32, 1, 
/*58069*/       OPC_EmitInteger, MVT::i32, 0, 
/*58072*/       OPC_EmitInteger, MVT::i32, 0, 
/*58075*/       OPC_EmitInteger, MVT::i32, 0, 
/*58078*/       OPC_EmitInteger, MVT::i32, 0, 
/*58081*/       OPC_EmitInteger, MVT::i32, 0, 
/*58084*/       OPC_EmitInteger, MVT::i32, 0, 
/*58087*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58099*/       OPC_EmitInteger, MVT::i32, 1, 
/*58102*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58105*/       OPC_EmitInteger, MVT::i32, 0, 
/*58108*/       OPC_EmitInteger, MVT::i32, 0, 
/*58111*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58131*/     /*Scope*/ 14, /*->58146*/
/*58132*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58135*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58146*/     0, /*End of Scope*/
/*58147*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FLOG2),// ->58375
/*58151*/     OPC_RecordChild0, // #0 = $src0
/*58152*/     OPC_CheckType, MVT::f32,
/*58154*/     OPC_Scope, 67, /*->58223*/ // 4 children in Scope
/*58156*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58158*/       OPC_EmitInteger, MVT::i32, 1, 
/*58161*/       OPC_EmitInteger, MVT::i32, 0, 
/*58164*/       OPC_EmitInteger, MVT::i32, 0, 
/*58167*/       OPC_EmitInteger, MVT::i32, 0, 
/*58170*/       OPC_EmitInteger, MVT::i32, 0, 
/*58173*/       OPC_EmitInteger, MVT::i32, 0, 
/*58176*/       OPC_EmitInteger, MVT::i32, 0, 
/*58179*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58191*/       OPC_EmitInteger, MVT::i32, 1, 
/*58194*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58197*/       OPC_EmitInteger, MVT::i32, 0, 
/*58200*/       OPC_EmitInteger, MVT::i32, 0, 
/*58203*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*58223*/     /*Scope*/ 67, /*->58291*/
/*58224*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58226*/       OPC_EmitInteger, MVT::i32, 1, 
/*58229*/       OPC_EmitInteger, MVT::i32, 0, 
/*58232*/       OPC_EmitInteger, MVT::i32, 0, 
/*58235*/       OPC_EmitInteger, MVT::i32, 0, 
/*58238*/       OPC_EmitInteger, MVT::i32, 0, 
/*58241*/       OPC_EmitInteger, MVT::i32, 0, 
/*58244*/       OPC_EmitInteger, MVT::i32, 0, 
/*58247*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58259*/       OPC_EmitInteger, MVT::i32, 1, 
/*58262*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58265*/       OPC_EmitInteger, MVT::i32, 0, 
/*58268*/       OPC_EmitInteger, MVT::i32, 0, 
/*58271*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58291*/     /*Scope*/ 67, /*->58359*/
/*58292*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58294*/       OPC_EmitInteger, MVT::i32, 1, 
/*58297*/       OPC_EmitInteger, MVT::i32, 0, 
/*58300*/       OPC_EmitInteger, MVT::i32, 0, 
/*58303*/       OPC_EmitInteger, MVT::i32, 0, 
/*58306*/       OPC_EmitInteger, MVT::i32, 0, 
/*58309*/       OPC_EmitInteger, MVT::i32, 0, 
/*58312*/       OPC_EmitInteger, MVT::i32, 0, 
/*58315*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58327*/       OPC_EmitInteger, MVT::i32, 1, 
/*58330*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58333*/       OPC_EmitInteger, MVT::i32, 0, 
/*58336*/       OPC_EmitInteger, MVT::i32, 0, 
/*58339*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58359*/     /*Scope*/ 14, /*->58374*/
/*58360*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58363*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58374*/     0, /*End of Scope*/
/*58375*/   /*SwitchOpcode*/ 115|128,1/*243*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->58622
/*58379*/     OPC_RecordChild0, // #0 = $src0
/*58380*/     OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->58605
/*58384*/       OPC_Scope, 67, /*->58453*/ // 4 children in Scope
/*58386*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58388*/         OPC_EmitInteger, MVT::i32, 1, 
/*58391*/         OPC_EmitInteger, MVT::i32, 0, 
/*58394*/         OPC_EmitInteger, MVT::i32, 0, 
/*58397*/         OPC_EmitInteger, MVT::i32, 0, 
/*58400*/         OPC_EmitInteger, MVT::i32, 0, 
/*58403*/         OPC_EmitInteger, MVT::i32, 0, 
/*58406*/         OPC_EmitInteger, MVT::i32, 0, 
/*58409*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58421*/         OPC_EmitInteger, MVT::i32, 1, 
/*58424*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58427*/         OPC_EmitInteger, MVT::i32, 0, 
/*58430*/         OPC_EmitInteger, MVT::i32, 0, 
/*58433*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*58453*/       /*Scope*/ 67, /*->58521*/
/*58454*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58456*/         OPC_EmitInteger, MVT::i32, 1, 
/*58459*/         OPC_EmitInteger, MVT::i32, 0, 
/*58462*/         OPC_EmitInteger, MVT::i32, 0, 
/*58465*/         OPC_EmitInteger, MVT::i32, 0, 
/*58468*/         OPC_EmitInteger, MVT::i32, 0, 
/*58471*/         OPC_EmitInteger, MVT::i32, 0, 
/*58474*/         OPC_EmitInteger, MVT::i32, 0, 
/*58477*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58489*/         OPC_EmitInteger, MVT::i32, 1, 
/*58492*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58495*/         OPC_EmitInteger, MVT::i32, 0, 
/*58498*/         OPC_EmitInteger, MVT::i32, 0, 
/*58501*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*58521*/       /*Scope*/ 67, /*->58589*/
/*58522*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58524*/         OPC_EmitInteger, MVT::i32, 1, 
/*58527*/         OPC_EmitInteger, MVT::i32, 0, 
/*58530*/         OPC_EmitInteger, MVT::i32, 0, 
/*58533*/         OPC_EmitInteger, MVT::i32, 0, 
/*58536*/         OPC_EmitInteger, MVT::i32, 0, 
/*58539*/         OPC_EmitInteger, MVT::i32, 0, 
/*58542*/         OPC_EmitInteger, MVT::i32, 0, 
/*58545*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58557*/         OPC_EmitInteger, MVT::i32, 1, 
/*58560*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58563*/         OPC_EmitInteger, MVT::i32, 0, 
/*58566*/         OPC_EmitInteger, MVT::i32, 0, 
/*58569*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*58589*/       /*Scope*/ 14, /*->58604*/
/*58590*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58593*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamped:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58604*/       0, /*End of Scope*/
/*58605*/     /*SwitchType*/ 14, MVT::f64,// ->58621
/*58607*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58610*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamped:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58621*/     0, // EndSwitchType
/*58622*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->58850
/*58626*/     OPC_RecordChild0, // #0 = $src0
/*58627*/     OPC_CheckType, MVT::f32,
/*58629*/     OPC_Scope, 67, /*->58698*/ // 4 children in Scope
/*58631*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58633*/       OPC_EmitInteger, MVT::i32, 1, 
/*58636*/       OPC_EmitInteger, MVT::i32, 0, 
/*58639*/       OPC_EmitInteger, MVT::i32, 0, 
/*58642*/       OPC_EmitInteger, MVT::i32, 0, 
/*58645*/       OPC_EmitInteger, MVT::i32, 0, 
/*58648*/       OPC_EmitInteger, MVT::i32, 0, 
/*58651*/       OPC_EmitInteger, MVT::i32, 0, 
/*58654*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58666*/       OPC_EmitInteger, MVT::i32, 1, 
/*58669*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58672*/       OPC_EmitInteger, MVT::i32, 0, 
/*58675*/       OPC_EmitInteger, MVT::i32, 0, 
/*58678*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*58698*/     /*Scope*/ 67, /*->58766*/
/*58699*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58701*/       OPC_EmitInteger, MVT::i32, 1, 
/*58704*/       OPC_EmitInteger, MVT::i32, 0, 
/*58707*/       OPC_EmitInteger, MVT::i32, 0, 
/*58710*/       OPC_EmitInteger, MVT::i32, 0, 
/*58713*/       OPC_EmitInteger, MVT::i32, 0, 
/*58716*/       OPC_EmitInteger, MVT::i32, 0, 
/*58719*/       OPC_EmitInteger, MVT::i32, 0, 
/*58722*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58734*/       OPC_EmitInteger, MVT::i32, 1, 
/*58737*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58740*/       OPC_EmitInteger, MVT::i32, 0, 
/*58743*/       OPC_EmitInteger, MVT::i32, 0, 
/*58746*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58766*/     /*Scope*/ 67, /*->58834*/
/*58767*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58769*/       OPC_EmitInteger, MVT::i32, 1, 
/*58772*/       OPC_EmitInteger, MVT::i32, 0, 
/*58775*/       OPC_EmitInteger, MVT::i32, 0, 
/*58778*/       OPC_EmitInteger, MVT::i32, 0, 
/*58781*/       OPC_EmitInteger, MVT::i32, 0, 
/*58784*/       OPC_EmitInteger, MVT::i32, 0, 
/*58787*/       OPC_EmitInteger, MVT::i32, 0, 
/*58790*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58802*/       OPC_EmitInteger, MVT::i32, 1, 
/*58805*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58808*/       OPC_EmitInteger, MVT::i32, 0, 
/*58811*/       OPC_EmitInteger, MVT::i32, 0, 
/*58814*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58834*/     /*Scope*/ 14, /*->58849*/
/*58835*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58838*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58849*/     0, /*End of Scope*/
/*58850*/   /*SwitchOpcode*/ 107|128,1/*235*/, TARGET_VAL(ISD::SINT_TO_FP),// ->59089
/*58854*/     OPC_RecordChild0, // #0 = $src0
/*58855*/     OPC_Scope, 36|128,1/*164*/, /*->59022*/ // 2 children in Scope
/*58858*/       OPC_CheckChild0Type, MVT::i32,
/*58860*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->59011
/*58864*/         OPC_Scope, 67, /*->58933*/ // 3 children in Scope
/*58866*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58868*/           OPC_EmitInteger, MVT::i32, 1, 
/*58871*/           OPC_EmitInteger, MVT::i32, 0, 
/*58874*/           OPC_EmitInteger, MVT::i32, 0, 
/*58877*/           OPC_EmitInteger, MVT::i32, 0, 
/*58880*/           OPC_EmitInteger, MVT::i32, 0, 
/*58883*/           OPC_EmitInteger, MVT::i32, 0, 
/*58886*/           OPC_EmitInteger, MVT::i32, 0, 
/*58889*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58901*/           OPC_EmitInteger, MVT::i32, 1, 
/*58904*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58907*/           OPC_EmitInteger, MVT::i32, 0, 
/*58910*/           OPC_EmitInteger, MVT::i32, 0, 
/*58913*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58933*/         /*Scope*/ 67, /*->59001*/
/*58934*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58936*/           OPC_EmitInteger, MVT::i32, 1, 
/*58939*/           OPC_EmitInteger, MVT::i32, 0, 
/*58942*/           OPC_EmitInteger, MVT::i32, 0, 
/*58945*/           OPC_EmitInteger, MVT::i32, 0, 
/*58948*/           OPC_EmitInteger, MVT::i32, 0, 
/*58951*/           OPC_EmitInteger, MVT::i32, 0, 
/*58954*/           OPC_EmitInteger, MVT::i32, 0, 
/*58957*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58969*/           OPC_EmitInteger, MVT::i32, 1, 
/*58972*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58975*/           OPC_EmitInteger, MVT::i32, 0, 
/*58978*/           OPC_EmitInteger, MVT::i32, 0, 
/*58981*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*59001*/         /*Scope*/ 8, /*->59010*/
/*59002*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*59010*/         0, /*End of Scope*/
/*59011*/       /*SwitchType*/ 8, MVT::f64,// ->59021
/*59013*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*59021*/       0, // EndSwitchType
/*59022*/     /*Scope*/ 65, /*->59088*/
/*59023*/       OPC_CheckChild0Type, MVT::i1,
/*59025*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->59050
/*59028*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59030*/         OPC_EmitInteger, MVT::i32, 0, 
/*59033*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*59040*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*59050*/       /*SwitchType*/ 35, MVT::f64,// ->59087
/*59052*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59054*/         OPC_EmitInteger, MVT::i32, 0, 
/*59057*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59069*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*59079*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*59087*/       0, // EndSwitchType
/*59088*/     0, /*End of Scope*/
/*59089*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::UINT_TO_FP),// ->59319
/*59093*/     OPC_RecordChild0, // #0 = $src0
/*59094*/     OPC_Scope, 36|128,1/*164*/, /*->59261*/ // 2 children in Scope
/*59097*/       OPC_CheckChild0Type, MVT::i32,
/*59099*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->59250
/*59103*/         OPC_Scope, 67, /*->59172*/ // 3 children in Scope
/*59105*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59107*/           OPC_EmitInteger, MVT::i32, 1, 
/*59110*/           OPC_EmitInteger, MVT::i32, 0, 
/*59113*/           OPC_EmitInteger, MVT::i32, 0, 
/*59116*/           OPC_EmitInteger, MVT::i32, 0, 
/*59119*/           OPC_EmitInteger, MVT::i32, 0, 
/*59122*/           OPC_EmitInteger, MVT::i32, 0, 
/*59125*/           OPC_EmitInteger, MVT::i32, 0, 
/*59128*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59140*/           OPC_EmitInteger, MVT::i32, 1, 
/*59143*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59146*/           OPC_EmitInteger, MVT::i32, 0, 
/*59149*/           OPC_EmitInteger, MVT::i32, 0, 
/*59152*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*59172*/         /*Scope*/ 67, /*->59240*/
/*59173*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59175*/           OPC_EmitInteger, MVT::i32, 1, 
/*59178*/           OPC_EmitInteger, MVT::i32, 0, 
/*59181*/           OPC_EmitInteger, MVT::i32, 0, 
/*59184*/           OPC_EmitInteger, MVT::i32, 0, 
/*59187*/           OPC_EmitInteger, MVT::i32, 0, 
/*59190*/           OPC_EmitInteger, MVT::i32, 0, 
/*59193*/           OPC_EmitInteger, MVT::i32, 0, 
/*59196*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59208*/           OPC_EmitInteger, MVT::i32, 1, 
/*59211*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59214*/           OPC_EmitInteger, MVT::i32, 0, 
/*59217*/           OPC_EmitInteger, MVT::i32, 0, 
/*59220*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*59240*/         /*Scope*/ 8, /*->59249*/
/*59241*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*59249*/         0, /*End of Scope*/
/*59250*/       /*SwitchType*/ 8, MVT::f64,// ->59260
/*59252*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*59260*/       0, // EndSwitchType
/*59261*/     /*Scope*/ 56, /*->59318*/
/*59262*/       OPC_CheckChild0Type, MVT::i1,
/*59264*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->59289
/*59267*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59269*/         OPC_EmitInteger, MVT::i32, 0, 
/*59272*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*59279*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*59289*/       /*SwitchType*/ 26, MVT::f64,// ->59317
/*59291*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59293*/         OPC_EmitInteger, MVT::i32, 0, 
/*59296*/         OPC_EmitInteger, MVT::i32, 1, 
/*59299*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*59309*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*59317*/       0, // EndSwitchType
/*59318*/     0, /*End of Scope*/
/*59319*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->59621
/*59323*/     OPC_RecordChild0, // #0 = $src0
/*59324*/     OPC_CheckType, MVT::f32,
/*59326*/     OPC_Scope, 20|128,2/*276*/, /*->59605*/ // 2 children in Scope
/*59329*/       OPC_CheckChild0Type, MVT::f32,
/*59331*/       OPC_Scope, 67, /*->59400*/ // 4 children in Scope
/*59333*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59335*/         OPC_EmitInteger, MVT::i32, 1, 
/*59338*/         OPC_EmitInteger, MVT::i32, 0, 
/*59341*/         OPC_EmitInteger, MVT::i32, 0, 
/*59344*/         OPC_EmitInteger, MVT::i32, 0, 
/*59347*/         OPC_EmitInteger, MVT::i32, 0, 
/*59350*/         OPC_EmitInteger, MVT::i32, 0, 
/*59353*/         OPC_EmitInteger, MVT::i32, 0, 
/*59356*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59368*/         OPC_EmitInteger, MVT::i32, 1, 
/*59371*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59374*/         OPC_EmitInteger, MVT::i32, 0, 
/*59377*/         OPC_EmitInteger, MVT::i32, 0, 
/*59380*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*59400*/       /*Scope*/ 67, /*->59468*/
/*59401*/         OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*59403*/         OPC_EmitInteger, MVT::i32, 1, 
/*59406*/         OPC_EmitInteger, MVT::i32, 0, 
/*59409*/         OPC_EmitInteger, MVT::i32, 0, 
/*59412*/         OPC_EmitInteger, MVT::i32, 0, 
/*59415*/         OPC_EmitInteger, MVT::i32, 0, 
/*59418*/         OPC_EmitInteger, MVT::i32, 0, 
/*59421*/         OPC_EmitInteger, MVT::i32, 0, 
/*59424*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59436*/         OPC_EmitInteger, MVT::i32, 1, 
/*59439*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59442*/         OPC_EmitInteger, MVT::i32, 0, 
/*59445*/         OPC_EmitInteger, MVT::i32, 0, 
/*59448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*59468*/       /*Scope*/ 67, /*->59536*/
/*59469*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59471*/         OPC_EmitInteger, MVT::i32, 1, 
/*59474*/         OPC_EmitInteger, MVT::i32, 0, 
/*59477*/         OPC_EmitInteger, MVT::i32, 0, 
/*59480*/         OPC_EmitInteger, MVT::i32, 0, 
/*59483*/         OPC_EmitInteger, MVT::i32, 0, 
/*59486*/         OPC_EmitInteger, MVT::i32, 0, 
/*59489*/         OPC_EmitInteger, MVT::i32, 0, 
/*59492*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59504*/         OPC_EmitInteger, MVT::i32, 1, 
/*59507*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59510*/         OPC_EmitInteger, MVT::i32, 0, 
/*59513*/         OPC_EmitInteger, MVT::i32, 0, 
/*59516*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*59536*/       /*Scope*/ 67, /*->59604*/
/*59537*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*59539*/         OPC_EmitInteger, MVT::i32, 1, 
/*59542*/         OPC_EmitInteger, MVT::i32, 0, 
/*59545*/         OPC_EmitInteger, MVT::i32, 0, 
/*59548*/         OPC_EmitInteger, MVT::i32, 0, 
/*59551*/         OPC_EmitInteger, MVT::i32, 0, 
/*59554*/         OPC_EmitInteger, MVT::i32, 0, 
/*59557*/         OPC_EmitInteger, MVT::i32, 0, 
/*59560*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59572*/         OPC_EmitInteger, MVT::i32, 1, 
/*59575*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59578*/         OPC_EmitInteger, MVT::i32, 0, 
/*59581*/         OPC_EmitInteger, MVT::i32, 0, 
/*59584*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*59604*/       0, /*End of Scope*/
/*59605*/     /*Scope*/ 14, /*->59620*/
/*59606*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59609*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59620*/     0, /*End of Scope*/
/*59621*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->59923
/*59625*/     OPC_RecordChild0, // #0 = $src0
/*59626*/     OPC_CheckType, MVT::f32,
/*59628*/     OPC_Scope, 20|128,2/*276*/, /*->59907*/ // 2 children in Scope
/*59631*/       OPC_CheckChild0Type, MVT::f32,
/*59633*/       OPC_Scope, 67, /*->59702*/ // 4 children in Scope
/*59635*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59637*/         OPC_EmitInteger, MVT::i32, 1, 
/*59640*/         OPC_EmitInteger, MVT::i32, 0, 
/*59643*/         OPC_EmitInteger, MVT::i32, 0, 
/*59646*/         OPC_EmitInteger, MVT::i32, 0, 
/*59649*/         OPC_EmitInteger, MVT::i32, 0, 
/*59652*/         OPC_EmitInteger, MVT::i32, 0, 
/*59655*/         OPC_EmitInteger, MVT::i32, 0, 
/*59658*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59670*/         OPC_EmitInteger, MVT::i32, 1, 
/*59673*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59676*/         OPC_EmitInteger, MVT::i32, 0, 
/*59679*/         OPC_EmitInteger, MVT::i32, 0, 
/*59682*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*59702*/       /*Scope*/ 67, /*->59770*/
/*59703*/         OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*59705*/         OPC_EmitInteger, MVT::i32, 1, 
/*59708*/         OPC_EmitInteger, MVT::i32, 0, 
/*59711*/         OPC_EmitInteger, MVT::i32, 0, 
/*59714*/         OPC_EmitInteger, MVT::i32, 0, 
/*59717*/         OPC_EmitInteger, MVT::i32, 0, 
/*59720*/         OPC_EmitInteger, MVT::i32, 0, 
/*59723*/         OPC_EmitInteger, MVT::i32, 0, 
/*59726*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59738*/         OPC_EmitInteger, MVT::i32, 1, 
/*59741*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59744*/         OPC_EmitInteger, MVT::i32, 0, 
/*59747*/         OPC_EmitInteger, MVT::i32, 0, 
/*59750*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*59770*/       /*Scope*/ 67, /*->59838*/
/*59771*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59773*/         OPC_EmitInteger, MVT::i32, 1, 
/*59776*/         OPC_EmitInteger, MVT::i32, 0, 
/*59779*/         OPC_EmitInteger, MVT::i32, 0, 
/*59782*/         OPC_EmitInteger, MVT::i32, 0, 
/*59785*/         OPC_EmitInteger, MVT::i32, 0, 
/*59788*/         OPC_EmitInteger, MVT::i32, 0, 
/*59791*/         OPC_EmitInteger, MVT::i32, 0, 
/*59794*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59806*/         OPC_EmitInteger, MVT::i32, 1, 
/*59809*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59812*/         OPC_EmitInteger, MVT::i32, 0, 
/*59815*/         OPC_EmitInteger, MVT::i32, 0, 
/*59818*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*59838*/       /*Scope*/ 67, /*->59906*/
/*59839*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*59841*/         OPC_EmitInteger, MVT::i32, 1, 
/*59844*/         OPC_EmitInteger, MVT::i32, 0, 
/*59847*/         OPC_EmitInteger, MVT::i32, 0, 
/*59850*/         OPC_EmitInteger, MVT::i32, 0, 
/*59853*/         OPC_EmitInteger, MVT::i32, 0, 
/*59856*/         OPC_EmitInteger, MVT::i32, 0, 
/*59859*/         OPC_EmitInteger, MVT::i32, 0, 
/*59862*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59874*/         OPC_EmitInteger, MVT::i32, 1, 
/*59877*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59880*/         OPC_EmitInteger, MVT::i32, 0, 
/*59883*/         OPC_EmitInteger, MVT::i32, 0, 
/*59886*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*59906*/       0, /*End of Scope*/
/*59907*/     /*Scope*/ 14, /*->59922*/
/*59908*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59911*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59922*/     0, /*End of Scope*/
/*59923*/   /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FMA),// ->60087
/*59927*/     OPC_RecordChild0, // #0 = $src0
/*59928*/     OPC_RecordChild1, // #1 = $src1
/*59929*/     OPC_RecordChild2, // #2 = $src2
/*59930*/     OPC_SwitchType /*2 cases */, 127, MVT::f32,// ->60060
/*59933*/       OPC_Scope, 99, /*->60034*/ // 2 children in Scope
/*59935*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59937*/         OPC_EmitInteger, MVT::i32, 0, 
/*59940*/         OPC_EmitInteger, MVT::i32, 0, 
/*59943*/         OPC_EmitInteger, MVT::i32, 0, 
/*59946*/         OPC_EmitInteger, MVT::i32, 0, 
/*59949*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59961*/         OPC_EmitInteger, MVT::i32, 0, 
/*59964*/         OPC_EmitInteger, MVT::i32, 0, 
/*59967*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59979*/         OPC_EmitInteger, MVT::i32, 0, 
/*59982*/         OPC_EmitInteger, MVT::i32, 0, 
/*59985*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59997*/         OPC_EmitInteger, MVT::i32, 1, 
/*60000*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60003*/         OPC_EmitInteger, MVT::i32, 0, 
/*60006*/         OPC_EmitInteger, MVT::i32, 0, 
/*60009*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*60034*/       /*Scope*/ 24, /*->60059*/
/*60035*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*60038*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*60041*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*60044*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*60059*/       0, /*End of Scope*/
/*60060*/     /*SwitchType*/ 24, MVT::f64,// ->60086
/*60062*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*60065*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*60068*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*60071*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*60086*/     0, // EndSwitchType
/*60087*/   /*SwitchOpcode*/ 31|128,4/*543*/, TARGET_VAL(ISD::FSQRT),// ->60634
/*60091*/     OPC_RecordChild0, // #0 = $src
/*60092*/     OPC_SwitchType /*2 cases */, 9|128,4/*521*/, MVT::f32,// ->60617
/*60096*/       OPC_Scope, 38|128,1/*166*/, /*->60265*/ // 4 children in Scope
/*60099*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*60101*/         OPC_EmitInteger, MVT::i32, 0, 
/*60104*/         OPC_EmitInteger, MVT::i32, 0, 
/*60107*/         OPC_EmitInteger, MVT::i32, 1, 
/*60110*/         OPC_EmitInteger, MVT::i32, 0, 
/*60113*/         OPC_EmitInteger, MVT::i32, 0, 
/*60116*/         OPC_EmitInteger, MVT::i32, 0, 
/*60119*/         OPC_EmitInteger, MVT::i32, 0, 
/*60122*/         OPC_EmitInteger, MVT::i32, 0, 
/*60125*/         OPC_EmitInteger, MVT::i32, 0, 
/*60128*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60140*/         OPC_EmitInteger, MVT::i32, 1, 
/*60143*/         OPC_EmitInteger, MVT::i32, 0, 
/*60146*/         OPC_EmitInteger, MVT::i32, 0, 
/*60149*/         OPC_EmitInteger, MVT::i32, 0, 
/*60152*/         OPC_EmitInteger, MVT::i32, 0, 
/*60155*/         OPC_EmitInteger, MVT::i32, 0, 
/*60158*/         OPC_EmitInteger, MVT::i32, 0, 
/*60161*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60173*/         OPC_EmitInteger, MVT::i32, 1, 
/*60176*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60179*/         OPC_EmitInteger, MVT::i32, 0, 
/*60182*/         OPC_EmitInteger, MVT::i32, 0, 
/*60185*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*60205*/         OPC_EmitInteger, MVT::i32, 0, 
/*60208*/         OPC_EmitInteger, MVT::i32, 0, 
/*60211*/         OPC_EmitInteger, MVT::i32, 0, 
/*60214*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60226*/         OPC_EmitInteger, MVT::i32, 1, 
/*60229*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60232*/         OPC_EmitInteger, MVT::i32, 0, 
/*60235*/         OPC_EmitInteger, MVT::i32, 0, 
/*60238*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*60265*/       /*Scope*/ 38|128,1/*166*/, /*->60433*/
/*60267*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*60269*/         OPC_EmitInteger, MVT::i32, 0, 
/*60272*/         OPC_EmitInteger, MVT::i32, 0, 
/*60275*/         OPC_EmitInteger, MVT::i32, 1, 
/*60278*/         OPC_EmitInteger, MVT::i32, 0, 
/*60281*/         OPC_EmitInteger, MVT::i32, 0, 
/*60284*/         OPC_EmitInteger, MVT::i32, 0, 
/*60287*/         OPC_EmitInteger, MVT::i32, 0, 
/*60290*/         OPC_EmitInteger, MVT::i32, 0, 
/*60293*/         OPC_EmitInteger, MVT::i32, 0, 
/*60296*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60308*/         OPC_EmitInteger, MVT::i32, 1, 
/*60311*/         OPC_EmitInteger, MVT::i32, 0, 
/*60314*/         OPC_EmitInteger, MVT::i32, 0, 
/*60317*/         OPC_EmitInteger, MVT::i32, 0, 
/*60320*/         OPC_EmitInteger, MVT::i32, 0, 
/*60323*/         OPC_EmitInteger, MVT::i32, 0, 
/*60326*/         OPC_EmitInteger, MVT::i32, 0, 
/*60329*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60341*/         OPC_EmitInteger, MVT::i32, 1, 
/*60344*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60347*/         OPC_EmitInteger, MVT::i32, 0, 
/*60350*/         OPC_EmitInteger, MVT::i32, 0, 
/*60353*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*60373*/         OPC_EmitInteger, MVT::i32, 0, 
/*60376*/         OPC_EmitInteger, MVT::i32, 0, 
/*60379*/         OPC_EmitInteger, MVT::i32, 0, 
/*60382*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60394*/         OPC_EmitInteger, MVT::i32, 1, 
/*60397*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60400*/         OPC_EmitInteger, MVT::i32, 0, 
/*60403*/         OPC_EmitInteger, MVT::i32, 0, 
/*60406*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*60433*/       /*Scope*/ 38|128,1/*166*/, /*->60601*/
/*60435*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*60437*/         OPC_EmitInteger, MVT::i32, 0, 
/*60440*/         OPC_EmitInteger, MVT::i32, 0, 
/*60443*/         OPC_EmitInteger, MVT::i32, 1, 
/*60446*/         OPC_EmitInteger, MVT::i32, 0, 
/*60449*/         OPC_EmitInteger, MVT::i32, 0, 
/*60452*/         OPC_EmitInteger, MVT::i32, 0, 
/*60455*/         OPC_EmitInteger, MVT::i32, 0, 
/*60458*/         OPC_EmitInteger, MVT::i32, 0, 
/*60461*/         OPC_EmitInteger, MVT::i32, 0, 
/*60464*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60476*/         OPC_EmitInteger, MVT::i32, 1, 
/*60479*/         OPC_EmitInteger, MVT::i32, 0, 
/*60482*/         OPC_EmitInteger, MVT::i32, 0, 
/*60485*/         OPC_EmitInteger, MVT::i32, 0, 
/*60488*/         OPC_EmitInteger, MVT::i32, 0, 
/*60491*/         OPC_EmitInteger, MVT::i32, 0, 
/*60494*/         OPC_EmitInteger, MVT::i32, 0, 
/*60497*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60509*/         OPC_EmitInteger, MVT::i32, 1, 
/*60512*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60515*/         OPC_EmitInteger, MVT::i32, 0, 
/*60518*/         OPC_EmitInteger, MVT::i32, 0, 
/*60521*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*60541*/         OPC_EmitInteger, MVT::i32, 0, 
/*60544*/         OPC_EmitInteger, MVT::i32, 0, 
/*60547*/         OPC_EmitInteger, MVT::i32, 0, 
/*60550*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60562*/         OPC_EmitInteger, MVT::i32, 1, 
/*60565*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60568*/         OPC_EmitInteger, MVT::i32, 0, 
/*60571*/         OPC_EmitInteger, MVT::i32, 0, 
/*60574*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*60601*/       /*Scope*/ 14, /*->60616*/
/*60602*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60605*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60616*/       0, /*End of Scope*/
/*60617*/     /*SwitchType*/ 14, MVT::f64,// ->60633
/*60619*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60622*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60633*/     0, // EndSwitchType
/*60634*/   /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FABS),// ->60755
/*60637*/     OPC_RecordChild0, // #0 = $src
/*60638*/     OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->60681
/*60641*/       OPC_Scope, 26, /*->60669*/ // 2 children in Scope
/*60643*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60645*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60652*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*60660*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*60669*/       /*Scope*/ 10, /*->60680*/
/*60670*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60672*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*60680*/       0, /*End of Scope*/
/*60681*/     /*SwitchType*/ 71, MVT::f64,// ->60754
/*60683*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60685*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*60688*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60691*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*60700*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60703*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60706*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*60715*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60722*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*60730*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*60739*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60742*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*60754*/     0, // EndSwitchType
/*60755*/   /*SwitchOpcode*/ 35|128,3/*419*/, TARGET_VAL(ISD::FCOPYSIGN),// ->61178
/*60759*/     OPC_RecordChild0, // #0 = $src0
/*60760*/     OPC_RecordChild1, // #1 = $src1
/*60761*/     OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->60912
/*60765*/       OPC_CheckChild1Type, MVT::f32,
/*60767*/       OPC_Scope, 27, /*->60796*/ // 2 children in Scope
/*60769*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60771*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60778*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*60786*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60796*/       /*Scope*/ 114, /*->60911*/
/*60797*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60799*/         OPC_EmitInteger, MVT::i32, 0, 
/*60802*/         OPC_EmitInteger, MVT::i32, 0, 
/*60805*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60812*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*60820*/         OPC_EmitInteger, MVT::i32, 0, 
/*60823*/         OPC_EmitInteger, MVT::i32, 0, 
/*60826*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60838*/         OPC_EmitInteger, MVT::i32, 0, 
/*60841*/         OPC_EmitInteger, MVT::i32, 0, 
/*60844*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60856*/         OPC_EmitInteger, MVT::i32, 0, 
/*60859*/         OPC_EmitInteger, MVT::i32, 0, 
/*60862*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60874*/         OPC_EmitInteger, MVT::i32, 1, 
/*60877*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60880*/         OPC_EmitInteger, MVT::i32, 0, 
/*60883*/         OPC_EmitInteger, MVT::i32, 0, 
/*60886*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60911*/       0, /*End of Scope*/
/*60912*/     /*SwitchType*/ 6|128,2/*262*/, MVT::f64,// ->61177
/*60915*/       OPC_CheckChild1Type, MVT::f64,
/*60917*/       OPC_Scope, 84, /*->61003*/ // 2 children in Scope
/*60919*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60921*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*60924*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60927*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60936*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60939*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60946*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*60954*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60957*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*60966*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60969*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*60978*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*60988*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60991*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*61003*/       /*Scope*/ 43|128,1/*171*/, /*->61176*/
/*61005*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61007*/         OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*61010*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61013*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61022*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61025*/         OPC_EmitInteger, MVT::i32, 0, 
/*61028*/         OPC_EmitInteger, MVT::i32, 0, 
/*61031*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*61038*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*61046*/         OPC_EmitInteger, MVT::i32, 0, 
/*61049*/         OPC_EmitInteger, MVT::i32, 0, 
/*61052*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61064*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61067*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*61076*/         OPC_EmitInteger, MVT::i32, 0, 
/*61079*/         OPC_EmitInteger, MVT::i32, 0, 
/*61082*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61094*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61097*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*61106*/         OPC_EmitInteger, MVT::i32, 0, 
/*61109*/         OPC_EmitInteger, MVT::i32, 0, 
/*61112*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61124*/         OPC_EmitInteger, MVT::i32, 1, 
/*61127*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61130*/         OPC_EmitInteger, MVT::i32, 0, 
/*61133*/         OPC_EmitInteger, MVT::i32, 0, 
/*61136*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*61161*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61164*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*61176*/       0, /*End of Scope*/
/*61177*/     0, // EndSwitchType
/*61178*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->61915
/*61182*/     OPC_RecordChild0, // #0 = $src0
/*61183*/     OPC_RecordChild1, // #1 = $src1
/*61184*/     OPC_CheckType, MVT::f32,
/*61186*/     OPC_Scope, 103|128,1/*231*/, /*->61420*/ // 4 children in Scope
/*61189*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*61191*/       OPC_EmitInteger, MVT::i32, 1, 
/*61194*/       OPC_EmitInteger, MVT::i32, 0, 
/*61197*/       OPC_EmitInteger, MVT::i32, 0, 
/*61200*/       OPC_EmitInteger, MVT::i32, 0, 
/*61203*/       OPC_EmitInteger, MVT::i32, 0, 
/*61206*/       OPC_EmitInteger, MVT::i32, 0, 
/*61209*/       OPC_EmitInteger, MVT::i32, 1, 
/*61212*/       OPC_EmitInteger, MVT::i32, 0, 
/*61215*/       OPC_EmitInteger, MVT::i32, 0, 
/*61218*/       OPC_EmitInteger, MVT::i32, 0, 
/*61221*/       OPC_EmitInteger, MVT::i32, 0, 
/*61224*/       OPC_EmitInteger, MVT::i32, 0, 
/*61227*/       OPC_EmitInteger, MVT::i32, 0, 
/*61230*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61242*/       OPC_EmitInteger, MVT::i32, 1, 
/*61245*/       OPC_EmitInteger, MVT::i32, 0, 
/*61248*/       OPC_EmitInteger, MVT::i32, 0, 
/*61251*/       OPC_EmitInteger, MVT::i32, 0, 
/*61254*/       OPC_EmitInteger, MVT::i32, 0, 
/*61257*/       OPC_EmitInteger, MVT::i32, 0, 
/*61260*/       OPC_EmitInteger, MVT::i32, 0, 
/*61263*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61275*/       OPC_EmitInteger, MVT::i32, 1, 
/*61278*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61281*/       OPC_EmitInteger, MVT::i32, 0, 
/*61284*/       OPC_EmitInteger, MVT::i32, 0, 
/*61287*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61307*/       OPC_EmitInteger, MVT::i32, 0, 
/*61310*/       OPC_EmitInteger, MVT::i32, 0, 
/*61313*/       OPC_EmitInteger, MVT::i32, 0, 
/*61316*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61328*/       OPC_EmitInteger, MVT::i32, 1, 
/*61331*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61334*/       OPC_EmitInteger, MVT::i32, 0, 
/*61337*/       OPC_EmitInteger, MVT::i32, 0, 
/*61340*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61367*/       OPC_EmitInteger, MVT::i32, 0, 
/*61370*/       OPC_EmitInteger, MVT::i32, 0, 
/*61373*/       OPC_EmitInteger, MVT::i32, 0, 
/*61376*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61388*/       OPC_EmitInteger, MVT::i32, 1, 
/*61391*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61394*/       OPC_EmitInteger, MVT::i32, 0, 
/*61397*/       OPC_EmitInteger, MVT::i32, 0, 
/*61400*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*61420*/     /*Scope*/ 103|128,1/*231*/, /*->61653*/
/*61422*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*61424*/       OPC_EmitInteger, MVT::i32, 1, 
/*61427*/       OPC_EmitInteger, MVT::i32, 0, 
/*61430*/       OPC_EmitInteger, MVT::i32, 0, 
/*61433*/       OPC_EmitInteger, MVT::i32, 0, 
/*61436*/       OPC_EmitInteger, MVT::i32, 0, 
/*61439*/       OPC_EmitInteger, MVT::i32, 0, 
/*61442*/       OPC_EmitInteger, MVT::i32, 1, 
/*61445*/       OPC_EmitInteger, MVT::i32, 0, 
/*61448*/       OPC_EmitInteger, MVT::i32, 0, 
/*61451*/       OPC_EmitInteger, MVT::i32, 0, 
/*61454*/       OPC_EmitInteger, MVT::i32, 0, 
/*61457*/       OPC_EmitInteger, MVT::i32, 0, 
/*61460*/       OPC_EmitInteger, MVT::i32, 0, 
/*61463*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61475*/       OPC_EmitInteger, MVT::i32, 1, 
/*61478*/       OPC_EmitInteger, MVT::i32, 0, 
/*61481*/       OPC_EmitInteger, MVT::i32, 0, 
/*61484*/       OPC_EmitInteger, MVT::i32, 0, 
/*61487*/       OPC_EmitInteger, MVT::i32, 0, 
/*61490*/       OPC_EmitInteger, MVT::i32, 0, 
/*61493*/       OPC_EmitInteger, MVT::i32, 0, 
/*61496*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61508*/       OPC_EmitInteger, MVT::i32, 1, 
/*61511*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61514*/       OPC_EmitInteger, MVT::i32, 0, 
/*61517*/       OPC_EmitInteger, MVT::i32, 0, 
/*61520*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61540*/       OPC_EmitInteger, MVT::i32, 0, 
/*61543*/       OPC_EmitInteger, MVT::i32, 0, 
/*61546*/       OPC_EmitInteger, MVT::i32, 0, 
/*61549*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61561*/       OPC_EmitInteger, MVT::i32, 1, 
/*61564*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61567*/       OPC_EmitInteger, MVT::i32, 0, 
/*61570*/       OPC_EmitInteger, MVT::i32, 0, 
/*61573*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61600*/       OPC_EmitInteger, MVT::i32, 0, 
/*61603*/       OPC_EmitInteger, MVT::i32, 0, 
/*61606*/       OPC_EmitInteger, MVT::i32, 0, 
/*61609*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61621*/       OPC_EmitInteger, MVT::i32, 1, 
/*61624*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61627*/       OPC_EmitInteger, MVT::i32, 0, 
/*61630*/       OPC_EmitInteger, MVT::i32, 0, 
/*61633*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*61653*/     /*Scope*/ 103|128,1/*231*/, /*->61886*/
/*61655*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*61657*/       OPC_EmitInteger, MVT::i32, 1, 
/*61660*/       OPC_EmitInteger, MVT::i32, 0, 
/*61663*/       OPC_EmitInteger, MVT::i32, 0, 
/*61666*/       OPC_EmitInteger, MVT::i32, 0, 
/*61669*/       OPC_EmitInteger, MVT::i32, 0, 
/*61672*/       OPC_EmitInteger, MVT::i32, 0, 
/*61675*/       OPC_EmitInteger, MVT::i32, 1, 
/*61678*/       OPC_EmitInteger, MVT::i32, 0, 
/*61681*/       OPC_EmitInteger, MVT::i32, 0, 
/*61684*/       OPC_EmitInteger, MVT::i32, 0, 
/*61687*/       OPC_EmitInteger, MVT::i32, 0, 
/*61690*/       OPC_EmitInteger, MVT::i32, 0, 
/*61693*/       OPC_EmitInteger, MVT::i32, 0, 
/*61696*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61708*/       OPC_EmitInteger, MVT::i32, 1, 
/*61711*/       OPC_EmitInteger, MVT::i32, 0, 
/*61714*/       OPC_EmitInteger, MVT::i32, 0, 
/*61717*/       OPC_EmitInteger, MVT::i32, 0, 
/*61720*/       OPC_EmitInteger, MVT::i32, 0, 
/*61723*/       OPC_EmitInteger, MVT::i32, 0, 
/*61726*/       OPC_EmitInteger, MVT::i32, 0, 
/*61729*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61741*/       OPC_EmitInteger, MVT::i32, 1, 
/*61744*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61747*/       OPC_EmitInteger, MVT::i32, 0, 
/*61750*/       OPC_EmitInteger, MVT::i32, 0, 
/*61753*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61773*/       OPC_EmitInteger, MVT::i32, 0, 
/*61776*/       OPC_EmitInteger, MVT::i32, 0, 
/*61779*/       OPC_EmitInteger, MVT::i32, 0, 
/*61782*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61794*/       OPC_EmitInteger, MVT::i32, 1, 
/*61797*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61800*/       OPC_EmitInteger, MVT::i32, 0, 
/*61803*/       OPC_EmitInteger, MVT::i32, 0, 
/*61806*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61833*/       OPC_EmitInteger, MVT::i32, 0, 
/*61836*/       OPC_EmitInteger, MVT::i32, 0, 
/*61839*/       OPC_EmitInteger, MVT::i32, 0, 
/*61842*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61854*/       OPC_EmitInteger, MVT::i32, 1, 
/*61857*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61860*/       OPC_EmitInteger, MVT::i32, 0, 
/*61863*/       OPC_EmitInteger, MVT::i32, 0, 
/*61866*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*61886*/     /*Scope*/ 27, /*->61914*/
/*61887*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61889*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*61897*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*61906*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*61914*/     0, /*End of Scope*/
/*61915*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMIN3),// ->61947
/*61918*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61919*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61920*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61921*/     OPC_CheckType, MVT::f32,
/*61923*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61926*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61929*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61932*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61947*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMAX3),// ->61979
/*61950*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61951*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61952*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61953*/     OPC_CheckType, MVT::f32,
/*61955*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61958*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61961*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61964*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61979*/   /*SwitchOpcode*/ 57, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->62039
/*61982*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61983*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61984*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61985*/     OPC_SwitchType /*2 cases */, 24, MVT::f32,// ->62012
/*61988*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61991*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61994*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61997*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*62012*/     /*SwitchType*/ 24, MVT::f64,// ->62038
/*62014*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*62017*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*62020*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*62023*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*62038*/     0, // EndSwitchType
/*62039*/   /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->62108
/*62042*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62043*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*62044*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*62045*/     OPC_RecordChild3, // #3 = physreg input VCC
/*62046*/     OPC_CheckChild3Type, MVT::i1,
/*62048*/     OPC_SwitchType /*2 cases */, 27, MVT::f32,// ->62078
/*62051*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*62054*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*62057*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*62060*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*62063*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*62078*/     /*SwitchType*/ 27, MVT::f64,// ->62107
/*62080*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*62083*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*62086*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*62089*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*62092*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*62107*/     0, // EndSwitchType
/*62108*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::LDEXP),// ->62159
/*62111*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62112*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*62113*/     OPC_CheckChild1Type, MVT::i32,
/*62115*/     OPC_SwitchType /*2 cases */, 19, MVT::f32,// ->62137
/*62118*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62121*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62124*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62137*/     /*SwitchType*/ 19, MVT::f64,// ->62158
/*62139*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62142*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62145*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62158*/     0, // EndSwitchType
/*62159*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->62187
/*62162*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62163*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*62164*/     OPC_CheckChild1Type, MVT::i32,
/*62166*/     OPC_CheckType, MVT::f64,
/*62168*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62171*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62174*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62187*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP_ROUND),// ->62205
/*62190*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62191*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62194*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62205*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP_EXTEND),// ->62223
/*62208*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62209*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62212*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62223*/   /*SwitchOpcode*/ 35, TARGET_VAL(AMDGPUISD::RSQ),// ->62261
/*62226*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*62227*/     OPC_SwitchType /*2 cases */, 14, MVT::f32,// ->62244
/*62230*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62233*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62244*/     /*SwitchType*/ 14, MVT::f64,// ->62260
/*62246*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62249*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62260*/     0, // EndSwitchType
/*62261*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::FP16_TO_FP),// ->62277
/*62264*/     OPC_RecordChild0, // #0 = $src0
/*62265*/     OPC_CheckChild0Type, MVT::i32,
/*62267*/     OPC_CheckType, MVT::f32,
/*62269*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*62277*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->62293
/*62280*/     OPC_RecordChild0, // #0 = $src0
/*62281*/     OPC_CheckChild0Type, MVT::i32,
/*62283*/     OPC_CheckType, MVT::f32,
/*62285*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*62293*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->62309
/*62296*/     OPC_RecordChild0, // #0 = $src0
/*62297*/     OPC_CheckChild0Type, MVT::i32,
/*62299*/     OPC_CheckType, MVT::f32,
/*62301*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*62309*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->62325
/*62312*/     OPC_RecordChild0, // #0 = $src0
/*62313*/     OPC_CheckChild0Type, MVT::i32,
/*62315*/     OPC_CheckType, MVT::f32,
/*62317*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*62325*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->62341
/*62328*/     OPC_RecordChild0, // #0 = $src0
/*62329*/     OPC_CheckChild0Type, MVT::i32,
/*62331*/     OPC_CheckType, MVT::f32,
/*62333*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*62341*/   /*SwitchOpcode*/ 52|128,14/*1844*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->64189
/*62345*/     OPC_RecordChild0, // #0 = $vec
/*62346*/     OPC_RecordChild1, // #1 = $val
/*62347*/     OPC_Scope, 32|128,6/*800*/, /*->63150*/ // 6 children in Scope
/*62350*/       OPC_CheckChild1Type, MVT::i32,
/*62352*/       OPC_Scope, 90, /*->62444*/ // 17 children in Scope
/*62354*/         OPC_MoveChild, 2,
/*62356*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*62359*/         OPC_RecordChild0, // #2 = $idx
/*62360*/         OPC_RecordChild1, // #3 = $off
/*62361*/         OPC_MoveChild, 1,
/*62363*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62366*/         OPC_MoveParent,
/*62367*/         OPC_CheckType, MVT::i32,
/*62369*/         OPC_MoveParent,
/*62370*/         OPC_SwitchType /*4 cases */, 16, MVT::v2i32,// ->62389
/*62373*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62375*/           OPC_EmitConvertToTarget, 3,
/*62377*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62389*/         /*SwitchType*/ 16, MVT::v4i32,// ->62407
/*62391*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62393*/           OPC_EmitConvertToTarget, 3,
/*62395*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62407*/         /*SwitchType*/ 16, MVT::v8i32,// ->62425
/*62409*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62411*/           OPC_EmitConvertToTarget, 3,
/*62413*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62425*/         /*SwitchType*/ 16, MVT::v16i32,// ->62443
/*62427*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62429*/           OPC_EmitConvertToTarget, 3,
/*62431*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62443*/         0, // EndSwitchType
/*62444*/       /*Scope*/ 110, /*->62555*/
/*62445*/         OPC_CheckChild2Integer, 0, 
/*62447*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62484
/*62450*/           OPC_Scope, 15, /*->62467*/ // 2 children in Scope
/*62452*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62454*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62457*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*62467*/           /*Scope*/ 15, /*->62483*/
/*62468*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62470*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62473*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*62483*/           0, /*End of Scope*/
/*62484*/         /*SwitchType*/ 34, MVT::v2i32,// ->62520
/*62486*/           OPC_Scope, 15, /*->62503*/ // 2 children in Scope
/*62488*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62490*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62493*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*62503*/           /*Scope*/ 15, /*->62519*/
/*62504*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62506*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62509*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*62519*/           0, /*End of Scope*/
/*62520*/         /*SwitchType*/ 15, MVT::v8i32,// ->62537
/*62522*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62524*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62527*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*62537*/         /*SwitchType*/ 15, MVT::v16i32,// ->62554
/*62539*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62541*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62544*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*62554*/         0, // EndSwitchType
/*62555*/       /*Scope*/ 110, /*->62666*/
/*62556*/         OPC_CheckChild2Integer, 1, 
/*62558*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62595
/*62561*/           OPC_Scope, 15, /*->62578*/ // 2 children in Scope
/*62563*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62565*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62568*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*62578*/           /*Scope*/ 15, /*->62594*/
/*62579*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62581*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62584*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*62594*/           0, /*End of Scope*/
/*62595*/         /*SwitchType*/ 34, MVT::v2i32,// ->62631
/*62597*/           OPC_Scope, 15, /*->62614*/ // 2 children in Scope
/*62599*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62601*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62604*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62614*/           /*Scope*/ 15, /*->62630*/
/*62615*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62617*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62620*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62630*/           0, /*End of Scope*/
/*62631*/         /*SwitchType*/ 15, MVT::v8i32,// ->62648
/*62633*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62635*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62638*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*62648*/         /*SwitchType*/ 15, MVT::v16i32,// ->62665
/*62650*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62652*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62655*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*62665*/         0, // EndSwitchType
/*62666*/       /*Scope*/ 91, /*->62758*/
/*62667*/         OPC_CheckChild2Integer, 2, 
/*62669*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62706
/*62672*/           OPC_Scope, 15, /*->62689*/ // 2 children in Scope
/*62674*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62676*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62679*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62689*/           /*Scope*/ 15, /*->62705*/
/*62690*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62692*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62695*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62705*/           0, /*End of Scope*/
/*62706*/         /*SwitchType*/ 15, MVT::v2i32,// ->62723
/*62708*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62710*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62713*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*62723*/         /*SwitchType*/ 15, MVT::v8i32,// ->62740
/*62725*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62727*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62730*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*62740*/         /*SwitchType*/ 15, MVT::v16i32,// ->62757
/*62742*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62744*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62747*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*62757*/         0, // EndSwitchType
/*62758*/       /*Scope*/ 74, /*->62833*/
/*62759*/         OPC_CheckChild2Integer, 3, 
/*62761*/         OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->62798
/*62764*/           OPC_Scope, 15, /*->62781*/ // 2 children in Scope
/*62766*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62768*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62771*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62781*/           /*Scope*/ 15, /*->62797*/
/*62782*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62784*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62787*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62797*/           0, /*End of Scope*/
/*62798*/         /*SwitchType*/ 15, MVT::v8i32,// ->62815
/*62800*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62802*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62805*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*62815*/         /*SwitchType*/ 15, MVT::v16i32,// ->62832
/*62817*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62819*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62822*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*62832*/         0, // EndSwitchType
/*62833*/       /*Scope*/ 38, /*->62872*/
/*62834*/         OPC_CheckChild2Integer, 4, 
/*62836*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62854
/*62839*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62841*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62844*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*62854*/         /*SwitchType*/ 15, MVT::v16i32,// ->62871
/*62856*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62858*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62861*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*62871*/         0, // EndSwitchType
/*62872*/       /*Scope*/ 38, /*->62911*/
/*62873*/         OPC_CheckChild2Integer, 5, 
/*62875*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62893
/*62878*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62880*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62883*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*62893*/         /*SwitchType*/ 15, MVT::v16i32,// ->62910
/*62895*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62897*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62900*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*62910*/         0, // EndSwitchType
/*62911*/       /*Scope*/ 38, /*->62950*/
/*62912*/         OPC_CheckChild2Integer, 6, 
/*62914*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62932
/*62917*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62919*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62922*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*62932*/         /*SwitchType*/ 15, MVT::v16i32,// ->62949
/*62934*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62936*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62939*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*62949*/         0, // EndSwitchType
/*62950*/       /*Scope*/ 38, /*->62989*/
/*62951*/         OPC_CheckChild2Integer, 7, 
/*62953*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62971
/*62956*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62958*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62961*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*62971*/         /*SwitchType*/ 15, MVT::v16i32,// ->62988
/*62973*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62975*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62978*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*62988*/         0, // EndSwitchType
/*62989*/       /*Scope*/ 19, /*->63009*/
/*62990*/         OPC_CheckChild2Integer, 8, 
/*62992*/         OPC_CheckType, MVT::v16i32,
/*62994*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62996*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*62999*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*63009*/       /*Scope*/ 19, /*->63029*/
/*63010*/         OPC_CheckChild2Integer, 9, 
/*63012*/         OPC_CheckType, MVT::v16i32,
/*63014*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63016*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*63019*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*63029*/       /*Scope*/ 19, /*->63049*/
/*63030*/         OPC_CheckChild2Integer, 10, 
/*63032*/         OPC_CheckType, MVT::v16i32,
/*63034*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63036*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*63039*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*63049*/       /*Scope*/ 19, /*->63069*/
/*63050*/         OPC_CheckChild2Integer, 11, 
/*63052*/         OPC_CheckType, MVT::v16i32,
/*63054*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63056*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*63059*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*63069*/       /*Scope*/ 19, /*->63089*/
/*63070*/         OPC_CheckChild2Integer, 12, 
/*63072*/         OPC_CheckType, MVT::v16i32,
/*63074*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63076*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*63079*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*63089*/       /*Scope*/ 19, /*->63109*/
/*63090*/         OPC_CheckChild2Integer, 13, 
/*63092*/         OPC_CheckType, MVT::v16i32,
/*63094*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63096*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*63099*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*63109*/       /*Scope*/ 19, /*->63129*/
/*63110*/         OPC_CheckChild2Integer, 14, 
/*63112*/         OPC_CheckType, MVT::v16i32,
/*63114*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63116*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*63119*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*63129*/       /*Scope*/ 19, /*->63149*/
/*63130*/         OPC_CheckChild2Integer, 15, 
/*63132*/         OPC_CheckType, MVT::v16i32,
/*63134*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63136*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*63139*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*63149*/       0, /*End of Scope*/
/*63150*/     /*Scope*/ 33, /*->63184*/
/*63151*/       OPC_RecordChild2, // #2 = $index
/*63152*/       OPC_CheckChild2Type, MVT::i32,
/*63154*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->63169
/*63157*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63159*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*63169*/       /*SwitchType*/ 12, MVT::v4i32,// ->63183
/*63171*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63173*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*63183*/       0, // EndSwitchType
/*63184*/     /*Scope*/ 83, /*->63268*/
/*63185*/       OPC_CheckChild1Type, MVT::i32,
/*63187*/       OPC_RecordChild2, // #2 = $idx
/*63188*/       OPC_CheckChild2Type, MVT::i32,
/*63190*/       OPC_SwitchType /*4 cases */, 17, MVT::v2i32,// ->63210
/*63193*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63195*/         OPC_EmitInteger, MVT::i32, 0, 
/*63198*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63210*/       /*SwitchType*/ 17, MVT::v4i32,// ->63229
/*63212*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63214*/         OPC_EmitInteger, MVT::i32, 0, 
/*63217*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63229*/       /*SwitchType*/ 17, MVT::v8i32,// ->63248
/*63231*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63233*/         OPC_EmitInteger, MVT::i32, 0, 
/*63236*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63248*/       /*SwitchType*/ 17, MVT::v16i32,// ->63267
/*63250*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63252*/         OPC_EmitInteger, MVT::i32, 0, 
/*63255*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*63267*/       0, // EndSwitchType
/*63268*/     /*Scope*/ 32|128,6/*800*/, /*->64070*/
/*63270*/       OPC_CheckChild1Type, MVT::f32,
/*63272*/       OPC_Scope, 90, /*->63364*/ // 17 children in Scope
/*63274*/         OPC_MoveChild, 2,
/*63276*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*63279*/         OPC_RecordChild0, // #2 = $idx
/*63280*/         OPC_RecordChild1, // #3 = $off
/*63281*/         OPC_MoveChild, 1,
/*63283*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63286*/         OPC_MoveParent,
/*63287*/         OPC_CheckType, MVT::i32,
/*63289*/         OPC_MoveParent,
/*63290*/         OPC_SwitchType /*4 cases */, 16, MVT::v2f32,// ->63309
/*63293*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63295*/           OPC_EmitConvertToTarget, 3,
/*63297*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63309*/         /*SwitchType*/ 16, MVT::v4f32,// ->63327
/*63311*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63313*/           OPC_EmitConvertToTarget, 3,
/*63315*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63327*/         /*SwitchType*/ 16, MVT::v8f32,// ->63345
/*63329*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63331*/           OPC_EmitConvertToTarget, 3,
/*63333*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63345*/         /*SwitchType*/ 16, MVT::v16f32,// ->63363
/*63347*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63349*/           OPC_EmitConvertToTarget, 3,
/*63351*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63363*/         0, // EndSwitchType
/*63364*/       /*Scope*/ 110, /*->63475*/
/*63365*/         OPC_CheckChild2Integer, 0, 
/*63367*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63404
/*63370*/           OPC_Scope, 15, /*->63387*/ // 2 children in Scope
/*63372*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63374*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63377*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*63387*/           /*Scope*/ 15, /*->63403*/
/*63388*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63390*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63393*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*63403*/           0, /*End of Scope*/
/*63404*/         /*SwitchType*/ 34, MVT::v2f32,// ->63440
/*63406*/           OPC_Scope, 15, /*->63423*/ // 2 children in Scope
/*63408*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63410*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63413*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*63423*/           /*Scope*/ 15, /*->63439*/
/*63424*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63426*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63429*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*63439*/           0, /*End of Scope*/
/*63440*/         /*SwitchType*/ 15, MVT::v8f32,// ->63457
/*63442*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63444*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63447*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*63457*/         /*SwitchType*/ 15, MVT::v16f32,// ->63474
/*63459*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63461*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63464*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*63474*/         0, // EndSwitchType
/*63475*/       /*Scope*/ 110, /*->63586*/
/*63476*/         OPC_CheckChild2Integer, 1, 
/*63478*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63515
/*63481*/           OPC_Scope, 15, /*->63498*/ // 2 children in Scope
/*63483*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63485*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63488*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*63498*/           /*Scope*/ 15, /*->63514*/
/*63499*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63501*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63504*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*63514*/           0, /*End of Scope*/
/*63515*/         /*SwitchType*/ 34, MVT::v2f32,// ->63551
/*63517*/           OPC_Scope, 15, /*->63534*/ // 2 children in Scope
/*63519*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63521*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63524*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*63534*/           /*Scope*/ 15, /*->63550*/
/*63535*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63537*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63540*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*63550*/           0, /*End of Scope*/
/*63551*/         /*SwitchType*/ 15, MVT::v8f32,// ->63568
/*63553*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63555*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63558*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*63568*/         /*SwitchType*/ 15, MVT::v16f32,// ->63585
/*63570*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63572*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63575*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*63585*/         0, // EndSwitchType
/*63586*/       /*Scope*/ 91, /*->63678*/
/*63587*/         OPC_CheckChild2Integer, 2, 
/*63589*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63626
/*63592*/           OPC_Scope, 15, /*->63609*/ // 2 children in Scope
/*63594*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63596*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63599*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63609*/           /*Scope*/ 15, /*->63625*/
/*63610*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63612*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63615*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63625*/           0, /*End of Scope*/
/*63626*/         /*SwitchType*/ 15, MVT::v2f32,// ->63643
/*63628*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63630*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63633*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*63643*/         /*SwitchType*/ 15, MVT::v8f32,// ->63660
/*63645*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63647*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63650*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*63660*/         /*SwitchType*/ 15, MVT::v16f32,// ->63677
/*63662*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63664*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63667*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*63677*/         0, // EndSwitchType
/*63678*/       /*Scope*/ 74, /*->63753*/
/*63679*/         OPC_CheckChild2Integer, 3, 
/*63681*/         OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->63718
/*63684*/           OPC_Scope, 15, /*->63701*/ // 2 children in Scope
/*63686*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63688*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63691*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63701*/           /*Scope*/ 15, /*->63717*/
/*63702*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63704*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63707*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63717*/           0, /*End of Scope*/
/*63718*/         /*SwitchType*/ 15, MVT::v8f32,// ->63735
/*63720*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63722*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63725*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*63735*/         /*SwitchType*/ 15, MVT::v16f32,// ->63752
/*63737*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63739*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63742*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*63752*/         0, // EndSwitchType
/*63753*/       /*Scope*/ 38, /*->63792*/
/*63754*/         OPC_CheckChild2Integer, 4, 
/*63756*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63774
/*63759*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63761*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63764*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*63774*/         /*SwitchType*/ 15, MVT::v16f32,// ->63791
/*63776*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63778*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63781*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*63791*/         0, // EndSwitchType
/*63792*/       /*Scope*/ 38, /*->63831*/
/*63793*/         OPC_CheckChild2Integer, 5, 
/*63795*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63813
/*63798*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63800*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63803*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*63813*/         /*SwitchType*/ 15, MVT::v16f32,// ->63830
/*63815*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63817*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63820*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*63830*/         0, // EndSwitchType
/*63831*/       /*Scope*/ 38, /*->63870*/
/*63832*/         OPC_CheckChild2Integer, 6, 
/*63834*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63852
/*63837*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63839*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63842*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*63852*/         /*SwitchType*/ 15, MVT::v16f32,// ->63869
/*63854*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63856*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63859*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*63869*/         0, // EndSwitchType
/*63870*/       /*Scope*/ 38, /*->63909*/
/*63871*/         OPC_CheckChild2Integer, 7, 
/*63873*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63891
/*63876*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63878*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63881*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*63891*/         /*SwitchType*/ 15, MVT::v16f32,// ->63908
/*63893*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63895*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63898*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*63908*/         0, // EndSwitchType
/*63909*/       /*Scope*/ 19, /*->63929*/
/*63910*/         OPC_CheckChild2Integer, 8, 
/*63912*/         OPC_CheckType, MVT::v16f32,
/*63914*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63916*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*63919*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*63929*/       /*Scope*/ 19, /*->63949*/
/*63930*/         OPC_CheckChild2Integer, 9, 
/*63932*/         OPC_CheckType, MVT::v16f32,
/*63934*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63936*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*63939*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*63949*/       /*Scope*/ 19, /*->63969*/
/*63950*/         OPC_CheckChild2Integer, 10, 
/*63952*/         OPC_CheckType, MVT::v16f32,
/*63954*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63956*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*63959*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*63969*/       /*Scope*/ 19, /*->63989*/
/*63970*/         OPC_CheckChild2Integer, 11, 
/*63972*/         OPC_CheckType, MVT::v16f32,
/*63974*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63976*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*63979*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*63989*/       /*Scope*/ 19, /*->64009*/
/*63990*/         OPC_CheckChild2Integer, 12, 
/*63992*/         OPC_CheckType, MVT::v16f32,
/*63994*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63996*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*63999*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*64009*/       /*Scope*/ 19, /*->64029*/
/*64010*/         OPC_CheckChild2Integer, 13, 
/*64012*/         OPC_CheckType, MVT::v16f32,
/*64014*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64016*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*64019*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*64029*/       /*Scope*/ 19, /*->64049*/
/*64030*/         OPC_CheckChild2Integer, 14, 
/*64032*/         OPC_CheckType, MVT::v16f32,
/*64034*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64036*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*64039*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*64049*/       /*Scope*/ 19, /*->64069*/
/*64050*/         OPC_CheckChild2Integer, 15, 
/*64052*/         OPC_CheckType, MVT::v16f32,
/*64054*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64056*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*64059*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*64069*/       0, /*End of Scope*/
/*64070*/     /*Scope*/ 33, /*->64104*/
/*64071*/       OPC_RecordChild2, // #2 = $index
/*64072*/       OPC_CheckChild2Type, MVT::i32,
/*64074*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->64089
/*64077*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64079*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*64089*/       /*SwitchType*/ 12, MVT::v4f32,// ->64103
/*64091*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64093*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*64103*/       0, // EndSwitchType
/*64104*/     /*Scope*/ 83, /*->64188*/
/*64105*/       OPC_CheckChild1Type, MVT::f32,
/*64107*/       OPC_RecordChild2, // #2 = $idx
/*64108*/       OPC_CheckChild2Type, MVT::i32,
/*64110*/       OPC_SwitchType /*4 cases */, 17, MVT::v2f32,// ->64130
/*64113*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64115*/         OPC_EmitInteger, MVT::i32, 0, 
/*64118*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64130*/       /*SwitchType*/ 17, MVT::v4f32,// ->64149
/*64132*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64134*/         OPC_EmitInteger, MVT::i32, 0, 
/*64137*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64149*/       /*SwitchType*/ 17, MVT::v8f32,// ->64168
/*64151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64153*/         OPC_EmitInteger, MVT::i32, 0, 
/*64156*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64168*/       /*SwitchType*/ 17, MVT::v16f32,// ->64187
/*64170*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64172*/         OPC_EmitInteger, MVT::i32, 0, 
/*64175*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*64187*/       0, // EndSwitchType
/*64188*/     0, /*End of Scope*/
/*64189*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->66670
/*64193*/     OPC_Scope, 95|128,1/*223*/, /*->64419*/ // 11 children in Scope
/*64196*/       OPC_CheckChild0Integer, 0, 
/*64198*/       OPC_CheckChild0Type, MVT::i32,
/*64200*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64201*/       OPC_CheckChild1Type, MVT::v4f32,
/*64203*/       OPC_RecordChild2, // #1 = $srcx
/*64204*/       OPC_MoveChild, 2,
/*64206*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64209*/       OPC_CheckType, MVT::i32,
/*64211*/       OPC_MoveParent,
/*64212*/       OPC_RecordChild3, // #2 = $srcy
/*64213*/       OPC_MoveChild, 3,
/*64215*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64218*/       OPC_CheckType, MVT::i32,
/*64220*/       OPC_MoveParent,
/*64221*/       OPC_RecordChild4, // #3 = $srcz
/*64222*/       OPC_MoveChild, 4,
/*64224*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64227*/       OPC_CheckType, MVT::i32,
/*64229*/       OPC_MoveParent,
/*64230*/       OPC_RecordChild5, // #4 = $srcw
/*64231*/       OPC_MoveChild, 5,
/*64233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64236*/       OPC_CheckType, MVT::i32,
/*64238*/       OPC_MoveParent,
/*64239*/       OPC_RecordChild6, // #5 = $offsetx
/*64240*/       OPC_MoveChild, 6,
/*64242*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64245*/       OPC_CheckType, MVT::i32,
/*64247*/       OPC_MoveParent,
/*64248*/       OPC_RecordChild7, // #6 = $offsety
/*64249*/       OPC_MoveChild, 7,
/*64251*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64254*/       OPC_CheckType, MVT::i32,
/*64256*/       OPC_MoveParent,
/*64257*/       OPC_MoveChild, 8,
/*64259*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64262*/       OPC_RecordNode, // #7 = $offsetz
/*64263*/       OPC_CheckType, MVT::i32,
/*64265*/       OPC_MoveParent,
/*64266*/       OPC_MoveChild, 9,
/*64268*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64271*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64272*/       OPC_CheckType, MVT::i32,
/*64274*/       OPC_MoveParent,
/*64275*/       OPC_MoveChild, 10,
/*64277*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64280*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64281*/       OPC_CheckType, MVT::i32,
/*64283*/       OPC_MoveParent,
/*64284*/       OPC_MoveChild, 11,
/*64286*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64289*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64290*/       OPC_CheckType, MVT::i32,
/*64292*/       OPC_MoveParent,
/*64293*/       OPC_MoveChild, 12,
/*64295*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64298*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64299*/       OPC_CheckType, MVT::i32,
/*64301*/       OPC_MoveParent,
/*64302*/       OPC_MoveChild, 13,
/*64304*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64307*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64308*/       OPC_CheckType, MVT::i32,
/*64310*/       OPC_MoveParent,
/*64311*/       OPC_MoveChild, 14,
/*64313*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64316*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64317*/       OPC_CheckType, MVT::i32,
/*64319*/       OPC_MoveParent,
/*64320*/       OPC_MoveChild, 15,
/*64322*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64325*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64326*/       OPC_CheckType, MVT::i32,
/*64328*/       OPC_MoveParent,
/*64329*/       OPC_MoveChild, 16,
/*64331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64334*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64335*/       OPC_CheckType, MVT::i32,
/*64337*/       OPC_MoveParent,
/*64338*/       OPC_MoveChild, 17,
/*64340*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64343*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64344*/       OPC_CheckType, MVT::i32,
/*64346*/       OPC_MoveParent,
/*64347*/       OPC_MoveChild, 18,
/*64349*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64352*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64353*/       OPC_CheckType, MVT::i32,
/*64355*/       OPC_MoveParent,
/*64356*/       OPC_CheckType, MVT::v4f32,
/*64358*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64360*/       OPC_EmitConvertToTarget, 1,
/*64362*/       OPC_EmitConvertToTarget, 2,
/*64364*/       OPC_EmitConvertToTarget, 3,
/*64366*/       OPC_EmitConvertToTarget, 4,
/*64368*/       OPC_EmitConvertToTarget, 5,
/*64370*/       OPC_EmitConvertToTarget, 6,
/*64372*/       OPC_EmitConvertToTarget, 7,
/*64374*/       OPC_EmitConvertToTarget, 8,
/*64376*/       OPC_EmitConvertToTarget, 9,
/*64378*/       OPC_EmitConvertToTarget, 10,
/*64380*/       OPC_EmitConvertToTarget, 11,
/*64382*/       OPC_EmitConvertToTarget, 12,
/*64384*/       OPC_EmitConvertToTarget, 13,
/*64386*/       OPC_EmitConvertToTarget, 14,
/*64388*/       OPC_EmitConvertToTarget, 15,
/*64390*/       OPC_EmitConvertToTarget, 16,
/*64392*/       OPC_EmitConvertToTarget, 17,
/*64394*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64419*/     /*Scope*/ 95|128,1/*223*/, /*->64644*/
/*64421*/       OPC_CheckChild0Integer, 1, 
/*64423*/       OPC_CheckChild0Type, MVT::i32,
/*64425*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64426*/       OPC_CheckChild1Type, MVT::v4f32,
/*64428*/       OPC_RecordChild2, // #1 = $srcx
/*64429*/       OPC_MoveChild, 2,
/*64431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64434*/       OPC_CheckType, MVT::i32,
/*64436*/       OPC_MoveParent,
/*64437*/       OPC_RecordChild3, // #2 = $srcy
/*64438*/       OPC_MoveChild, 3,
/*64440*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64443*/       OPC_CheckType, MVT::i32,
/*64445*/       OPC_MoveParent,
/*64446*/       OPC_RecordChild4, // #3 = $srcz
/*64447*/       OPC_MoveChild, 4,
/*64449*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64452*/       OPC_CheckType, MVT::i32,
/*64454*/       OPC_MoveParent,
/*64455*/       OPC_RecordChild5, // #4 = $srcw
/*64456*/       OPC_MoveChild, 5,
/*64458*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64461*/       OPC_CheckType, MVT::i32,
/*64463*/       OPC_MoveParent,
/*64464*/       OPC_RecordChild6, // #5 = $offsetx
/*64465*/       OPC_MoveChild, 6,
/*64467*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64470*/       OPC_CheckType, MVT::i32,
/*64472*/       OPC_MoveParent,
/*64473*/       OPC_RecordChild7, // #6 = $offsety
/*64474*/       OPC_MoveChild, 7,
/*64476*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64479*/       OPC_CheckType, MVT::i32,
/*64481*/       OPC_MoveParent,
/*64482*/       OPC_MoveChild, 8,
/*64484*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64487*/       OPC_RecordNode, // #7 = $offsetz
/*64488*/       OPC_CheckType, MVT::i32,
/*64490*/       OPC_MoveParent,
/*64491*/       OPC_MoveChild, 9,
/*64493*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64496*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64497*/       OPC_CheckType, MVT::i32,
/*64499*/       OPC_MoveParent,
/*64500*/       OPC_MoveChild, 10,
/*64502*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64505*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64506*/       OPC_CheckType, MVT::i32,
/*64508*/       OPC_MoveParent,
/*64509*/       OPC_MoveChild, 11,
/*64511*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64514*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64515*/       OPC_CheckType, MVT::i32,
/*64517*/       OPC_MoveParent,
/*64518*/       OPC_MoveChild, 12,
/*64520*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64523*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64524*/       OPC_CheckType, MVT::i32,
/*64526*/       OPC_MoveParent,
/*64527*/       OPC_MoveChild, 13,
/*64529*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64532*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64533*/       OPC_CheckType, MVT::i32,
/*64535*/       OPC_MoveParent,
/*64536*/       OPC_MoveChild, 14,
/*64538*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64541*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64542*/       OPC_CheckType, MVT::i32,
/*64544*/       OPC_MoveParent,
/*64545*/       OPC_MoveChild, 15,
/*64547*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64550*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64551*/       OPC_CheckType, MVT::i32,
/*64553*/       OPC_MoveParent,
/*64554*/       OPC_MoveChild, 16,
/*64556*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64559*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64560*/       OPC_CheckType, MVT::i32,
/*64562*/       OPC_MoveParent,
/*64563*/       OPC_MoveChild, 17,
/*64565*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64568*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64569*/       OPC_CheckType, MVT::i32,
/*64571*/       OPC_MoveParent,
/*64572*/       OPC_MoveChild, 18,
/*64574*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64577*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64578*/       OPC_CheckType, MVT::i32,
/*64580*/       OPC_MoveParent,
/*64581*/       OPC_CheckType, MVT::v4f32,
/*64583*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64585*/       OPC_EmitConvertToTarget, 1,
/*64587*/       OPC_EmitConvertToTarget, 2,
/*64589*/       OPC_EmitConvertToTarget, 3,
/*64591*/       OPC_EmitConvertToTarget, 4,
/*64593*/       OPC_EmitConvertToTarget, 5,
/*64595*/       OPC_EmitConvertToTarget, 6,
/*64597*/       OPC_EmitConvertToTarget, 7,
/*64599*/       OPC_EmitConvertToTarget, 8,
/*64601*/       OPC_EmitConvertToTarget, 9,
/*64603*/       OPC_EmitConvertToTarget, 10,
/*64605*/       OPC_EmitConvertToTarget, 11,
/*64607*/       OPC_EmitConvertToTarget, 12,
/*64609*/       OPC_EmitConvertToTarget, 13,
/*64611*/       OPC_EmitConvertToTarget, 14,
/*64613*/       OPC_EmitConvertToTarget, 15,
/*64615*/       OPC_EmitConvertToTarget, 16,
/*64617*/       OPC_EmitConvertToTarget, 17,
/*64619*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64644*/     /*Scope*/ 95|128,1/*223*/, /*->64869*/
/*64646*/       OPC_CheckChild0Integer, 2, 
/*64648*/       OPC_CheckChild0Type, MVT::i32,
/*64650*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64651*/       OPC_CheckChild1Type, MVT::v4f32,
/*64653*/       OPC_RecordChild2, // #1 = $srcx
/*64654*/       OPC_MoveChild, 2,
/*64656*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64659*/       OPC_CheckType, MVT::i32,
/*64661*/       OPC_MoveParent,
/*64662*/       OPC_RecordChild3, // #2 = $srcy
/*64663*/       OPC_MoveChild, 3,
/*64665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64668*/       OPC_CheckType, MVT::i32,
/*64670*/       OPC_MoveParent,
/*64671*/       OPC_RecordChild4, // #3 = $srcz
/*64672*/       OPC_MoveChild, 4,
/*64674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64677*/       OPC_CheckType, MVT::i32,
/*64679*/       OPC_MoveParent,
/*64680*/       OPC_RecordChild5, // #4 = $srcw
/*64681*/       OPC_MoveChild, 5,
/*64683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64686*/       OPC_CheckType, MVT::i32,
/*64688*/       OPC_MoveParent,
/*64689*/       OPC_RecordChild6, // #5 = $offsetx
/*64690*/       OPC_MoveChild, 6,
/*64692*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64695*/       OPC_CheckType, MVT::i32,
/*64697*/       OPC_MoveParent,
/*64698*/       OPC_RecordChild7, // #6 = $offsety
/*64699*/       OPC_MoveChild, 7,
/*64701*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64704*/       OPC_CheckType, MVT::i32,
/*64706*/       OPC_MoveParent,
/*64707*/       OPC_MoveChild, 8,
/*64709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64712*/       OPC_RecordNode, // #7 = $offsetz
/*64713*/       OPC_CheckType, MVT::i32,
/*64715*/       OPC_MoveParent,
/*64716*/       OPC_MoveChild, 9,
/*64718*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64721*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64722*/       OPC_CheckType, MVT::i32,
/*64724*/       OPC_MoveParent,
/*64725*/       OPC_MoveChild, 10,
/*64727*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64730*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64731*/       OPC_CheckType, MVT::i32,
/*64733*/       OPC_MoveParent,
/*64734*/       OPC_MoveChild, 11,
/*64736*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64739*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64740*/       OPC_CheckType, MVT::i32,
/*64742*/       OPC_MoveParent,
/*64743*/       OPC_MoveChild, 12,
/*64745*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64748*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64749*/       OPC_CheckType, MVT::i32,
/*64751*/       OPC_MoveParent,
/*64752*/       OPC_MoveChild, 13,
/*64754*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64757*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64758*/       OPC_CheckType, MVT::i32,
/*64760*/       OPC_MoveParent,
/*64761*/       OPC_MoveChild, 14,
/*64763*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64766*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64767*/       OPC_CheckType, MVT::i32,
/*64769*/       OPC_MoveParent,
/*64770*/       OPC_MoveChild, 15,
/*64772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64775*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64776*/       OPC_CheckType, MVT::i32,
/*64778*/       OPC_MoveParent,
/*64779*/       OPC_MoveChild, 16,
/*64781*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64784*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64785*/       OPC_CheckType, MVT::i32,
/*64787*/       OPC_MoveParent,
/*64788*/       OPC_MoveChild, 17,
/*64790*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64793*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64794*/       OPC_CheckType, MVT::i32,
/*64796*/       OPC_MoveParent,
/*64797*/       OPC_MoveChild, 18,
/*64799*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64802*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64803*/       OPC_CheckType, MVT::i32,
/*64805*/       OPC_MoveParent,
/*64806*/       OPC_CheckType, MVT::v4f32,
/*64808*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64810*/       OPC_EmitConvertToTarget, 1,
/*64812*/       OPC_EmitConvertToTarget, 2,
/*64814*/       OPC_EmitConvertToTarget, 3,
/*64816*/       OPC_EmitConvertToTarget, 4,
/*64818*/       OPC_EmitConvertToTarget, 5,
/*64820*/       OPC_EmitConvertToTarget, 6,
/*64822*/       OPC_EmitConvertToTarget, 7,
/*64824*/       OPC_EmitConvertToTarget, 8,
/*64826*/       OPC_EmitConvertToTarget, 9,
/*64828*/       OPC_EmitConvertToTarget, 10,
/*64830*/       OPC_EmitConvertToTarget, 11,
/*64832*/       OPC_EmitConvertToTarget, 12,
/*64834*/       OPC_EmitConvertToTarget, 13,
/*64836*/       OPC_EmitConvertToTarget, 14,
/*64838*/       OPC_EmitConvertToTarget, 15,
/*64840*/       OPC_EmitConvertToTarget, 16,
/*64842*/       OPC_EmitConvertToTarget, 17,
/*64844*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64869*/     /*Scope*/ 95|128,1/*223*/, /*->65094*/
/*64871*/       OPC_CheckChild0Integer, 3, 
/*64873*/       OPC_CheckChild0Type, MVT::i32,
/*64875*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64876*/       OPC_CheckChild1Type, MVT::v4f32,
/*64878*/       OPC_RecordChild2, // #1 = $srcx
/*64879*/       OPC_MoveChild, 2,
/*64881*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64884*/       OPC_CheckType, MVT::i32,
/*64886*/       OPC_MoveParent,
/*64887*/       OPC_RecordChild3, // #2 = $srcy
/*64888*/       OPC_MoveChild, 3,
/*64890*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64893*/       OPC_CheckType, MVT::i32,
/*64895*/       OPC_MoveParent,
/*64896*/       OPC_RecordChild4, // #3 = $srcz
/*64897*/       OPC_MoveChild, 4,
/*64899*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64902*/       OPC_CheckType, MVT::i32,
/*64904*/       OPC_MoveParent,
/*64905*/       OPC_RecordChild5, // #4 = $srcw
/*64906*/       OPC_MoveChild, 5,
/*64908*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64911*/       OPC_CheckType, MVT::i32,
/*64913*/       OPC_MoveParent,
/*64914*/       OPC_RecordChild6, // #5 = $offsetx
/*64915*/       OPC_MoveChild, 6,
/*64917*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64920*/       OPC_CheckType, MVT::i32,
/*64922*/       OPC_MoveParent,
/*64923*/       OPC_RecordChild7, // #6 = $offsety
/*64924*/       OPC_MoveChild, 7,
/*64926*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64929*/       OPC_CheckType, MVT::i32,
/*64931*/       OPC_MoveParent,
/*64932*/       OPC_MoveChild, 8,
/*64934*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64937*/       OPC_RecordNode, // #7 = $offsetz
/*64938*/       OPC_CheckType, MVT::i32,
/*64940*/       OPC_MoveParent,
/*64941*/       OPC_MoveChild, 9,
/*64943*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64946*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64947*/       OPC_CheckType, MVT::i32,
/*64949*/       OPC_MoveParent,
/*64950*/       OPC_MoveChild, 10,
/*64952*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64955*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64956*/       OPC_CheckType, MVT::i32,
/*64958*/       OPC_MoveParent,
/*64959*/       OPC_MoveChild, 11,
/*64961*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64964*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64965*/       OPC_CheckType, MVT::i32,
/*64967*/       OPC_MoveParent,
/*64968*/       OPC_MoveChild, 12,
/*64970*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64973*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64974*/       OPC_CheckType, MVT::i32,
/*64976*/       OPC_MoveParent,
/*64977*/       OPC_MoveChild, 13,
/*64979*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64982*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64983*/       OPC_CheckType, MVT::i32,
/*64985*/       OPC_MoveParent,
/*64986*/       OPC_MoveChild, 14,
/*64988*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64991*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64992*/       OPC_CheckType, MVT::i32,
/*64994*/       OPC_MoveParent,
/*64995*/       OPC_MoveChild, 15,
/*64997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65000*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65001*/       OPC_CheckType, MVT::i32,
/*65003*/       OPC_MoveParent,
/*65004*/       OPC_MoveChild, 16,
/*65006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65009*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65010*/       OPC_CheckType, MVT::i32,
/*65012*/       OPC_MoveParent,
/*65013*/       OPC_MoveChild, 17,
/*65015*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65018*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65019*/       OPC_CheckType, MVT::i32,
/*65021*/       OPC_MoveParent,
/*65022*/       OPC_MoveChild, 18,
/*65024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65027*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65028*/       OPC_CheckType, MVT::i32,
/*65030*/       OPC_MoveParent,
/*65031*/       OPC_CheckType, MVT::v4f32,
/*65033*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65035*/       OPC_EmitConvertToTarget, 1,
/*65037*/       OPC_EmitConvertToTarget, 2,
/*65039*/       OPC_EmitConvertToTarget, 3,
/*65041*/       OPC_EmitConvertToTarget, 4,
/*65043*/       OPC_EmitConvertToTarget, 5,
/*65045*/       OPC_EmitConvertToTarget, 6,
/*65047*/       OPC_EmitConvertToTarget, 7,
/*65049*/       OPC_EmitConvertToTarget, 8,
/*65051*/       OPC_EmitConvertToTarget, 9,
/*65053*/       OPC_EmitConvertToTarget, 10,
/*65055*/       OPC_EmitConvertToTarget, 11,
/*65057*/       OPC_EmitConvertToTarget, 12,
/*65059*/       OPC_EmitConvertToTarget, 13,
/*65061*/       OPC_EmitConvertToTarget, 14,
/*65063*/       OPC_EmitConvertToTarget, 15,
/*65065*/       OPC_EmitConvertToTarget, 16,
/*65067*/       OPC_EmitConvertToTarget, 17,
/*65069*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65094*/     /*Scope*/ 95|128,1/*223*/, /*->65319*/
/*65096*/       OPC_CheckChild0Integer, 4, 
/*65098*/       OPC_CheckChild0Type, MVT::i32,
/*65100*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65101*/       OPC_CheckChild1Type, MVT::v4f32,
/*65103*/       OPC_RecordChild2, // #1 = $srcx
/*65104*/       OPC_MoveChild, 2,
/*65106*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65109*/       OPC_CheckType, MVT::i32,
/*65111*/       OPC_MoveParent,
/*65112*/       OPC_RecordChild3, // #2 = $srcy
/*65113*/       OPC_MoveChild, 3,
/*65115*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65118*/       OPC_CheckType, MVT::i32,
/*65120*/       OPC_MoveParent,
/*65121*/       OPC_RecordChild4, // #3 = $srcz
/*65122*/       OPC_MoveChild, 4,
/*65124*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65127*/       OPC_CheckType, MVT::i32,
/*65129*/       OPC_MoveParent,
/*65130*/       OPC_RecordChild5, // #4 = $srcw
/*65131*/       OPC_MoveChild, 5,
/*65133*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65136*/       OPC_CheckType, MVT::i32,
/*65138*/       OPC_MoveParent,
/*65139*/       OPC_RecordChild6, // #5 = $offsetx
/*65140*/       OPC_MoveChild, 6,
/*65142*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65145*/       OPC_CheckType, MVT::i32,
/*65147*/       OPC_MoveParent,
/*65148*/       OPC_RecordChild7, // #6 = $offsety
/*65149*/       OPC_MoveChild, 7,
/*65151*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65154*/       OPC_CheckType, MVT::i32,
/*65156*/       OPC_MoveParent,
/*65157*/       OPC_MoveChild, 8,
/*65159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65162*/       OPC_RecordNode, // #7 = $offsetz
/*65163*/       OPC_CheckType, MVT::i32,
/*65165*/       OPC_MoveParent,
/*65166*/       OPC_MoveChild, 9,
/*65168*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65171*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65172*/       OPC_CheckType, MVT::i32,
/*65174*/       OPC_MoveParent,
/*65175*/       OPC_MoveChild, 10,
/*65177*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65180*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65181*/       OPC_CheckType, MVT::i32,
/*65183*/       OPC_MoveParent,
/*65184*/       OPC_MoveChild, 11,
/*65186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65189*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65190*/       OPC_CheckType, MVT::i32,
/*65192*/       OPC_MoveParent,
/*65193*/       OPC_MoveChild, 12,
/*65195*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65198*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65199*/       OPC_CheckType, MVT::i32,
/*65201*/       OPC_MoveParent,
/*65202*/       OPC_MoveChild, 13,
/*65204*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65207*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65208*/       OPC_CheckType, MVT::i32,
/*65210*/       OPC_MoveParent,
/*65211*/       OPC_MoveChild, 14,
/*65213*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65216*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65217*/       OPC_CheckType, MVT::i32,
/*65219*/       OPC_MoveParent,
/*65220*/       OPC_MoveChild, 15,
/*65222*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65225*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65226*/       OPC_CheckType, MVT::i32,
/*65228*/       OPC_MoveParent,
/*65229*/       OPC_MoveChild, 16,
/*65231*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65234*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65235*/       OPC_CheckType, MVT::i32,
/*65237*/       OPC_MoveParent,
/*65238*/       OPC_MoveChild, 17,
/*65240*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65243*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65244*/       OPC_CheckType, MVT::i32,
/*65246*/       OPC_MoveParent,
/*65247*/       OPC_MoveChild, 18,
/*65249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65252*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65253*/       OPC_CheckType, MVT::i32,
/*65255*/       OPC_MoveParent,
/*65256*/       OPC_CheckType, MVT::v4f32,
/*65258*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65260*/       OPC_EmitConvertToTarget, 1,
/*65262*/       OPC_EmitConvertToTarget, 2,
/*65264*/       OPC_EmitConvertToTarget, 3,
/*65266*/       OPC_EmitConvertToTarget, 4,
/*65268*/       OPC_EmitConvertToTarget, 5,
/*65270*/       OPC_EmitConvertToTarget, 6,
/*65272*/       OPC_EmitConvertToTarget, 7,
/*65274*/       OPC_EmitConvertToTarget, 8,
/*65276*/       OPC_EmitConvertToTarget, 9,
/*65278*/       OPC_EmitConvertToTarget, 10,
/*65280*/       OPC_EmitConvertToTarget, 11,
/*65282*/       OPC_EmitConvertToTarget, 12,
/*65284*/       OPC_EmitConvertToTarget, 13,
/*65286*/       OPC_EmitConvertToTarget, 14,
/*65288*/       OPC_EmitConvertToTarget, 15,
/*65290*/       OPC_EmitConvertToTarget, 16,
/*65292*/       OPC_EmitConvertToTarget, 17,
/*65294*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65319*/     /*Scope*/ 95|128,1/*223*/, /*->65544*/
/*65321*/       OPC_CheckChild0Integer, 5, 
/*65323*/       OPC_CheckChild0Type, MVT::i32,
/*65325*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65326*/       OPC_CheckChild1Type, MVT::v4f32,
/*65328*/       OPC_RecordChild2, // #1 = $srcx
/*65329*/       OPC_MoveChild, 2,
/*65331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65334*/       OPC_CheckType, MVT::i32,
/*65336*/       OPC_MoveParent,
/*65337*/       OPC_RecordChild3, // #2 = $srcy
/*65338*/       OPC_MoveChild, 3,
/*65340*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65343*/       OPC_CheckType, MVT::i32,
/*65345*/       OPC_MoveParent,
/*65346*/       OPC_RecordChild4, // #3 = $srcz
/*65347*/       OPC_MoveChild, 4,
/*65349*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65352*/       OPC_CheckType, MVT::i32,
/*65354*/       OPC_MoveParent,
/*65355*/       OPC_RecordChild5, // #4 = $srcw
/*65356*/       OPC_MoveChild, 5,
/*65358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65361*/       OPC_CheckType, MVT::i32,
/*65363*/       OPC_MoveParent,
/*65364*/       OPC_RecordChild6, // #5 = $offsetx
/*65365*/       OPC_MoveChild, 6,
/*65367*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65370*/       OPC_CheckType, MVT::i32,
/*65372*/       OPC_MoveParent,
/*65373*/       OPC_RecordChild7, // #6 = $offsety
/*65374*/       OPC_MoveChild, 7,
/*65376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65379*/       OPC_CheckType, MVT::i32,
/*65381*/       OPC_MoveParent,
/*65382*/       OPC_MoveChild, 8,
/*65384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65387*/       OPC_RecordNode, // #7 = $offsetz
/*65388*/       OPC_CheckType, MVT::i32,
/*65390*/       OPC_MoveParent,
/*65391*/       OPC_MoveChild, 9,
/*65393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65396*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65397*/       OPC_CheckType, MVT::i32,
/*65399*/       OPC_MoveParent,
/*65400*/       OPC_MoveChild, 10,
/*65402*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65405*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65406*/       OPC_CheckType, MVT::i32,
/*65408*/       OPC_MoveParent,
/*65409*/       OPC_MoveChild, 11,
/*65411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65414*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65415*/       OPC_CheckType, MVT::i32,
/*65417*/       OPC_MoveParent,
/*65418*/       OPC_MoveChild, 12,
/*65420*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65423*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65424*/       OPC_CheckType, MVT::i32,
/*65426*/       OPC_MoveParent,
/*65427*/       OPC_MoveChild, 13,
/*65429*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65432*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65433*/       OPC_CheckType, MVT::i32,
/*65435*/       OPC_MoveParent,
/*65436*/       OPC_MoveChild, 14,
/*65438*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65441*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65442*/       OPC_CheckType, MVT::i32,
/*65444*/       OPC_MoveParent,
/*65445*/       OPC_MoveChild, 15,
/*65447*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65450*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65451*/       OPC_CheckType, MVT::i32,
/*65453*/       OPC_MoveParent,
/*65454*/       OPC_MoveChild, 16,
/*65456*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65459*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65460*/       OPC_CheckType, MVT::i32,
/*65462*/       OPC_MoveParent,
/*65463*/       OPC_MoveChild, 17,
/*65465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65468*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65469*/       OPC_CheckType, MVT::i32,
/*65471*/       OPC_MoveParent,
/*65472*/       OPC_MoveChild, 18,
/*65474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65477*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65478*/       OPC_CheckType, MVT::i32,
/*65480*/       OPC_MoveParent,
/*65481*/       OPC_CheckType, MVT::v4f32,
/*65483*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65485*/       OPC_EmitConvertToTarget, 1,
/*65487*/       OPC_EmitConvertToTarget, 2,
/*65489*/       OPC_EmitConvertToTarget, 3,
/*65491*/       OPC_EmitConvertToTarget, 4,
/*65493*/       OPC_EmitConvertToTarget, 5,
/*65495*/       OPC_EmitConvertToTarget, 6,
/*65497*/       OPC_EmitConvertToTarget, 7,
/*65499*/       OPC_EmitConvertToTarget, 8,
/*65501*/       OPC_EmitConvertToTarget, 9,
/*65503*/       OPC_EmitConvertToTarget, 10,
/*65505*/       OPC_EmitConvertToTarget, 11,
/*65507*/       OPC_EmitConvertToTarget, 12,
/*65509*/       OPC_EmitConvertToTarget, 13,
/*65511*/       OPC_EmitConvertToTarget, 14,
/*65513*/       OPC_EmitConvertToTarget, 15,
/*65515*/       OPC_EmitConvertToTarget, 16,
/*65517*/       OPC_EmitConvertToTarget, 17,
/*65519*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65544*/     /*Scope*/ 95|128,1/*223*/, /*->65769*/
/*65546*/       OPC_CheckChild0Integer, 6, 
/*65548*/       OPC_CheckChild0Type, MVT::i32,
/*65550*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65551*/       OPC_CheckChild1Type, MVT::v4i32,
/*65553*/       OPC_RecordChild2, // #1 = $srcx
/*65554*/       OPC_MoveChild, 2,
/*65556*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65559*/       OPC_CheckType, MVT::i32,
/*65561*/       OPC_MoveParent,
/*65562*/       OPC_RecordChild3, // #2 = $srcy
/*65563*/       OPC_MoveChild, 3,
/*65565*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65568*/       OPC_CheckType, MVT::i32,
/*65570*/       OPC_MoveParent,
/*65571*/       OPC_RecordChild4, // #3 = $srcz
/*65572*/       OPC_MoveChild, 4,
/*65574*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65577*/       OPC_CheckType, MVT::i32,
/*65579*/       OPC_MoveParent,
/*65580*/       OPC_RecordChild5, // #4 = $srcw
/*65581*/       OPC_MoveChild, 5,
/*65583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65586*/       OPC_CheckType, MVT::i32,
/*65588*/       OPC_MoveParent,
/*65589*/       OPC_RecordChild6, // #5 = $offsetx
/*65590*/       OPC_MoveChild, 6,
/*65592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65595*/       OPC_CheckType, MVT::i32,
/*65597*/       OPC_MoveParent,
/*65598*/       OPC_RecordChild7, // #6 = $offsety
/*65599*/       OPC_MoveChild, 7,
/*65601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65604*/       OPC_CheckType, MVT::i32,
/*65606*/       OPC_MoveParent,
/*65607*/       OPC_MoveChild, 8,
/*65609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65612*/       OPC_RecordNode, // #7 = $offsetz
/*65613*/       OPC_CheckType, MVT::i32,
/*65615*/       OPC_MoveParent,
/*65616*/       OPC_MoveChild, 9,
/*65618*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65621*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65622*/       OPC_CheckType, MVT::i32,
/*65624*/       OPC_MoveParent,
/*65625*/       OPC_MoveChild, 10,
/*65627*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65630*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65631*/       OPC_CheckType, MVT::i32,
/*65633*/       OPC_MoveParent,
/*65634*/       OPC_MoveChild, 11,
/*65636*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65639*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65640*/       OPC_CheckType, MVT::i32,
/*65642*/       OPC_MoveParent,
/*65643*/       OPC_MoveChild, 12,
/*65645*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65648*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65649*/       OPC_CheckType, MVT::i32,
/*65651*/       OPC_MoveParent,
/*65652*/       OPC_MoveChild, 13,
/*65654*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65657*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65658*/       OPC_CheckType, MVT::i32,
/*65660*/       OPC_MoveParent,
/*65661*/       OPC_MoveChild, 14,
/*65663*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65666*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65667*/       OPC_CheckType, MVT::i32,
/*65669*/       OPC_MoveParent,
/*65670*/       OPC_MoveChild, 15,
/*65672*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65675*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65676*/       OPC_CheckType, MVT::i32,
/*65678*/       OPC_MoveParent,
/*65679*/       OPC_MoveChild, 16,
/*65681*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65684*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65685*/       OPC_CheckType, MVT::i32,
/*65687*/       OPC_MoveParent,
/*65688*/       OPC_MoveChild, 17,
/*65690*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65693*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65694*/       OPC_CheckType, MVT::i32,
/*65696*/       OPC_MoveParent,
/*65697*/       OPC_MoveChild, 18,
/*65699*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65702*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65703*/       OPC_CheckType, MVT::i32,
/*65705*/       OPC_MoveParent,
/*65706*/       OPC_CheckType, MVT::v4f32,
/*65708*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65710*/       OPC_EmitConvertToTarget, 1,
/*65712*/       OPC_EmitConvertToTarget, 2,
/*65714*/       OPC_EmitConvertToTarget, 3,
/*65716*/       OPC_EmitConvertToTarget, 4,
/*65718*/       OPC_EmitConvertToTarget, 5,
/*65720*/       OPC_EmitConvertToTarget, 6,
/*65722*/       OPC_EmitConvertToTarget, 7,
/*65724*/       OPC_EmitConvertToTarget, 8,
/*65726*/       OPC_EmitConvertToTarget, 9,
/*65728*/       OPC_EmitConvertToTarget, 10,
/*65730*/       OPC_EmitConvertToTarget, 11,
/*65732*/       OPC_EmitConvertToTarget, 12,
/*65734*/       OPC_EmitConvertToTarget, 13,
/*65736*/       OPC_EmitConvertToTarget, 14,
/*65738*/       OPC_EmitConvertToTarget, 15,
/*65740*/       OPC_EmitConvertToTarget, 16,
/*65742*/       OPC_EmitConvertToTarget, 17,
/*65744*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65769*/     /*Scope*/ 95|128,1/*223*/, /*->65994*/
/*65771*/       OPC_CheckChild0Integer, 7, 
/*65773*/       OPC_CheckChild0Type, MVT::i32,
/*65775*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65776*/       OPC_CheckChild1Type, MVT::v4i32,
/*65778*/       OPC_RecordChild2, // #1 = $srcx
/*65779*/       OPC_MoveChild, 2,
/*65781*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65784*/       OPC_CheckType, MVT::i32,
/*65786*/       OPC_MoveParent,
/*65787*/       OPC_RecordChild3, // #2 = $srcy
/*65788*/       OPC_MoveChild, 3,
/*65790*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65793*/       OPC_CheckType, MVT::i32,
/*65795*/       OPC_MoveParent,
/*65796*/       OPC_RecordChild4, // #3 = $srcz
/*65797*/       OPC_MoveChild, 4,
/*65799*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65802*/       OPC_CheckType, MVT::i32,
/*65804*/       OPC_MoveParent,
/*65805*/       OPC_RecordChild5, // #4 = $srcw
/*65806*/       OPC_MoveChild, 5,
/*65808*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65811*/       OPC_CheckType, MVT::i32,
/*65813*/       OPC_MoveParent,
/*65814*/       OPC_RecordChild6, // #5 = $offsetx
/*65815*/       OPC_MoveChild, 6,
/*65817*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65820*/       OPC_CheckType, MVT::i32,
/*65822*/       OPC_MoveParent,
/*65823*/       OPC_RecordChild7, // #6 = $offsety
/*65824*/       OPC_MoveChild, 7,
/*65826*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65829*/       OPC_CheckType, MVT::i32,
/*65831*/       OPC_MoveParent,
/*65832*/       OPC_MoveChild, 8,
/*65834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65837*/       OPC_RecordNode, // #7 = $offsetz
/*65838*/       OPC_CheckType, MVT::i32,
/*65840*/       OPC_MoveParent,
/*65841*/       OPC_MoveChild, 9,
/*65843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65846*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65847*/       OPC_CheckType, MVT::i32,
/*65849*/       OPC_MoveParent,
/*65850*/       OPC_MoveChild, 10,
/*65852*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65855*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65856*/       OPC_CheckType, MVT::i32,
/*65858*/       OPC_MoveParent,
/*65859*/       OPC_MoveChild, 11,
/*65861*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65864*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65865*/       OPC_CheckType, MVT::i32,
/*65867*/       OPC_MoveParent,
/*65868*/       OPC_MoveChild, 12,
/*65870*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65873*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65874*/       OPC_CheckType, MVT::i32,
/*65876*/       OPC_MoveParent,
/*65877*/       OPC_MoveChild, 13,
/*65879*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65882*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65883*/       OPC_CheckType, MVT::i32,
/*65885*/       OPC_MoveParent,
/*65886*/       OPC_MoveChild, 14,
/*65888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65891*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65892*/       OPC_CheckType, MVT::i32,
/*65894*/       OPC_MoveParent,
/*65895*/       OPC_MoveChild, 15,
/*65897*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65900*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65901*/       OPC_CheckType, MVT::i32,
/*65903*/       OPC_MoveParent,
/*65904*/       OPC_MoveChild, 16,
/*65906*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65909*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65910*/       OPC_CheckType, MVT::i32,
/*65912*/       OPC_MoveParent,
/*65913*/       OPC_MoveChild, 17,
/*65915*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65918*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65919*/       OPC_CheckType, MVT::i32,
/*65921*/       OPC_MoveParent,
/*65922*/       OPC_MoveChild, 18,
/*65924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65927*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65928*/       OPC_CheckType, MVT::i32,
/*65930*/       OPC_MoveParent,
/*65931*/       OPC_CheckType, MVT::v4f32,
/*65933*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65935*/       OPC_EmitConvertToTarget, 1,
/*65937*/       OPC_EmitConvertToTarget, 2,
/*65939*/       OPC_EmitConvertToTarget, 3,
/*65941*/       OPC_EmitConvertToTarget, 4,
/*65943*/       OPC_EmitConvertToTarget, 5,
/*65945*/       OPC_EmitConvertToTarget, 6,
/*65947*/       OPC_EmitConvertToTarget, 7,
/*65949*/       OPC_EmitConvertToTarget, 8,
/*65951*/       OPC_EmitConvertToTarget, 9,
/*65953*/       OPC_EmitConvertToTarget, 10,
/*65955*/       OPC_EmitConvertToTarget, 11,
/*65957*/       OPC_EmitConvertToTarget, 12,
/*65959*/       OPC_EmitConvertToTarget, 13,
/*65961*/       OPC_EmitConvertToTarget, 14,
/*65963*/       OPC_EmitConvertToTarget, 15,
/*65965*/       OPC_EmitConvertToTarget, 16,
/*65967*/       OPC_EmitConvertToTarget, 17,
/*65969*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65994*/     /*Scope*/ 95|128,1/*223*/, /*->66219*/
/*65996*/       OPC_CheckChild0Integer, 8, 
/*65998*/       OPC_CheckChild0Type, MVT::i32,
/*66000*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66001*/       OPC_CheckChild1Type, MVT::v4f32,
/*66003*/       OPC_RecordChild2, // #1 = $srcx
/*66004*/       OPC_MoveChild, 2,
/*66006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66009*/       OPC_CheckType, MVT::i32,
/*66011*/       OPC_MoveParent,
/*66012*/       OPC_RecordChild3, // #2 = $srcy
/*66013*/       OPC_MoveChild, 3,
/*66015*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66018*/       OPC_CheckType, MVT::i32,
/*66020*/       OPC_MoveParent,
/*66021*/       OPC_RecordChild4, // #3 = $srcz
/*66022*/       OPC_MoveChild, 4,
/*66024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66027*/       OPC_CheckType, MVT::i32,
/*66029*/       OPC_MoveParent,
/*66030*/       OPC_RecordChild5, // #4 = $srcw
/*66031*/       OPC_MoveChild, 5,
/*66033*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66036*/       OPC_CheckType, MVT::i32,
/*66038*/       OPC_MoveParent,
/*66039*/       OPC_RecordChild6, // #5 = $offsetx
/*66040*/       OPC_MoveChild, 6,
/*66042*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66045*/       OPC_CheckType, MVT::i32,
/*66047*/       OPC_MoveParent,
/*66048*/       OPC_RecordChild7, // #6 = $offsety
/*66049*/       OPC_MoveChild, 7,
/*66051*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66054*/       OPC_CheckType, MVT::i32,
/*66056*/       OPC_MoveParent,
/*66057*/       OPC_MoveChild, 8,
/*66059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66062*/       OPC_RecordNode, // #7 = $offsetz
/*66063*/       OPC_CheckType, MVT::i32,
/*66065*/       OPC_MoveParent,
/*66066*/       OPC_MoveChild, 9,
/*66068*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66071*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66072*/       OPC_CheckType, MVT::i32,
/*66074*/       OPC_MoveParent,
/*66075*/       OPC_MoveChild, 10,
/*66077*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66080*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66081*/       OPC_CheckType, MVT::i32,
/*66083*/       OPC_MoveParent,
/*66084*/       OPC_MoveChild, 11,
/*66086*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66089*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66090*/       OPC_CheckType, MVT::i32,
/*66092*/       OPC_MoveParent,
/*66093*/       OPC_MoveChild, 12,
/*66095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66098*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66099*/       OPC_CheckType, MVT::i32,
/*66101*/       OPC_MoveParent,
/*66102*/       OPC_MoveChild, 13,
/*66104*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66107*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66108*/       OPC_CheckType, MVT::i32,
/*66110*/       OPC_MoveParent,
/*66111*/       OPC_MoveChild, 14,
/*66113*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66116*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66117*/       OPC_CheckType, MVT::i32,
/*66119*/       OPC_MoveParent,
/*66120*/       OPC_MoveChild, 15,
/*66122*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66125*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66126*/       OPC_CheckType, MVT::i32,
/*66128*/       OPC_MoveParent,
/*66129*/       OPC_MoveChild, 16,
/*66131*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66134*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66135*/       OPC_CheckType, MVT::i32,
/*66137*/       OPC_MoveParent,
/*66138*/       OPC_MoveChild, 17,
/*66140*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66143*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66144*/       OPC_CheckType, MVT::i32,
/*66146*/       OPC_MoveParent,
/*66147*/       OPC_MoveChild, 18,
/*66149*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66152*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66153*/       OPC_CheckType, MVT::i32,
/*66155*/       OPC_MoveParent,
/*66156*/       OPC_CheckType, MVT::v4f32,
/*66158*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66160*/       OPC_EmitConvertToTarget, 1,
/*66162*/       OPC_EmitConvertToTarget, 2,
/*66164*/       OPC_EmitConvertToTarget, 3,
/*66166*/       OPC_EmitConvertToTarget, 4,
/*66168*/       OPC_EmitConvertToTarget, 5,
/*66170*/       OPC_EmitConvertToTarget, 6,
/*66172*/       OPC_EmitConvertToTarget, 7,
/*66174*/       OPC_EmitConvertToTarget, 8,
/*66176*/       OPC_EmitConvertToTarget, 9,
/*66178*/       OPC_EmitConvertToTarget, 10,
/*66180*/       OPC_EmitConvertToTarget, 11,
/*66182*/       OPC_EmitConvertToTarget, 12,
/*66184*/       OPC_EmitConvertToTarget, 13,
/*66186*/       OPC_EmitConvertToTarget, 14,
/*66188*/       OPC_EmitConvertToTarget, 15,
/*66190*/       OPC_EmitConvertToTarget, 16,
/*66192*/       OPC_EmitConvertToTarget, 17,
/*66194*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66219*/     /*Scope*/ 95|128,1/*223*/, /*->66444*/
/*66221*/       OPC_CheckChild0Integer, 9, 
/*66223*/       OPC_CheckChild0Type, MVT::i32,
/*66225*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66226*/       OPC_CheckChild1Type, MVT::v4f32,
/*66228*/       OPC_RecordChild2, // #1 = $srcx
/*66229*/       OPC_MoveChild, 2,
/*66231*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66234*/       OPC_CheckType, MVT::i32,
/*66236*/       OPC_MoveParent,
/*66237*/       OPC_RecordChild3, // #2 = $srcy
/*66238*/       OPC_MoveChild, 3,
/*66240*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66243*/       OPC_CheckType, MVT::i32,
/*66245*/       OPC_MoveParent,
/*66246*/       OPC_RecordChild4, // #3 = $srcz
/*66247*/       OPC_MoveChild, 4,
/*66249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66252*/       OPC_CheckType, MVT::i32,
/*66254*/       OPC_MoveParent,
/*66255*/       OPC_RecordChild5, // #4 = $srcw
/*66256*/       OPC_MoveChild, 5,
/*66258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66261*/       OPC_CheckType, MVT::i32,
/*66263*/       OPC_MoveParent,
/*66264*/       OPC_RecordChild6, // #5 = $offsetx
/*66265*/       OPC_MoveChild, 6,
/*66267*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66270*/       OPC_CheckType, MVT::i32,
/*66272*/       OPC_MoveParent,
/*66273*/       OPC_RecordChild7, // #6 = $offsety
/*66274*/       OPC_MoveChild, 7,
/*66276*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66279*/       OPC_CheckType, MVT::i32,
/*66281*/       OPC_MoveParent,
/*66282*/       OPC_MoveChild, 8,
/*66284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66287*/       OPC_RecordNode, // #7 = $offsetz
/*66288*/       OPC_CheckType, MVT::i32,
/*66290*/       OPC_MoveParent,
/*66291*/       OPC_MoveChild, 9,
/*66293*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66296*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66297*/       OPC_CheckType, MVT::i32,
/*66299*/       OPC_MoveParent,
/*66300*/       OPC_MoveChild, 10,
/*66302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66305*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66306*/       OPC_CheckType, MVT::i32,
/*66308*/       OPC_MoveParent,
/*66309*/       OPC_MoveChild, 11,
/*66311*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66314*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66315*/       OPC_CheckType, MVT::i32,
/*66317*/       OPC_MoveParent,
/*66318*/       OPC_MoveChild, 12,
/*66320*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66323*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66324*/       OPC_CheckType, MVT::i32,
/*66326*/       OPC_MoveParent,
/*66327*/       OPC_MoveChild, 13,
/*66329*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66332*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66333*/       OPC_CheckType, MVT::i32,
/*66335*/       OPC_MoveParent,
/*66336*/       OPC_MoveChild, 14,
/*66338*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66341*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66342*/       OPC_CheckType, MVT::i32,
/*66344*/       OPC_MoveParent,
/*66345*/       OPC_MoveChild, 15,
/*66347*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66350*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66351*/       OPC_CheckType, MVT::i32,
/*66353*/       OPC_MoveParent,
/*66354*/       OPC_MoveChild, 16,
/*66356*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66359*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66360*/       OPC_CheckType, MVT::i32,
/*66362*/       OPC_MoveParent,
/*66363*/       OPC_MoveChild, 17,
/*66365*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66368*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66369*/       OPC_CheckType, MVT::i32,
/*66371*/       OPC_MoveParent,
/*66372*/       OPC_MoveChild, 18,
/*66374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66377*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66378*/       OPC_CheckType, MVT::i32,
/*66380*/       OPC_MoveParent,
/*66381*/       OPC_CheckType, MVT::v4f32,
/*66383*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66385*/       OPC_EmitConvertToTarget, 1,
/*66387*/       OPC_EmitConvertToTarget, 2,
/*66389*/       OPC_EmitConvertToTarget, 3,
/*66391*/       OPC_EmitConvertToTarget, 4,
/*66393*/       OPC_EmitConvertToTarget, 5,
/*66395*/       OPC_EmitConvertToTarget, 6,
/*66397*/       OPC_EmitConvertToTarget, 7,
/*66399*/       OPC_EmitConvertToTarget, 8,
/*66401*/       OPC_EmitConvertToTarget, 9,
/*66403*/       OPC_EmitConvertToTarget, 10,
/*66405*/       OPC_EmitConvertToTarget, 11,
/*66407*/       OPC_EmitConvertToTarget, 12,
/*66409*/       OPC_EmitConvertToTarget, 13,
/*66411*/       OPC_EmitConvertToTarget, 14,
/*66413*/       OPC_EmitConvertToTarget, 15,
/*66415*/       OPC_EmitConvertToTarget, 16,
/*66417*/       OPC_EmitConvertToTarget, 17,
/*66419*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66444*/     /*Scope*/ 95|128,1/*223*/, /*->66669*/
/*66446*/       OPC_CheckChild0Integer, 10, 
/*66448*/       OPC_CheckChild0Type, MVT::i32,
/*66450*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66451*/       OPC_CheckChild1Type, MVT::v4i32,
/*66453*/       OPC_RecordChild2, // #1 = $srcx
/*66454*/       OPC_MoveChild, 2,
/*66456*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66459*/       OPC_CheckType, MVT::i32,
/*66461*/       OPC_MoveParent,
/*66462*/       OPC_RecordChild3, // #2 = $srcy
/*66463*/       OPC_MoveChild, 3,
/*66465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66468*/       OPC_CheckType, MVT::i32,
/*66470*/       OPC_MoveParent,
/*66471*/       OPC_RecordChild4, // #3 = $srcz
/*66472*/       OPC_MoveChild, 4,
/*66474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66477*/       OPC_CheckType, MVT::i32,
/*66479*/       OPC_MoveParent,
/*66480*/       OPC_RecordChild5, // #4 = $srcw
/*66481*/       OPC_MoveChild, 5,
/*66483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66486*/       OPC_CheckType, MVT::i32,
/*66488*/       OPC_MoveParent,
/*66489*/       OPC_RecordChild6, // #5 = $offsetx
/*66490*/       OPC_MoveChild, 6,
/*66492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66495*/       OPC_CheckType, MVT::i32,
/*66497*/       OPC_MoveParent,
/*66498*/       OPC_RecordChild7, // #6 = $offsety
/*66499*/       OPC_MoveChild, 7,
/*66501*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66504*/       OPC_CheckType, MVT::i32,
/*66506*/       OPC_MoveParent,
/*66507*/       OPC_MoveChild, 8,
/*66509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66512*/       OPC_RecordNode, // #7 = $offsetz
/*66513*/       OPC_CheckType, MVT::i32,
/*66515*/       OPC_MoveParent,
/*66516*/       OPC_MoveChild, 9,
/*66518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66521*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66522*/       OPC_CheckType, MVT::i32,
/*66524*/       OPC_MoveParent,
/*66525*/       OPC_MoveChild, 10,
/*66527*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66530*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66531*/       OPC_CheckType, MVT::i32,
/*66533*/       OPC_MoveParent,
/*66534*/       OPC_MoveChild, 11,
/*66536*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66539*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66540*/       OPC_CheckType, MVT::i32,
/*66542*/       OPC_MoveParent,
/*66543*/       OPC_MoveChild, 12,
/*66545*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66548*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66549*/       OPC_CheckType, MVT::i32,
/*66551*/       OPC_MoveParent,
/*66552*/       OPC_MoveChild, 13,
/*66554*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66557*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66558*/       OPC_CheckType, MVT::i32,
/*66560*/       OPC_MoveParent,
/*66561*/       OPC_MoveChild, 14,
/*66563*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66566*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66567*/       OPC_CheckType, MVT::i32,
/*66569*/       OPC_MoveParent,
/*66570*/       OPC_MoveChild, 15,
/*66572*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66575*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66576*/       OPC_CheckType, MVT::i32,
/*66578*/       OPC_MoveParent,
/*66579*/       OPC_MoveChild, 16,
/*66581*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66584*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66585*/       OPC_CheckType, MVT::i32,
/*66587*/       OPC_MoveParent,
/*66588*/       OPC_MoveChild, 17,
/*66590*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66593*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66594*/       OPC_CheckType, MVT::i32,
/*66596*/       OPC_MoveParent,
/*66597*/       OPC_MoveChild, 18,
/*66599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66602*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66603*/       OPC_CheckType, MVT::i32,
/*66605*/       OPC_MoveParent,
/*66606*/       OPC_CheckType, MVT::v4f32,
/*66608*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66610*/       OPC_EmitConvertToTarget, 1,
/*66612*/       OPC_EmitConvertToTarget, 2,
/*66614*/       OPC_EmitConvertToTarget, 3,
/*66616*/       OPC_EmitConvertToTarget, 4,
/*66618*/       OPC_EmitConvertToTarget, 5,
/*66620*/       OPC_EmitConvertToTarget, 6,
/*66622*/       OPC_EmitConvertToTarget, 7,
/*66624*/       OPC_EmitConvertToTarget, 8,
/*66626*/       OPC_EmitConvertToTarget, 9,
/*66628*/       OPC_EmitConvertToTarget, 10,
/*66630*/       OPC_EmitConvertToTarget, 11,
/*66632*/       OPC_EmitConvertToTarget, 12,
/*66634*/       OPC_EmitConvertToTarget, 13,
/*66636*/       OPC_EmitConvertToTarget, 14,
/*66638*/       OPC_EmitConvertToTarget, 15,
/*66640*/       OPC_EmitConvertToTarget, 16,
/*66642*/       OPC_EmitConvertToTarget, 17,
/*66644*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66669*/     0, /*End of Scope*/
/*66670*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->67736
/*66674*/     OPC_RecordChild0, // #0 = $addr
/*66675*/     OPC_Scope, 121|128,1/*249*/, /*->66927*/ // 5 children in Scope
/*66678*/       OPC_CheckChild0Type, MVT::v2i32,
/*66680*/       OPC_RecordChild1, // #1 = $rsrc
/*66681*/       OPC_RecordChild2, // #2 = $sampler
/*66682*/       OPC_MoveChild, 3,
/*66684*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66687*/       OPC_Scope, 47, /*->66736*/ // 5 children in Scope
/*66689*/         OPC_CheckPredicate, 143, // Predicate_TEX_RECT
/*66691*/         OPC_MoveParent,
/*66692*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66694*/         OPC_EmitInteger, MVT::i32, 15, 
/*66697*/         OPC_EmitInteger, MVT::i1, 1, 
/*66700*/         OPC_EmitInteger, MVT::i1, 0, 
/*66703*/         OPC_EmitInteger, MVT::i1, 0, 
/*66706*/         OPC_EmitInteger, MVT::i1, 0, 
/*66709*/         OPC_EmitInteger, MVT::i1, 0, 
/*66712*/         OPC_EmitInteger, MVT::i1, 0, 
/*66715*/         OPC_EmitInteger, MVT::i1, 0, 
/*66718*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66736*/       /*Scope*/ 47, /*->66784*/
/*66737*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*66739*/         OPC_MoveParent,
/*66740*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66742*/         OPC_EmitInteger, MVT::i32, 15, 
/*66745*/         OPC_EmitInteger, MVT::i1, 0, 
/*66748*/         OPC_EmitInteger, MVT::i1, 0, 
/*66751*/         OPC_EmitInteger, MVT::i1, 1, 
/*66754*/         OPC_EmitInteger, MVT::i1, 0, 
/*66757*/         OPC_EmitInteger, MVT::i1, 0, 
/*66760*/         OPC_EmitInteger, MVT::i1, 0, 
/*66763*/         OPC_EmitInteger, MVT::i1, 0, 
/*66766*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66784*/       /*Scope*/ 47, /*->66832*/
/*66785*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*66787*/         OPC_MoveParent,
/*66788*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66790*/         OPC_EmitInteger, MVT::i32, 15, 
/*66793*/         OPC_EmitInteger, MVT::i1, 0, 
/*66796*/         OPC_EmitInteger, MVT::i1, 0, 
/*66799*/         OPC_EmitInteger, MVT::i1, 0, 
/*66802*/         OPC_EmitInteger, MVT::i1, 0, 
/*66805*/         OPC_EmitInteger, MVT::i1, 0, 
/*66808*/         OPC_EmitInteger, MVT::i1, 0, 
/*66811*/         OPC_EmitInteger, MVT::i1, 0, 
/*66814*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66832*/       /*Scope*/ 47, /*->66880*/
/*66833*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*66835*/         OPC_MoveParent,
/*66836*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66838*/         OPC_EmitInteger, MVT::i32, 15, 
/*66841*/         OPC_EmitInteger, MVT::i1, 0, 
/*66844*/         OPC_EmitInteger, MVT::i1, 0, 
/*66847*/         OPC_EmitInteger, MVT::i1, 1, 
/*66850*/         OPC_EmitInteger, MVT::i1, 0, 
/*66853*/         OPC_EmitInteger, MVT::i1, 0, 
/*66856*/         OPC_EmitInteger, MVT::i1, 0, 
/*66859*/         OPC_EmitInteger, MVT::i1, 0, 
/*66862*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66880*/       /*Scope*/ 45, /*->66926*/
/*66881*/         OPC_MoveParent,
/*66882*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66884*/         OPC_EmitInteger, MVT::i32, 15, 
/*66887*/         OPC_EmitInteger, MVT::i1, 0, 
/*66890*/         OPC_EmitInteger, MVT::i1, 0, 
/*66893*/         OPC_EmitInteger, MVT::i1, 0, 
/*66896*/         OPC_EmitInteger, MVT::i1, 0, 
/*66899*/         OPC_EmitInteger, MVT::i1, 0, 
/*66902*/         OPC_EmitInteger, MVT::i1, 0, 
/*66905*/         OPC_EmitInteger, MVT::i1, 0, 
/*66908*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66926*/       0, /*End of Scope*/
/*66927*/     /*Scope*/ 121|128,1/*249*/, /*->67178*/
/*66929*/       OPC_CheckChild0Type, MVT::v4i32,
/*66931*/       OPC_RecordChild1, // #1 = $rsrc
/*66932*/       OPC_RecordChild2, // #2 = $sampler
/*66933*/       OPC_MoveChild, 3,
/*66935*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66938*/       OPC_Scope, 47, /*->66987*/ // 5 children in Scope
/*66940*/         OPC_CheckPredicate, 143, // Predicate_TEX_RECT
/*66942*/         OPC_MoveParent,
/*66943*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66945*/         OPC_EmitInteger, MVT::i32, 15, 
/*66948*/         OPC_EmitInteger, MVT::i1, 1, 
/*66951*/         OPC_EmitInteger, MVT::i1, 0, 
/*66954*/         OPC_EmitInteger, MVT::i1, 0, 
/*66957*/         OPC_EmitInteger, MVT::i1, 0, 
/*66960*/         OPC_EmitInteger, MVT::i1, 0, 
/*66963*/         OPC_EmitInteger, MVT::i1, 0, 
/*66966*/         OPC_EmitInteger, MVT::i1, 0, 
/*66969*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66987*/       /*Scope*/ 47, /*->67035*/
/*66988*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*66990*/         OPC_MoveParent,
/*66991*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66993*/         OPC_EmitInteger, MVT::i32, 15, 
/*66996*/         OPC_EmitInteger, MVT::i1, 0, 
/*66999*/         OPC_EmitInteger, MVT::i1, 0, 
/*67002*/         OPC_EmitInteger, MVT::i1, 1, 
/*67005*/         OPC_EmitInteger, MVT::i1, 0, 
/*67008*/         OPC_EmitInteger, MVT::i1, 0, 
/*67011*/         OPC_EmitInteger, MVT::i1, 0, 
/*67014*/         OPC_EmitInteger, MVT::i1, 0, 
/*67017*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67035*/       /*Scope*/ 47, /*->67083*/
/*67036*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*67038*/         OPC_MoveParent,
/*67039*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67041*/         OPC_EmitInteger, MVT::i32, 15, 
/*67044*/         OPC_EmitInteger, MVT::i1, 0, 
/*67047*/         OPC_EmitInteger, MVT::i1, 0, 
/*67050*/         OPC_EmitInteger, MVT::i1, 0, 
/*67053*/         OPC_EmitInteger, MVT::i1, 0, 
/*67056*/         OPC_EmitInteger, MVT::i1, 0, 
/*67059*/         OPC_EmitInteger, MVT::i1, 0, 
/*67062*/         OPC_EmitInteger, MVT::i1, 0, 
/*67065*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67083*/       /*Scope*/ 47, /*->67131*/
/*67084*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*67086*/         OPC_MoveParent,
/*67087*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67089*/         OPC_EmitInteger, MVT::i32, 15, 
/*67092*/         OPC_EmitInteger, MVT::i1, 0, 
/*67095*/         OPC_EmitInteger, MVT::i1, 0, 
/*67098*/         OPC_EmitInteger, MVT::i1, 1, 
/*67101*/         OPC_EmitInteger, MVT::i1, 0, 
/*67104*/         OPC_EmitInteger, MVT::i1, 0, 
/*67107*/         OPC_EmitInteger, MVT::i1, 0, 
/*67110*/         OPC_EmitInteger, MVT::i1, 0, 
/*67113*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67131*/       /*Scope*/ 45, /*->67177*/
/*67132*/         OPC_MoveParent,
/*67133*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67135*/         OPC_EmitInteger, MVT::i32, 15, 
/*67138*/         OPC_EmitInteger, MVT::i1, 0, 
/*67141*/         OPC_EmitInteger, MVT::i1, 0, 
/*67144*/         OPC_EmitInteger, MVT::i1, 0, 
/*67147*/         OPC_EmitInteger, MVT::i1, 0, 
/*67150*/         OPC_EmitInteger, MVT::i1, 0, 
/*67153*/         OPC_EmitInteger, MVT::i1, 0, 
/*67156*/         OPC_EmitInteger, MVT::i1, 0, 
/*67159*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67177*/       0, /*End of Scope*/
/*67178*/     /*Scope*/ 121|128,1/*249*/, /*->67429*/
/*67180*/       OPC_CheckChild0Type, MVT::v8i32,
/*67182*/       OPC_RecordChild1, // #1 = $rsrc
/*67183*/       OPC_RecordChild2, // #2 = $sampler
/*67184*/       OPC_MoveChild, 3,
/*67186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67189*/       OPC_Scope, 47, /*->67238*/ // 5 children in Scope
/*67191*/         OPC_CheckPredicate, 143, // Predicate_TEX_RECT
/*67193*/         OPC_MoveParent,
/*67194*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67196*/         OPC_EmitInteger, MVT::i32, 15, 
/*67199*/         OPC_EmitInteger, MVT::i1, 1, 
/*67202*/         OPC_EmitInteger, MVT::i1, 0, 
/*67205*/         OPC_EmitInteger, MVT::i1, 0, 
/*67208*/         OPC_EmitInteger, MVT::i1, 0, 
/*67211*/         OPC_EmitInteger, MVT::i1, 0, 
/*67214*/         OPC_EmitInteger, MVT::i1, 0, 
/*67217*/         OPC_EmitInteger, MVT::i1, 0, 
/*67220*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67238*/       /*Scope*/ 47, /*->67286*/
/*67239*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*67241*/         OPC_MoveParent,
/*67242*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67244*/         OPC_EmitInteger, MVT::i32, 15, 
/*67247*/         OPC_EmitInteger, MVT::i1, 0, 
/*67250*/         OPC_EmitInteger, MVT::i1, 0, 
/*67253*/         OPC_EmitInteger, MVT::i1, 1, 
/*67256*/         OPC_EmitInteger, MVT::i1, 0, 
/*67259*/         OPC_EmitInteger, MVT::i1, 0, 
/*67262*/         OPC_EmitInteger, MVT::i1, 0, 
/*67265*/         OPC_EmitInteger, MVT::i1, 0, 
/*67268*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67286*/       /*Scope*/ 47, /*->67334*/
/*67287*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*67289*/         OPC_MoveParent,
/*67290*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67292*/         OPC_EmitInteger, MVT::i32, 15, 
/*67295*/         OPC_EmitInteger, MVT::i1, 0, 
/*67298*/         OPC_EmitInteger, MVT::i1, 0, 
/*67301*/         OPC_EmitInteger, MVT::i1, 0, 
/*67304*/         OPC_EmitInteger, MVT::i1, 0, 
/*67307*/         OPC_EmitInteger, MVT::i1, 0, 
/*67310*/         OPC_EmitInteger, MVT::i1, 0, 
/*67313*/         OPC_EmitInteger, MVT::i1, 0, 
/*67316*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67334*/       /*Scope*/ 47, /*->67382*/
/*67335*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*67337*/         OPC_MoveParent,
/*67338*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67340*/         OPC_EmitInteger, MVT::i32, 15, 
/*67343*/         OPC_EmitInteger, MVT::i1, 0, 
/*67346*/         OPC_EmitInteger, MVT::i1, 0, 
/*67349*/         OPC_EmitInteger, MVT::i1, 1, 
/*67352*/         OPC_EmitInteger, MVT::i1, 0, 
/*67355*/         OPC_EmitInteger, MVT::i1, 0, 
/*67358*/         OPC_EmitInteger, MVT::i1, 0, 
/*67361*/         OPC_EmitInteger, MVT::i1, 0, 
/*67364*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67382*/       /*Scope*/ 45, /*->67428*/
/*67383*/         OPC_MoveParent,
/*67384*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67386*/         OPC_EmitInteger, MVT::i32, 15, 
/*67389*/         OPC_EmitInteger, MVT::i1, 0, 
/*67392*/         OPC_EmitInteger, MVT::i1, 0, 
/*67395*/         OPC_EmitInteger, MVT::i1, 0, 
/*67398*/         OPC_EmitInteger, MVT::i1, 0, 
/*67401*/         OPC_EmitInteger, MVT::i1, 0, 
/*67404*/         OPC_EmitInteger, MVT::i1, 0, 
/*67407*/         OPC_EmitInteger, MVT::i1, 0, 
/*67410*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67428*/       0, /*End of Scope*/
/*67429*/     /*Scope*/ 121|128,1/*249*/, /*->67680*/
/*67431*/       OPC_CheckChild0Type, MVT::v16i32,
/*67433*/       OPC_RecordChild1, // #1 = $rsrc
/*67434*/       OPC_RecordChild2, // #2 = $sampler
/*67435*/       OPC_MoveChild, 3,
/*67437*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67440*/       OPC_Scope, 47, /*->67489*/ // 5 children in Scope
/*67442*/         OPC_CheckPredicate, 143, // Predicate_TEX_RECT
/*67444*/         OPC_MoveParent,
/*67445*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67447*/         OPC_EmitInteger, MVT::i32, 15, 
/*67450*/         OPC_EmitInteger, MVT::i1, 1, 
/*67453*/         OPC_EmitInteger, MVT::i1, 0, 
/*67456*/         OPC_EmitInteger, MVT::i1, 0, 
/*67459*/         OPC_EmitInteger, MVT::i1, 0, 
/*67462*/         OPC_EmitInteger, MVT::i1, 0, 
/*67465*/         OPC_EmitInteger, MVT::i1, 0, 
/*67468*/         OPC_EmitInteger, MVT::i1, 0, 
/*67471*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67489*/       /*Scope*/ 47, /*->67537*/
/*67490*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*67492*/         OPC_MoveParent,
/*67493*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67495*/         OPC_EmitInteger, MVT::i32, 15, 
/*67498*/         OPC_EmitInteger, MVT::i1, 0, 
/*67501*/         OPC_EmitInteger, MVT::i1, 0, 
/*67504*/         OPC_EmitInteger, MVT::i1, 1, 
/*67507*/         OPC_EmitInteger, MVT::i1, 0, 
/*67510*/         OPC_EmitInteger, MVT::i1, 0, 
/*67513*/         OPC_EmitInteger, MVT::i1, 0, 
/*67516*/         OPC_EmitInteger, MVT::i1, 0, 
/*67519*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67537*/       /*Scope*/ 47, /*->67585*/
/*67538*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*67540*/         OPC_MoveParent,
/*67541*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67543*/         OPC_EmitInteger, MVT::i32, 15, 
/*67546*/         OPC_EmitInteger, MVT::i1, 0, 
/*67549*/         OPC_EmitInteger, MVT::i1, 0, 
/*67552*/         OPC_EmitInteger, MVT::i1, 0, 
/*67555*/         OPC_EmitInteger, MVT::i1, 0, 
/*67558*/         OPC_EmitInteger, MVT::i1, 0, 
/*67561*/         OPC_EmitInteger, MVT::i1, 0, 
/*67564*/         OPC_EmitInteger, MVT::i1, 0, 
/*67567*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67585*/       /*Scope*/ 47, /*->67633*/
/*67586*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*67588*/         OPC_MoveParent,
/*67589*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67591*/         OPC_EmitInteger, MVT::i32, 15, 
/*67594*/         OPC_EmitInteger, MVT::i1, 0, 
/*67597*/         OPC_EmitInteger, MVT::i1, 0, 
/*67600*/         OPC_EmitInteger, MVT::i1, 1, 
/*67603*/         OPC_EmitInteger, MVT::i1, 0, 
/*67606*/         OPC_EmitInteger, MVT::i1, 0, 
/*67609*/         OPC_EmitInteger, MVT::i1, 0, 
/*67612*/         OPC_EmitInteger, MVT::i1, 0, 
/*67615*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67633*/       /*Scope*/ 45, /*->67679*/
/*67634*/         OPC_MoveParent,
/*67635*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67637*/         OPC_EmitInteger, MVT::i32, 15, 
/*67640*/         OPC_EmitInteger, MVT::i1, 0, 
/*67643*/         OPC_EmitInteger, MVT::i1, 0, 
/*67646*/         OPC_EmitInteger, MVT::i1, 0, 
/*67649*/         OPC_EmitInteger, MVT::i1, 0, 
/*67652*/         OPC_EmitInteger, MVT::i1, 0, 
/*67655*/         OPC_EmitInteger, MVT::i1, 0, 
/*67658*/         OPC_EmitInteger, MVT::i1, 0, 
/*67661*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67679*/       0, /*End of Scope*/
/*67680*/     /*Scope*/ 54, /*->67735*/
/*67681*/       OPC_CheckChild0Type, MVT::i32,
/*67683*/       OPC_RecordChild1, // #1 = $rsrc
/*67684*/       OPC_RecordChild2, // #2 = $sampler
/*67685*/       OPC_MoveChild, 3,
/*67687*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67690*/       OPC_MoveParent,
/*67691*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67693*/       OPC_EmitInteger, MVT::i32, 15, 
/*67696*/       OPC_EmitInteger, MVT::i1, 0, 
/*67699*/       OPC_EmitInteger, MVT::i1, 0, 
/*67702*/       OPC_EmitInteger, MVT::i1, 0, 
/*67705*/       OPC_EmitInteger, MVT::i1, 0, 
/*67708*/       OPC_EmitInteger, MVT::i1, 0, 
/*67711*/       OPC_EmitInteger, MVT::i1, 0, 
/*67714*/       OPC_EmitInteger, MVT::i1, 0, 
/*67717*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67735*/     0, /*End of Scope*/
/*67736*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->68555
/*67740*/     OPC_RecordChild0, // #0 = $addr
/*67741*/     OPC_Scope, 73|128,1/*201*/, /*->67945*/ // 4 children in Scope
/*67744*/       OPC_CheckChild0Type, MVT::v2i32,
/*67746*/       OPC_RecordChild1, // #1 = $rsrc
/*67747*/       OPC_RecordChild2, // #2 = $sampler
/*67748*/       OPC_MoveChild, 3,
/*67750*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67753*/       OPC_Scope, 47, /*->67802*/ // 4 children in Scope
/*67755*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*67757*/         OPC_MoveParent,
/*67758*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67760*/         OPC_EmitInteger, MVT::i32, 15, 
/*67763*/         OPC_EmitInteger, MVT::i1, 0, 
/*67766*/         OPC_EmitInteger, MVT::i1, 0, 
/*67769*/         OPC_EmitInteger, MVT::i1, 1, 
/*67772*/         OPC_EmitInteger, MVT::i1, 0, 
/*67775*/         OPC_EmitInteger, MVT::i1, 0, 
/*67778*/         OPC_EmitInteger, MVT::i1, 0, 
/*67781*/         OPC_EmitInteger, MVT::i1, 0, 
/*67784*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67802*/       /*Scope*/ 47, /*->67850*/
/*67803*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*67805*/         OPC_MoveParent,
/*67806*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67808*/         OPC_EmitInteger, MVT::i32, 15, 
/*67811*/         OPC_EmitInteger, MVT::i1, 0, 
/*67814*/         OPC_EmitInteger, MVT::i1, 0, 
/*67817*/         OPC_EmitInteger, MVT::i1, 0, 
/*67820*/         OPC_EmitInteger, MVT::i1, 0, 
/*67823*/         OPC_EmitInteger, MVT::i1, 0, 
/*67826*/         OPC_EmitInteger, MVT::i1, 0, 
/*67829*/         OPC_EmitInteger, MVT::i1, 0, 
/*67832*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67850*/       /*Scope*/ 47, /*->67898*/
/*67851*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*67853*/         OPC_MoveParent,
/*67854*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67856*/         OPC_EmitInteger, MVT::i32, 15, 
/*67859*/         OPC_EmitInteger, MVT::i1, 0, 
/*67862*/         OPC_EmitInteger, MVT::i1, 0, 
/*67865*/         OPC_EmitInteger, MVT::i1, 1, 
/*67868*/         OPC_EmitInteger, MVT::i1, 0, 
/*67871*/         OPC_EmitInteger, MVT::i1, 0, 
/*67874*/         OPC_EmitInteger, MVT::i1, 0, 
/*67877*/         OPC_EmitInteger, MVT::i1, 0, 
/*67880*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67898*/       /*Scope*/ 45, /*->67944*/
/*67899*/         OPC_MoveParent,
/*67900*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67902*/         OPC_EmitInteger, MVT::i32, 15, 
/*67905*/         OPC_EmitInteger, MVT::i1, 0, 
/*67908*/         OPC_EmitInteger, MVT::i1, 0, 
/*67911*/         OPC_EmitInteger, MVT::i1, 0, 
/*67914*/         OPC_EmitInteger, MVT::i1, 0, 
/*67917*/         OPC_EmitInteger, MVT::i1, 0, 
/*67920*/         OPC_EmitInteger, MVT::i1, 0, 
/*67923*/         OPC_EmitInteger, MVT::i1, 0, 
/*67926*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67944*/       0, /*End of Scope*/
/*67945*/     /*Scope*/ 73|128,1/*201*/, /*->68148*/
/*67947*/       OPC_CheckChild0Type, MVT::v4i32,
/*67949*/       OPC_RecordChild1, // #1 = $rsrc
/*67950*/       OPC_RecordChild2, // #2 = $sampler
/*67951*/       OPC_MoveChild, 3,
/*67953*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67956*/       OPC_Scope, 47, /*->68005*/ // 4 children in Scope
/*67958*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*67960*/         OPC_MoveParent,
/*67961*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67963*/         OPC_EmitInteger, MVT::i32, 15, 
/*67966*/         OPC_EmitInteger, MVT::i1, 0, 
/*67969*/         OPC_EmitInteger, MVT::i1, 0, 
/*67972*/         OPC_EmitInteger, MVT::i1, 1, 
/*67975*/         OPC_EmitInteger, MVT::i1, 0, 
/*67978*/         OPC_EmitInteger, MVT::i1, 0, 
/*67981*/         OPC_EmitInteger, MVT::i1, 0, 
/*67984*/         OPC_EmitInteger, MVT::i1, 0, 
/*67987*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68005*/       /*Scope*/ 47, /*->68053*/
/*68006*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68008*/         OPC_MoveParent,
/*68009*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68011*/         OPC_EmitInteger, MVT::i32, 15, 
/*68014*/         OPC_EmitInteger, MVT::i1, 0, 
/*68017*/         OPC_EmitInteger, MVT::i1, 0, 
/*68020*/         OPC_EmitInteger, MVT::i1, 0, 
/*68023*/         OPC_EmitInteger, MVT::i1, 0, 
/*68026*/         OPC_EmitInteger, MVT::i1, 0, 
/*68029*/         OPC_EmitInteger, MVT::i1, 0, 
/*68032*/         OPC_EmitInteger, MVT::i1, 0, 
/*68035*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68053*/       /*Scope*/ 47, /*->68101*/
/*68054*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68056*/         OPC_MoveParent,
/*68057*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68059*/         OPC_EmitInteger, MVT::i32, 15, 
/*68062*/         OPC_EmitInteger, MVT::i1, 0, 
/*68065*/         OPC_EmitInteger, MVT::i1, 0, 
/*68068*/         OPC_EmitInteger, MVT::i1, 1, 
/*68071*/         OPC_EmitInteger, MVT::i1, 0, 
/*68074*/         OPC_EmitInteger, MVT::i1, 0, 
/*68077*/         OPC_EmitInteger, MVT::i1, 0, 
/*68080*/         OPC_EmitInteger, MVT::i1, 0, 
/*68083*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68101*/       /*Scope*/ 45, /*->68147*/
/*68102*/         OPC_MoveParent,
/*68103*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68105*/         OPC_EmitInteger, MVT::i32, 15, 
/*68108*/         OPC_EmitInteger, MVT::i1, 0, 
/*68111*/         OPC_EmitInteger, MVT::i1, 0, 
/*68114*/         OPC_EmitInteger, MVT::i1, 0, 
/*68117*/         OPC_EmitInteger, MVT::i1, 0, 
/*68120*/         OPC_EmitInteger, MVT::i1, 0, 
/*68123*/         OPC_EmitInteger, MVT::i1, 0, 
/*68126*/         OPC_EmitInteger, MVT::i1, 0, 
/*68129*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68147*/       0, /*End of Scope*/
/*68148*/     /*Scope*/ 73|128,1/*201*/, /*->68351*/
/*68150*/       OPC_CheckChild0Type, MVT::v8i32,
/*68152*/       OPC_RecordChild1, // #1 = $rsrc
/*68153*/       OPC_RecordChild2, // #2 = $sampler
/*68154*/       OPC_MoveChild, 3,
/*68156*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68159*/       OPC_Scope, 47, /*->68208*/ // 4 children in Scope
/*68161*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68163*/         OPC_MoveParent,
/*68164*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68166*/         OPC_EmitInteger, MVT::i32, 15, 
/*68169*/         OPC_EmitInteger, MVT::i1, 0, 
/*68172*/         OPC_EmitInteger, MVT::i1, 0, 
/*68175*/         OPC_EmitInteger, MVT::i1, 1, 
/*68178*/         OPC_EmitInteger, MVT::i1, 0, 
/*68181*/         OPC_EmitInteger, MVT::i1, 0, 
/*68184*/         OPC_EmitInteger, MVT::i1, 0, 
/*68187*/         OPC_EmitInteger, MVT::i1, 0, 
/*68190*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68208*/       /*Scope*/ 47, /*->68256*/
/*68209*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68211*/         OPC_MoveParent,
/*68212*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68214*/         OPC_EmitInteger, MVT::i32, 15, 
/*68217*/         OPC_EmitInteger, MVT::i1, 0, 
/*68220*/         OPC_EmitInteger, MVT::i1, 0, 
/*68223*/         OPC_EmitInteger, MVT::i1, 0, 
/*68226*/         OPC_EmitInteger, MVT::i1, 0, 
/*68229*/         OPC_EmitInteger, MVT::i1, 0, 
/*68232*/         OPC_EmitInteger, MVT::i1, 0, 
/*68235*/         OPC_EmitInteger, MVT::i1, 0, 
/*68238*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68256*/       /*Scope*/ 47, /*->68304*/
/*68257*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68259*/         OPC_MoveParent,
/*68260*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68262*/         OPC_EmitInteger, MVT::i32, 15, 
/*68265*/         OPC_EmitInteger, MVT::i1, 0, 
/*68268*/         OPC_EmitInteger, MVT::i1, 0, 
/*68271*/         OPC_EmitInteger, MVT::i1, 1, 
/*68274*/         OPC_EmitInteger, MVT::i1, 0, 
/*68277*/         OPC_EmitInteger, MVT::i1, 0, 
/*68280*/         OPC_EmitInteger, MVT::i1, 0, 
/*68283*/         OPC_EmitInteger, MVT::i1, 0, 
/*68286*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68304*/       /*Scope*/ 45, /*->68350*/
/*68305*/         OPC_MoveParent,
/*68306*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68308*/         OPC_EmitInteger, MVT::i32, 15, 
/*68311*/         OPC_EmitInteger, MVT::i1, 0, 
/*68314*/         OPC_EmitInteger, MVT::i1, 0, 
/*68317*/         OPC_EmitInteger, MVT::i1, 0, 
/*68320*/         OPC_EmitInteger, MVT::i1, 0, 
/*68323*/         OPC_EmitInteger, MVT::i1, 0, 
/*68326*/         OPC_EmitInteger, MVT::i1, 0, 
/*68329*/         OPC_EmitInteger, MVT::i1, 0, 
/*68332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68350*/       0, /*End of Scope*/
/*68351*/     /*Scope*/ 73|128,1/*201*/, /*->68554*/
/*68353*/       OPC_CheckChild0Type, MVT::v16i32,
/*68355*/       OPC_RecordChild1, // #1 = $rsrc
/*68356*/       OPC_RecordChild2, // #2 = $sampler
/*68357*/       OPC_MoveChild, 3,
/*68359*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68362*/       OPC_Scope, 47, /*->68411*/ // 4 children in Scope
/*68364*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68366*/         OPC_MoveParent,
/*68367*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68369*/         OPC_EmitInteger, MVT::i32, 15, 
/*68372*/         OPC_EmitInteger, MVT::i1, 0, 
/*68375*/         OPC_EmitInteger, MVT::i1, 0, 
/*68378*/         OPC_EmitInteger, MVT::i1, 1, 
/*68381*/         OPC_EmitInteger, MVT::i1, 0, 
/*68384*/         OPC_EmitInteger, MVT::i1, 0, 
/*68387*/         OPC_EmitInteger, MVT::i1, 0, 
/*68390*/         OPC_EmitInteger, MVT::i1, 0, 
/*68393*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68411*/       /*Scope*/ 47, /*->68459*/
/*68412*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68414*/         OPC_MoveParent,
/*68415*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68417*/         OPC_EmitInteger, MVT::i32, 15, 
/*68420*/         OPC_EmitInteger, MVT::i1, 0, 
/*68423*/         OPC_EmitInteger, MVT::i1, 0, 
/*68426*/         OPC_EmitInteger, MVT::i1, 0, 
/*68429*/         OPC_EmitInteger, MVT::i1, 0, 
/*68432*/         OPC_EmitInteger, MVT::i1, 0, 
/*68435*/         OPC_EmitInteger, MVT::i1, 0, 
/*68438*/         OPC_EmitInteger, MVT::i1, 0, 
/*68441*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68459*/       /*Scope*/ 47, /*->68507*/
/*68460*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68462*/         OPC_MoveParent,
/*68463*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68465*/         OPC_EmitInteger, MVT::i32, 15, 
/*68468*/         OPC_EmitInteger, MVT::i1, 0, 
/*68471*/         OPC_EmitInteger, MVT::i1, 0, 
/*68474*/         OPC_EmitInteger, MVT::i1, 1, 
/*68477*/         OPC_EmitInteger, MVT::i1, 0, 
/*68480*/         OPC_EmitInteger, MVT::i1, 0, 
/*68483*/         OPC_EmitInteger, MVT::i1, 0, 
/*68486*/         OPC_EmitInteger, MVT::i1, 0, 
/*68489*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68507*/       /*Scope*/ 45, /*->68553*/
/*68508*/         OPC_MoveParent,
/*68509*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68511*/         OPC_EmitInteger, MVT::i32, 15, 
/*68514*/         OPC_EmitInteger, MVT::i1, 0, 
/*68517*/         OPC_EmitInteger, MVT::i1, 0, 
/*68520*/         OPC_EmitInteger, MVT::i1, 0, 
/*68523*/         OPC_EmitInteger, MVT::i1, 0, 
/*68526*/         OPC_EmitInteger, MVT::i1, 0, 
/*68529*/         OPC_EmitInteger, MVT::i1, 0, 
/*68532*/         OPC_EmitInteger, MVT::i1, 0, 
/*68535*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68553*/       0, /*End of Scope*/
/*68554*/     0, /*End of Scope*/
/*68555*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->69374
/*68559*/     OPC_RecordChild0, // #0 = $addr
/*68560*/     OPC_Scope, 73|128,1/*201*/, /*->68764*/ // 4 children in Scope
/*68563*/       OPC_CheckChild0Type, MVT::v2i32,
/*68565*/       OPC_RecordChild1, // #1 = $rsrc
/*68566*/       OPC_RecordChild2, // #2 = $sampler
/*68567*/       OPC_MoveChild, 3,
/*68569*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68572*/       OPC_Scope, 47, /*->68621*/ // 4 children in Scope
/*68574*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68576*/         OPC_MoveParent,
/*68577*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68579*/         OPC_EmitInteger, MVT::i32, 15, 
/*68582*/         OPC_EmitInteger, MVT::i1, 0, 
/*68585*/         OPC_EmitInteger, MVT::i1, 0, 
/*68588*/         OPC_EmitInteger, MVT::i1, 1, 
/*68591*/         OPC_EmitInteger, MVT::i1, 0, 
/*68594*/         OPC_EmitInteger, MVT::i1, 0, 
/*68597*/         OPC_EmitInteger, MVT::i1, 0, 
/*68600*/         OPC_EmitInteger, MVT::i1, 0, 
/*68603*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68621*/       /*Scope*/ 47, /*->68669*/
/*68622*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68624*/         OPC_MoveParent,
/*68625*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68627*/         OPC_EmitInteger, MVT::i32, 15, 
/*68630*/         OPC_EmitInteger, MVT::i1, 0, 
/*68633*/         OPC_EmitInteger, MVT::i1, 0, 
/*68636*/         OPC_EmitInteger, MVT::i1, 0, 
/*68639*/         OPC_EmitInteger, MVT::i1, 0, 
/*68642*/         OPC_EmitInteger, MVT::i1, 0, 
/*68645*/         OPC_EmitInteger, MVT::i1, 0, 
/*68648*/         OPC_EmitInteger, MVT::i1, 0, 
/*68651*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68669*/       /*Scope*/ 47, /*->68717*/
/*68670*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68672*/         OPC_MoveParent,
/*68673*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68675*/         OPC_EmitInteger, MVT::i32, 15, 
/*68678*/         OPC_EmitInteger, MVT::i1, 0, 
/*68681*/         OPC_EmitInteger, MVT::i1, 0, 
/*68684*/         OPC_EmitInteger, MVT::i1, 1, 
/*68687*/         OPC_EmitInteger, MVT::i1, 0, 
/*68690*/         OPC_EmitInteger, MVT::i1, 0, 
/*68693*/         OPC_EmitInteger, MVT::i1, 0, 
/*68696*/         OPC_EmitInteger, MVT::i1, 0, 
/*68699*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68717*/       /*Scope*/ 45, /*->68763*/
/*68718*/         OPC_MoveParent,
/*68719*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68721*/         OPC_EmitInteger, MVT::i32, 15, 
/*68724*/         OPC_EmitInteger, MVT::i1, 0, 
/*68727*/         OPC_EmitInteger, MVT::i1, 0, 
/*68730*/         OPC_EmitInteger, MVT::i1, 0, 
/*68733*/         OPC_EmitInteger, MVT::i1, 0, 
/*68736*/         OPC_EmitInteger, MVT::i1, 0, 
/*68739*/         OPC_EmitInteger, MVT::i1, 0, 
/*68742*/         OPC_EmitInteger, MVT::i1, 0, 
/*68745*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68763*/       0, /*End of Scope*/
/*68764*/     /*Scope*/ 73|128,1/*201*/, /*->68967*/
/*68766*/       OPC_CheckChild0Type, MVT::v4i32,
/*68768*/       OPC_RecordChild1, // #1 = $rsrc
/*68769*/       OPC_RecordChild2, // #2 = $sampler
/*68770*/       OPC_MoveChild, 3,
/*68772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68775*/       OPC_Scope, 47, /*->68824*/ // 4 children in Scope
/*68777*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68779*/         OPC_MoveParent,
/*68780*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68782*/         OPC_EmitInteger, MVT::i32, 15, 
/*68785*/         OPC_EmitInteger, MVT::i1, 0, 
/*68788*/         OPC_EmitInteger, MVT::i1, 0, 
/*68791*/         OPC_EmitInteger, MVT::i1, 1, 
/*68794*/         OPC_EmitInteger, MVT::i1, 0, 
/*68797*/         OPC_EmitInteger, MVT::i1, 0, 
/*68800*/         OPC_EmitInteger, MVT::i1, 0, 
/*68803*/         OPC_EmitInteger, MVT::i1, 0, 
/*68806*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68824*/       /*Scope*/ 47, /*->68872*/
/*68825*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*68827*/         OPC_MoveParent,
/*68828*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68830*/         OPC_EmitInteger, MVT::i32, 15, 
/*68833*/         OPC_EmitInteger, MVT::i1, 0, 
/*68836*/         OPC_EmitInteger, MVT::i1, 0, 
/*68839*/         OPC_EmitInteger, MVT::i1, 0, 
/*68842*/         OPC_EmitInteger, MVT::i1, 0, 
/*68845*/         OPC_EmitInteger, MVT::i1, 0, 
/*68848*/         OPC_EmitInteger, MVT::i1, 0, 
/*68851*/         OPC_EmitInteger, MVT::i1, 0, 
/*68854*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68872*/       /*Scope*/ 47, /*->68920*/
/*68873*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*68875*/         OPC_MoveParent,
/*68876*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68878*/         OPC_EmitInteger, MVT::i32, 15, 
/*68881*/         OPC_EmitInteger, MVT::i1, 0, 
/*68884*/         OPC_EmitInteger, MVT::i1, 0, 
/*68887*/         OPC_EmitInteger, MVT::i1, 1, 
/*68890*/         OPC_EmitInteger, MVT::i1, 0, 
/*68893*/         OPC_EmitInteger, MVT::i1, 0, 
/*68896*/         OPC_EmitInteger, MVT::i1, 0, 
/*68899*/         OPC_EmitInteger, MVT::i1, 0, 
/*68902*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68920*/       /*Scope*/ 45, /*->68966*/
/*68921*/         OPC_MoveParent,
/*68922*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68924*/         OPC_EmitInteger, MVT::i32, 15, 
/*68927*/         OPC_EmitInteger, MVT::i1, 0, 
/*68930*/         OPC_EmitInteger, MVT::i1, 0, 
/*68933*/         OPC_EmitInteger, MVT::i1, 0, 
/*68936*/         OPC_EmitInteger, MVT::i1, 0, 
/*68939*/         OPC_EmitInteger, MVT::i1, 0, 
/*68942*/         OPC_EmitInteger, MVT::i1, 0, 
/*68945*/         OPC_EmitInteger, MVT::i1, 0, 
/*68948*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68966*/       0, /*End of Scope*/
/*68967*/     /*Scope*/ 73|128,1/*201*/, /*->69170*/
/*68969*/       OPC_CheckChild0Type, MVT::v8i32,
/*68971*/       OPC_RecordChild1, // #1 = $rsrc
/*68972*/       OPC_RecordChild2, // #2 = $sampler
/*68973*/       OPC_MoveChild, 3,
/*68975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68978*/       OPC_Scope, 47, /*->69027*/ // 4 children in Scope
/*68980*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*68982*/         OPC_MoveParent,
/*68983*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68985*/         OPC_EmitInteger, MVT::i32, 15, 
/*68988*/         OPC_EmitInteger, MVT::i1, 0, 
/*68991*/         OPC_EmitInteger, MVT::i1, 0, 
/*68994*/         OPC_EmitInteger, MVT::i1, 1, 
/*68997*/         OPC_EmitInteger, MVT::i1, 0, 
/*69000*/         OPC_EmitInteger, MVT::i1, 0, 
/*69003*/         OPC_EmitInteger, MVT::i1, 0, 
/*69006*/         OPC_EmitInteger, MVT::i1, 0, 
/*69009*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69027*/       /*Scope*/ 47, /*->69075*/
/*69028*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*69030*/         OPC_MoveParent,
/*69031*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69033*/         OPC_EmitInteger, MVT::i32, 15, 
/*69036*/         OPC_EmitInteger, MVT::i1, 0, 
/*69039*/         OPC_EmitInteger, MVT::i1, 0, 
/*69042*/         OPC_EmitInteger, MVT::i1, 0, 
/*69045*/         OPC_EmitInteger, MVT::i1, 0, 
/*69048*/         OPC_EmitInteger, MVT::i1, 0, 
/*69051*/         OPC_EmitInteger, MVT::i1, 0, 
/*69054*/         OPC_EmitInteger, MVT::i1, 0, 
/*69057*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69075*/       /*Scope*/ 47, /*->69123*/
/*69076*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*69078*/         OPC_MoveParent,
/*69079*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69081*/         OPC_EmitInteger, MVT::i32, 15, 
/*69084*/         OPC_EmitInteger, MVT::i1, 0, 
/*69087*/         OPC_EmitInteger, MVT::i1, 0, 
/*69090*/         OPC_EmitInteger, MVT::i1, 1, 
/*69093*/         OPC_EmitInteger, MVT::i1, 0, 
/*69096*/         OPC_EmitInteger, MVT::i1, 0, 
/*69099*/         OPC_EmitInteger, MVT::i1, 0, 
/*69102*/         OPC_EmitInteger, MVT::i1, 0, 
/*69105*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69123*/       /*Scope*/ 45, /*->69169*/
/*69124*/         OPC_MoveParent,
/*69125*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69127*/         OPC_EmitInteger, MVT::i32, 15, 
/*69130*/         OPC_EmitInteger, MVT::i1, 0, 
/*69133*/         OPC_EmitInteger, MVT::i1, 0, 
/*69136*/         OPC_EmitInteger, MVT::i1, 0, 
/*69139*/         OPC_EmitInteger, MVT::i1, 0, 
/*69142*/         OPC_EmitInteger, MVT::i1, 0, 
/*69145*/         OPC_EmitInteger, MVT::i1, 0, 
/*69148*/         OPC_EmitInteger, MVT::i1, 0, 
/*69151*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69169*/       0, /*End of Scope*/
/*69170*/     /*Scope*/ 73|128,1/*201*/, /*->69373*/
/*69172*/       OPC_CheckChild0Type, MVT::v16i32,
/*69174*/       OPC_RecordChild1, // #1 = $rsrc
/*69175*/       OPC_RecordChild2, // #2 = $sampler
/*69176*/       OPC_MoveChild, 3,
/*69178*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69181*/       OPC_Scope, 47, /*->69230*/ // 4 children in Scope
/*69183*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*69185*/         OPC_MoveParent,
/*69186*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69188*/         OPC_EmitInteger, MVT::i32, 15, 
/*69191*/         OPC_EmitInteger, MVT::i1, 0, 
/*69194*/         OPC_EmitInteger, MVT::i1, 0, 
/*69197*/         OPC_EmitInteger, MVT::i1, 1, 
/*69200*/         OPC_EmitInteger, MVT::i1, 0, 
/*69203*/         OPC_EmitInteger, MVT::i1, 0, 
/*69206*/         OPC_EmitInteger, MVT::i1, 0, 
/*69209*/         OPC_EmitInteger, MVT::i1, 0, 
/*69212*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69230*/       /*Scope*/ 47, /*->69278*/
/*69231*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*69233*/         OPC_MoveParent,
/*69234*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69236*/         OPC_EmitInteger, MVT::i32, 15, 
/*69239*/         OPC_EmitInteger, MVT::i1, 0, 
/*69242*/         OPC_EmitInteger, MVT::i1, 0, 
/*69245*/         OPC_EmitInteger, MVT::i1, 0, 
/*69248*/         OPC_EmitInteger, MVT::i1, 0, 
/*69251*/         OPC_EmitInteger, MVT::i1, 0, 
/*69254*/         OPC_EmitInteger, MVT::i1, 0, 
/*69257*/         OPC_EmitInteger, MVT::i1, 0, 
/*69260*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69278*/       /*Scope*/ 47, /*->69326*/
/*69279*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*69281*/         OPC_MoveParent,
/*69282*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69284*/         OPC_EmitInteger, MVT::i32, 15, 
/*69287*/         OPC_EmitInteger, MVT::i1, 0, 
/*69290*/         OPC_EmitInteger, MVT::i1, 0, 
/*69293*/         OPC_EmitInteger, MVT::i1, 1, 
/*69296*/         OPC_EmitInteger, MVT::i1, 0, 
/*69299*/         OPC_EmitInteger, MVT::i1, 0, 
/*69302*/         OPC_EmitInteger, MVT::i1, 0, 
/*69305*/         OPC_EmitInteger, MVT::i1, 0, 
/*69308*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69326*/       /*Scope*/ 45, /*->69372*/
/*69327*/         OPC_MoveParent,
/*69328*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69330*/         OPC_EmitInteger, MVT::i32, 15, 
/*69333*/         OPC_EmitInteger, MVT::i1, 0, 
/*69336*/         OPC_EmitInteger, MVT::i1, 0, 
/*69339*/         OPC_EmitInteger, MVT::i1, 0, 
/*69342*/         OPC_EmitInteger, MVT::i1, 0, 
/*69345*/         OPC_EmitInteger, MVT::i1, 0, 
/*69348*/         OPC_EmitInteger, MVT::i1, 0, 
/*69351*/         OPC_EmitInteger, MVT::i1, 0, 
/*69354*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69372*/       0, /*End of Scope*/
/*69373*/     0, /*End of Scope*/
/*69374*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->70193
/*69378*/     OPC_RecordChild0, // #0 = $addr
/*69379*/     OPC_Scope, 73|128,1/*201*/, /*->69583*/ // 4 children in Scope
/*69382*/       OPC_CheckChild0Type, MVT::v2i32,
/*69384*/       OPC_RecordChild1, // #1 = $rsrc
/*69385*/       OPC_RecordChild2, // #2 = $sampler
/*69386*/       OPC_MoveChild, 3,
/*69388*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69391*/       OPC_Scope, 47, /*->69440*/ // 4 children in Scope
/*69393*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*69395*/         OPC_MoveParent,
/*69396*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69398*/         OPC_EmitInteger, MVT::i32, 15, 
/*69401*/         OPC_EmitInteger, MVT::i1, 0, 
/*69404*/         OPC_EmitInteger, MVT::i1, 0, 
/*69407*/         OPC_EmitInteger, MVT::i1, 1, 
/*69410*/         OPC_EmitInteger, MVT::i1, 0, 
/*69413*/         OPC_EmitInteger, MVT::i1, 0, 
/*69416*/         OPC_EmitInteger, MVT::i1, 0, 
/*69419*/         OPC_EmitInteger, MVT::i1, 0, 
/*69422*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69440*/       /*Scope*/ 47, /*->69488*/
/*69441*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*69443*/         OPC_MoveParent,
/*69444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69446*/         OPC_EmitInteger, MVT::i32, 15, 
/*69449*/         OPC_EmitInteger, MVT::i1, 0, 
/*69452*/         OPC_EmitInteger, MVT::i1, 0, 
/*69455*/         OPC_EmitInteger, MVT::i1, 0, 
/*69458*/         OPC_EmitInteger, MVT::i1, 0, 
/*69461*/         OPC_EmitInteger, MVT::i1, 0, 
/*69464*/         OPC_EmitInteger, MVT::i1, 0, 
/*69467*/         OPC_EmitInteger, MVT::i1, 0, 
/*69470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69488*/       /*Scope*/ 47, /*->69536*/
/*69489*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*69491*/         OPC_MoveParent,
/*69492*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69494*/         OPC_EmitInteger, MVT::i32, 15, 
/*69497*/         OPC_EmitInteger, MVT::i1, 0, 
/*69500*/         OPC_EmitInteger, MVT::i1, 0, 
/*69503*/         OPC_EmitInteger, MVT::i1, 1, 
/*69506*/         OPC_EmitInteger, MVT::i1, 0, 
/*69509*/         OPC_EmitInteger, MVT::i1, 0, 
/*69512*/         OPC_EmitInteger, MVT::i1, 0, 
/*69515*/         OPC_EmitInteger, MVT::i1, 0, 
/*69518*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69536*/       /*Scope*/ 45, /*->69582*/
/*69537*/         OPC_MoveParent,
/*69538*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69540*/         OPC_EmitInteger, MVT::i32, 15, 
/*69543*/         OPC_EmitInteger, MVT::i1, 0, 
/*69546*/         OPC_EmitInteger, MVT::i1, 0, 
/*69549*/         OPC_EmitInteger, MVT::i1, 0, 
/*69552*/         OPC_EmitInteger, MVT::i1, 0, 
/*69555*/         OPC_EmitInteger, MVT::i1, 0, 
/*69558*/         OPC_EmitInteger, MVT::i1, 0, 
/*69561*/         OPC_EmitInteger, MVT::i1, 0, 
/*69564*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69582*/       0, /*End of Scope*/
/*69583*/     /*Scope*/ 73|128,1/*201*/, /*->69786*/
/*69585*/       OPC_CheckChild0Type, MVT::v4i32,
/*69587*/       OPC_RecordChild1, // #1 = $rsrc
/*69588*/       OPC_RecordChild2, // #2 = $sampler
/*69589*/       OPC_MoveChild, 3,
/*69591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69594*/       OPC_Scope, 47, /*->69643*/ // 4 children in Scope
/*69596*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*69598*/         OPC_MoveParent,
/*69599*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69601*/         OPC_EmitInteger, MVT::i32, 15, 
/*69604*/         OPC_EmitInteger, MVT::i1, 0, 
/*69607*/         OPC_EmitInteger, MVT::i1, 0, 
/*69610*/         OPC_EmitInteger, MVT::i1, 1, 
/*69613*/         OPC_EmitInteger, MVT::i1, 0, 
/*69616*/         OPC_EmitInteger, MVT::i1, 0, 
/*69619*/         OPC_EmitInteger, MVT::i1, 0, 
/*69622*/         OPC_EmitInteger, MVT::i1, 0, 
/*69625*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69643*/       /*Scope*/ 47, /*->69691*/
/*69644*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*69646*/         OPC_MoveParent,
/*69647*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69649*/         OPC_EmitInteger, MVT::i32, 15, 
/*69652*/         OPC_EmitInteger, MVT::i1, 0, 
/*69655*/         OPC_EmitInteger, MVT::i1, 0, 
/*69658*/         OPC_EmitInteger, MVT::i1, 0, 
/*69661*/         OPC_EmitInteger, MVT::i1, 0, 
/*69664*/         OPC_EmitInteger, MVT::i1, 0, 
/*69667*/         OPC_EmitInteger, MVT::i1, 0, 
/*69670*/         OPC_EmitInteger, MVT::i1, 0, 
/*69673*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69691*/       /*Scope*/ 47, /*->69739*/
/*69692*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*69694*/         OPC_MoveParent,
/*69695*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69697*/         OPC_EmitInteger, MVT::i32, 15, 
/*69700*/         OPC_EmitInteger, MVT::i1, 0, 
/*69703*/         OPC_EmitInteger, MVT::i1, 0, 
/*69706*/         OPC_EmitInteger, MVT::i1, 1, 
/*69709*/         OPC_EmitInteger, MVT::i1, 0, 
/*69712*/         OPC_EmitInteger, MVT::i1, 0, 
/*69715*/         OPC_EmitInteger, MVT::i1, 0, 
/*69718*/         OPC_EmitInteger, MVT::i1, 0, 
/*69721*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69739*/       /*Scope*/ 45, /*->69785*/
/*69740*/         OPC_MoveParent,
/*69741*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69743*/         OPC_EmitInteger, MVT::i32, 15, 
/*69746*/         OPC_EmitInteger, MVT::i1, 0, 
/*69749*/         OPC_EmitInteger, MVT::i1, 0, 
/*69752*/         OPC_EmitInteger, MVT::i1, 0, 
/*69755*/         OPC_EmitInteger, MVT::i1, 0, 
/*69758*/         OPC_EmitInteger, MVT::i1, 0, 
/*69761*/         OPC_EmitInteger, MVT::i1, 0, 
/*69764*/         OPC_EmitInteger, MVT::i1, 0, 
/*69767*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69785*/       0, /*End of Scope*/
/*69786*/     /*Scope*/ 73|128,1/*201*/, /*->69989*/
/*69788*/       OPC_CheckChild0Type, MVT::v8i32,
/*69790*/       OPC_RecordChild1, // #1 = $rsrc
/*69791*/       OPC_RecordChild2, // #2 = $sampler
/*69792*/       OPC_MoveChild, 3,
/*69794*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69797*/       OPC_Scope, 47, /*->69846*/ // 4 children in Scope
/*69799*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*69801*/         OPC_MoveParent,
/*69802*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69804*/         OPC_EmitInteger, MVT::i32, 15, 
/*69807*/         OPC_EmitInteger, MVT::i1, 0, 
/*69810*/         OPC_EmitInteger, MVT::i1, 0, 
/*69813*/         OPC_EmitInteger, MVT::i1, 1, 
/*69816*/         OPC_EmitInteger, MVT::i1, 0, 
/*69819*/         OPC_EmitInteger, MVT::i1, 0, 
/*69822*/         OPC_EmitInteger, MVT::i1, 0, 
/*69825*/         OPC_EmitInteger, MVT::i1, 0, 
/*69828*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69846*/       /*Scope*/ 47, /*->69894*/
/*69847*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*69849*/         OPC_MoveParent,
/*69850*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69852*/         OPC_EmitInteger, MVT::i32, 15, 
/*69855*/         OPC_EmitInteger, MVT::i1, 0, 
/*69858*/         OPC_EmitInteger, MVT::i1, 0, 
/*69861*/         OPC_EmitInteger, MVT::i1, 0, 
/*69864*/         OPC_EmitInteger, MVT::i1, 0, 
/*69867*/         OPC_EmitInteger, MVT::i1, 0, 
/*69870*/         OPC_EmitInteger, MVT::i1, 0, 
/*69873*/         OPC_EmitInteger, MVT::i1, 0, 
/*69876*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69894*/       /*Scope*/ 47, /*->69942*/
/*69895*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*69897*/         OPC_MoveParent,
/*69898*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69900*/         OPC_EmitInteger, MVT::i32, 15, 
/*69903*/         OPC_EmitInteger, MVT::i1, 0, 
/*69906*/         OPC_EmitInteger, MVT::i1, 0, 
/*69909*/         OPC_EmitInteger, MVT::i1, 1, 
/*69912*/         OPC_EmitInteger, MVT::i1, 0, 
/*69915*/         OPC_EmitInteger, MVT::i1, 0, 
/*69918*/         OPC_EmitInteger, MVT::i1, 0, 
/*69921*/         OPC_EmitInteger, MVT::i1, 0, 
/*69924*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69942*/       /*Scope*/ 45, /*->69988*/
/*69943*/         OPC_MoveParent,
/*69944*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69946*/         OPC_EmitInteger, MVT::i32, 15, 
/*69949*/         OPC_EmitInteger, MVT::i1, 0, 
/*69952*/         OPC_EmitInteger, MVT::i1, 0, 
/*69955*/         OPC_EmitInteger, MVT::i1, 0, 
/*69958*/         OPC_EmitInteger, MVT::i1, 0, 
/*69961*/         OPC_EmitInteger, MVT::i1, 0, 
/*69964*/         OPC_EmitInteger, MVT::i1, 0, 
/*69967*/         OPC_EmitInteger, MVT::i1, 0, 
/*69970*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69988*/       0, /*End of Scope*/
/*69989*/     /*Scope*/ 73|128,1/*201*/, /*->70192*/
/*69991*/       OPC_CheckChild0Type, MVT::v16i32,
/*69993*/       OPC_RecordChild1, // #1 = $rsrc
/*69994*/       OPC_RecordChild2, // #2 = $sampler
/*69995*/       OPC_MoveChild, 3,
/*69997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70000*/       OPC_Scope, 47, /*->70049*/ // 4 children in Scope
/*70002*/         OPC_CheckPredicate, 116, // Predicate_TEX_ARRAY
/*70004*/         OPC_MoveParent,
/*70005*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70007*/         OPC_EmitInteger, MVT::i32, 15, 
/*70010*/         OPC_EmitInteger, MVT::i1, 0, 
/*70013*/         OPC_EmitInteger, MVT::i1, 0, 
/*70016*/         OPC_EmitInteger, MVT::i1, 1, 
/*70019*/         OPC_EmitInteger, MVT::i1, 0, 
/*70022*/         OPC_EmitInteger, MVT::i1, 0, 
/*70025*/         OPC_EmitInteger, MVT::i1, 0, 
/*70028*/         OPC_EmitInteger, MVT::i1, 0, 
/*70031*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70049*/       /*Scope*/ 47, /*->70097*/
/*70050*/         OPC_CheckPredicate, 119, // Predicate_TEX_SHADOW
/*70052*/         OPC_MoveParent,
/*70053*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70055*/         OPC_EmitInteger, MVT::i32, 15, 
/*70058*/         OPC_EmitInteger, MVT::i1, 0, 
/*70061*/         OPC_EmitInteger, MVT::i1, 0, 
/*70064*/         OPC_EmitInteger, MVT::i1, 0, 
/*70067*/         OPC_EmitInteger, MVT::i1, 0, 
/*70070*/         OPC_EmitInteger, MVT::i1, 0, 
/*70073*/         OPC_EmitInteger, MVT::i1, 0, 
/*70076*/         OPC_EmitInteger, MVT::i1, 0, 
/*70079*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70097*/       /*Scope*/ 47, /*->70145*/
/*70098*/         OPC_CheckPredicate, 144, // Predicate_TEX_SHADOW_ARRAY
/*70100*/         OPC_MoveParent,
/*70101*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70103*/         OPC_EmitInteger, MVT::i32, 15, 
/*70106*/         OPC_EmitInteger, MVT::i1, 0, 
/*70109*/         OPC_EmitInteger, MVT::i1, 0, 
/*70112*/         OPC_EmitInteger, MVT::i1, 1, 
/*70115*/         OPC_EmitInteger, MVT::i1, 0, 
/*70118*/         OPC_EmitInteger, MVT::i1, 0, 
/*70121*/         OPC_EmitInteger, MVT::i1, 0, 
/*70124*/         OPC_EmitInteger, MVT::i1, 0, 
/*70127*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70145*/       /*Scope*/ 45, /*->70191*/
/*70146*/         OPC_MoveParent,
/*70147*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70149*/         OPC_EmitInteger, MVT::i32, 15, 
/*70152*/         OPC_EmitInteger, MVT::i1, 0, 
/*70155*/         OPC_EmitInteger, MVT::i1, 0, 
/*70158*/         OPC_EmitInteger, MVT::i1, 0, 
/*70161*/         OPC_EmitInteger, MVT::i1, 0, 
/*70164*/         OPC_EmitInteger, MVT::i1, 0, 
/*70167*/         OPC_EmitInteger, MVT::i1, 0, 
/*70170*/         OPC_EmitInteger, MVT::i1, 0, 
/*70173*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*70191*/       0, /*End of Scope*/
/*70192*/     0, /*End of Scope*/
/*70193*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->70235
/*70196*/     OPC_RecordChild0, // #0 = $tlst
/*70197*/     OPC_RecordChild1, // #1 = $attr_offset
/*70198*/     OPC_MoveChild, 1,
/*70200*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70203*/     OPC_MoveParent,
/*70204*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*70205*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*70207*/     OPC_EmitInteger, MVT::i32, 0, 
/*70210*/     OPC_EmitConvertToTarget, 1,
/*70212*/     OPC_EmitInteger, MVT::i1, 0, 
/*70215*/     OPC_EmitInteger, MVT::i1, 0, 
/*70218*/     OPC_EmitInteger, MVT::i1, 0, 
/*70221*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*70235*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 70237 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 433
  // #OPC_RecordNode                     = 1171
  // #OPC_RecordChild                    = 2213
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 23
  // #OPC_MoveChild                      = 1413
  // #OPC_MoveParent                     = 1638
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 89
  // #OPC_CheckPatternPredicate          = 1158
  // #OPC_CheckPredicate                 = 486
  // #OPC_CheckOpcode                    = 419
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 613
  // #OPC_SwitchType                     = 101
  // #OPC_CheckChildType                 = 443
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 236
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 298
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4543
  // #OPC_EmitStringInteger              = 221
  // #OPC_EmitRegister                   = 263
  // #OPC_EmitConvertToTarget            = 265
  // #OPC_EmitMergeInputChains           = 282
  // #OPC_EmitCopyToReg                  = 2
  // #OPC_EmitNode                       = 189
  // #OPC_EmitNodeXForm                  = 2112
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 33
  // #OPC_MorphNodeTo                    = 1428

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true);
  case 2: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 3: return (Subtarget->hasCaymanISA());
  case 4: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 5: return (Subtarget->hasFlatAddressSpace());
  case 6: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 7: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 8: return (Subtarget->getGeneration() <= AMDGPUSubtarget::R700);
  case 9: return (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 10: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 11: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 12: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 32);
  case 13: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 16);
  case 14: return (TM.Options.UnsafeFPMath);
  case 15: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_si_st_local
    SDNode *N = Node;

  return isLocalStore(cast<StoreSDNode>(N));

  }
  case 1: { // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 2: { // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 3: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 4: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 5: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 6: { // Predicate_truncstorei8_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 7: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 9: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 10: { // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 11: { // Predicate_truncstorei8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 12: { // Predicate_truncstorei16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 13: { // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 14: { // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 15: { // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 16: { // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 17: { // Predicate_local_store
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 18: { // Predicate_truncstorei8_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 19: { // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 20: { // Predicate_truncstorei8_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 21: { // Predicate_truncstorei16_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 22: { // Predicate_flat_store
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_az_extload
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 25: { // Predicate_az_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { // Predicate_az_extloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 27: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 28: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 29: { // Predicate_sextloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 30: { // Predicate_az_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 31: { // Predicate_az_extloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 32: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 33: { // Predicate_sextloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 34: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 35: { // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 36: { // Predicate_sextloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 37: { // Predicate_az_extloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 38: { // Predicate_sextloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 39: { // Predicate_az_extloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 40: { // Predicate_sextloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 41: { // Predicate_extloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 42: { // Predicate_sextloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 43: { // Predicate_extloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 44: { // Predicate_load_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 45: { // Predicate_load_param_exti8
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 46: { // Predicate_load_param_exti16
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 47: { // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 48: { // Predicate_si_ld_local
    SDNode *N = Node;

  return isLocalLoad(cast<LoadSDNode>(N));

  }
  case 49: { // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 50: { // Predicate_si_sextload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 51: { // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 52: { // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 53: { // Predicate_si_sextload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 54: { // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 55: { // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 56: { // Predicate_IMM8bitDWORD
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return (N->getZExtValue() & ~0x3FC) == 0;
  }
  case 57: { // Predicate_constant_load
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 58: { // Predicate_IMM20bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 59: { // Predicate_IMM32bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<32>(N->getZExtValue());
  }
  case 60: { // Predicate_sextloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 61: { // Predicate_az_extloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 62: { // Predicate_sextloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 63: { // Predicate_az_extloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 64: { // Predicate_flat_load
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 65: { // Predicate_az_extloadi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 66: { // Predicate_az_extloadi32_flat
    SDNode *N = Node;

  return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 67: { // Predicate_local_load
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 68: { // Predicate_sextloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 69: { // Predicate_az_extloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 70: { // Predicate_sextloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 71: { // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 72: { // Predicate_si_load_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 73: { // Predicate_atomic_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 74: { // Predicate_si_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 75: { // Predicate_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 76: { // Predicate_atomic_add_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 77: { // Predicate_si_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 78: { // Predicate_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 79: { // Predicate_atomic_sub_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 80: { // Predicate_si_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 81: { // Predicate_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 82: { // Predicate_atomic_min_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 83: { // Predicate_si_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 84: { // Predicate_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 85: { // Predicate_atomic_umin_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 86: { // Predicate_si_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 87: { // Predicate_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 88: { // Predicate_atomic_max_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 89: { // Predicate_si_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 90: { // Predicate_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 91: { // Predicate_atomic_umax_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 92: { // Predicate_si_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 93: { // Predicate_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 94: { // Predicate_atomic_and_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 95: { // Predicate_si_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 96: { // Predicate_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 97: { // Predicate_atomic_or_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 98: { // Predicate_si_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 99: { // Predicate_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 100: { // Predicate_atomic_xor_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 101: { // Predicate_si_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 102: { // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 103: { // Predicate_COND_OEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 104: { // Predicate_COND_OGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 105: { // Predicate_COND_OGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 106: { // Predicate_COND_UNE_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 107: { // Predicate_FP_ONE
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 108: { // Predicate_FP_ZERO
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 109: { // Predicate_COND_EQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 110: { // Predicate_COND_SGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 111: { // Predicate_COND_SGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 112: { // Predicate_si_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 113: { // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 114: { // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 115: { // Predicate_IMMZeroBasedBitfieldMask
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 116: { // Predicate_TEX_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 117: { // Predicate_TEX_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 118: { // Predicate_TEX_ARRAY_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 119: { // Predicate_TEX_SHADOW
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 120: { // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 121: { // Predicate_anonymous_1461
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 122: { // Predicate_anonymous_1467
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 123: { // Predicate_FP_HALF
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 124: { // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 125: { // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 126: { // Predicate_COND_NULL
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 127: { // Predicate_COND_OLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 128: { // Predicate_COND_OLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 129: { // Predicate_COND_ONE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 130: { // Predicate_COND_O
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 131: { // Predicate_COND_UO
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 132: { // Predicate_COND_ULT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 133: { // Predicate_COND_UEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 134: { // Predicate_COND_ULE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 135: { // Predicate_COND_UGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 136: { // Predicate_COND_UNE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 137: { // Predicate_COND_UGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 138: { // Predicate_COND_SLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 139: { // Predicate_COND_SLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 140: { // Predicate_COND_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 141: { // Predicate_anonymous_1463
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 142: { // Predicate_anonymous_1471
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 143: { // Predicate_TEX_RECT
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 144: { // Predicate_TEX_SHADOW_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+7);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 2:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 3:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 7:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 14:
    Result.resize(NextRes+4);
    return SelectVOP3NoMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectVOP3NoMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 3: {  // as_dword_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() >> 2, SDLoc(N), MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 7: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

