<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.icpp2011.org' target=_blank>ICPP</a></span></td><td align='justify'><span class=mars2_><b>Mrinmoy Ghosh</b>, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature." In Proceedings of <i>the 40th IEEE International Conference on Parallel Processing, pp.11-20</i>, Taipei, Taiwan, September, 2011.<br>[<a href='/pub/icpp11.pdf'>pdf</a>] [<a href='/present/icpp11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.islped.org' target=_blank>ISLPED</a></span></td><td align='justify'><span class=mars2_><b>Mrinmoy Ghosh</b>, Simon Ford, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches." In <i>International Symposium on Low Power Electronics and Design</i>, pp.165-170, San Francisco, CA, August, 2009. (<font color=red>Selected as one of seven papers of the conference highlight for publicity and press.</font>)<br>[<a href='/pub/islped09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://ees.elsevier.com/jsa/' target=_blank>JSA</a></span></td><td align='justify'><span class=mars2_>Fayez Mohamood, <b>Mrinmoy Ghosh</b>, and Hsien-Hsin S. Lee. "DLL-Conscious Instruction Fetch Optimization for SMT Processors." In <i>Journal of Systems Architecture</i>, 54, pp.1089-1100, 2008.</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.cercs.gatech.edu/mmcs08/' target=_blank>MMCS08</a></span></td><td align='justify'><span class=mars2_>Hrishikesh Amur, Ripal Nathuji, <b>Mrinmoy Ghosh</b>, Karsten Schwan, and Hsien-Hsin S. Lee. "IdlePower: Application-Aware Management of Processor Idle States." In <i>Workshop on Managed Many-Core Systems co-located with ACM/IEEE International Symposium on High Performance Distributed Computing</i>, Boston, MA, June, 2008.<br>[<a href='/pub/mmcs08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars2_><b>Mrinmoy Ghosh</b> and Hsien-Hsin S. Lee. "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/pub/micro40.pdf'>pdf</a>] [<a href='/present/micro40.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars2_><b>Mrinmoy Ghosh</b> and Hsien-Hsin S. Lee. "Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/pub/icpads07-1.pdf'>pdf</a>] [<a href='/present/icpads07-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.index.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars2_><b>Mrinmoy Ghosh</b> and Hsien-Hsin S. Lee. "DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs." In Proceedings of <i>the 3rd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, Yorktown Heights, NY, October, 2006.<br>[<a href='/pub/pac2-06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars2_>Dong Hyuk Woo, <b>Mrinmoy Ghosh</b>, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "Reducing Energy of Virtual Cache Synonym Lookup using Bloom Filters." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.179-189, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-1.pdf'>pdf</a>] [<a href='/present/cases06-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.ece.neu.edu/conf/isca2006/' target=_blank>ISCA-33</a></span></td><td align='justify'><span class=mars2_>Weidong Shi, Hsien-Hsin S. Lee, Laura Falk, and <b>Mrinmoy Ghosh</b>. "An Integrated Framework for Dependable and Revivable Architecture Using Multicore Processors." In Proceedings of <i>the 33rd International Symposium on Computer Architecture</i>, pp. 102-113, Boston, MA, June, 2006.<br>[<a href='/pub/isca06.pdf'>pdf</a>] [<a href='/present/isca06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://arcs06.cs.uni-frankfurt.de/' target=_blank>ARCS-06</a></span></td><td align='justify'><span class=mars2_><b>Mrinmoy Ghosh</b>, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "Efficient System-on-Chip Energy Management with a Segmented Bloom Filter." In Proceedings of <i>the 19th International Conference on Architecture of Computing Systems</i>, pp. 283-297,Frankfurt/Main, Germany, March, 2006.<br>[<a href='/pub/arcs06.pdf'>pdf</a>] [<a href='/present/arcs06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.prog2005.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars2_>Fayez Mohamood, <b>Mrinmoy Ghosh</b>, and Hsien-Hsin S. Lee. "DLL-Conscious Instruction Fetch Optimization for SMT Processors." In Proceedings of <i>the 2nd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, pp.143-152, Yorktown Heights, NY, September, 2005. (<font color=red>Best Paper Selected by TPC</font>)<br> [<a href='/present/pac2-05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.cs.wisc.edu/~isca2005/' target=_blank>ISCA-32</a></span></td><td align='justify'><span class=mars2_>Weidong Shi, Hsien-Hsin S. Lee, <b>Mrinmoy Ghosh</b>, Chenghuai Lu, and Alexandra Boldyreva. "High Efficiency Counter Mode Security Architecture via Prediction and Precomputation." In <i>the Proceedings of the 32nd International Symposium on Computer Architecture</i>, pp.14-24,  Madison, Wisconsin, June, 2005.<br>[<a href='/pub/isca05.pdf'>pdf</a>] [<a href='/present/isca05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>ICAC</span></td><td align='justify'><span class=mars2_>Weidong Shi, Hsien-Hsin S. Lee, Guofei Gu, <b>Mrinmoy Ghosh</b>, Laura Falk, and Trevor N. Mudge. "Intrusion Tolerant and Self-Recoverable Network Service System Using Security Enhanced Chip Multiprocessors." In <i>the Proceedings of the 2nd International Conference on Autonomic Computing</i>, pp.263-273, Seattle, Washington, June, 2005.<br>[<a href='/pub/icac05.pdf'>pdf</a>] [<a href='/present/icac05.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>CAN</span></td><td align='justify'><span class=mars2_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and <b>Mrinmoy Ghosh</b>. "Towards the Issues in Architectural Support for Protection of Software Execution." In <i>ACM SIGARCH Computer Architecture News</i>, Vol. 33, Issue 1, pp.6-15, March, 2005.<br>[<a href='/pub/can05.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>WASSA</span></td><td align='justify'><span class=mars2_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and <b>Mrinmoy Ghosh</b>. "Towards the Issues in Architectural Support for Protection of Software Execution." In <i>the Workshop on Architectural Support for Security and Anti-Virus in conjunction with the 11th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.1-10, Boston, MA, October, 2004.<br>[<a href='/pub/wassa04.pdf'>pdf</a>] [<a href='/present/wassa04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.laria.u-picardie.fr/~cerin/pact/' target=_blank>PACT-13</a></span></td><td align='justify'><span class=mars2_>Weidong Shi, Hsien-Hsin S. Lee, <b>Mrinmoy Ghosh</b>, and Chenghuai Lu. "Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems." In Proceedings of <i>the International Conference on Parallel Architecture and Compilation Techniques</i>, pp.123-134, Antibes Juan-les-Pins, France, September, 2004.<br>[<a href='/pub/pact04.pdf'>pdf</a>] [<a href='/present/pact04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>SOCC</span></td><td align='justify'><span class=mars2_><b>Mrinmoy Ghosh</b>, Weidong Shi, and Hsien-Hsin S. Lee. "CoolPression - A Hybrid Significance Compression Technique for Reducing Energy in Caches." In Proceedings of <i>the IEEE International System-On-Chip Conference</i>, pp. 399-402, Santa Clara, California, September, 2004.<br>[<a href='/pub/socc04.pdf'>pdf</a>] [<a href='/present/socc04.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>Ph.D. Dissertation<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_></span></td><td align='justify'><span class=mars2_><b>Mrinmoy Ghosh</b>. "Microarchitectual Techniques to Reduce Energy Consumption in the Memory Hierarchy." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2009.<br>[<a href='/pub/ghosh.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
