Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri May  4 19:46:09 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gtx3g_test_timing_summary_routed.rpt -rpx gtx3g_test_timing_summary_routed.rpx
| Design       : gtx3g_test
| Device       : 7z100i-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: simple_uart_inst_1/clk_br_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.140        0.000                      0                 4856        0.084        0.000                      0                 4856        2.691        0.000                       0                  2225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
drpclk_in_i                                                                                 {0.000 5.000}        10.000          100.000         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
refclk_p_in                                                                                 {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
drpclk_in_i                                                                                 7.403        0.000                      0                 1022        0.108        0.000                      0                 1022        4.286        0.000                       0                   541  
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        3.140        0.000                      0                 3805        0.084        0.000                      0                 3805        2.691        0.000                       0                  1682  
refclk_p_in                                                                                                                                                                                                                             5.174        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                            From Clock                                                                            To Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                            ----------                                                                            --------                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                     gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        4.218        0.000                      0                   29        0.436        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        7.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.632ns (27.241%)  route 1.688ns (72.759%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.695ns = ( 15.695 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.704     6.427    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X199Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y24        FDRE (Prop_fdre_C_Q)         0.223     6.650 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=5, routed)           0.736     7.387    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked
    SLICE_X201Y21        LUT3 (Prop_lut3_I0_O)        0.049     7.436 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.433     7.869    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y21        LUT6 (Prop_lut6_I0_O)        0.136     8.005 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     8.005    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y21        MUXF7 (Prop_muxf7_I0_O)      0.101     8.106 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.244     8.350    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y21        LUT6 (Prop_lut6_I3_O)        0.123     8.473 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.275     8.747    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X201Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.573    15.695    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X201Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.692    16.386    
                         clock uncertainty           -0.035    16.351    
    SLICE_X201Y20        FDRE (Setup_fdre_C_CE)      -0.201    16.150    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.150    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.632ns (27.241%)  route 1.688ns (72.759%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.695ns = ( 15.695 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.704     6.427    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X199Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y24        FDRE (Prop_fdre_C_Q)         0.223     6.650 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=5, routed)           0.736     7.387    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked
    SLICE_X201Y21        LUT3 (Prop_lut3_I0_O)        0.049     7.436 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.433     7.869    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y21        LUT6 (Prop_lut6_I0_O)        0.136     8.005 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     8.005    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y21        MUXF7 (Prop_muxf7_I0_O)      0.101     8.106 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.244     8.350    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y21        LUT6 (Prop_lut6_I3_O)        0.123     8.473 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.275     8.747    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X201Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.573    15.695    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X201Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.692    16.386    
                         clock uncertainty           -0.035    16.351    
    SLICE_X201Y20        FDRE (Setup_fdre_C_CE)      -0.201    16.150    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.150    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.577ns (24.677%)  route 1.761ns (75.323%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 15.703 - 10.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.723     6.446    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X198Y5         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y5         FDRE (Prop_fdre_C_Q)         0.259     6.705 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           0.533     7.239    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X199Y7         LUT4 (Prop_lut4_I0_O)        0.043     7.282 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__1/O
                         net (fo=3, routed)           0.461     7.743    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__1_n_0
    SLICE_X197Y7         LUT6 (Prop_lut6_I3_O)        0.043     7.786 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     7.786    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X197Y7         MUXF7 (Prop_muxf7_I1_O)      0.108     7.894 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.471     8.365    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X197Y7         LUT5 (Prop_lut5_I2_O)        0.124     8.489 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.296     8.785    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X198Y9         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.581    15.703    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X198Y9         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.717    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X198Y9         FDRE (Setup_fdre_C_CE)      -0.178    16.206    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.206    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.632ns (28.054%)  route 1.621ns (71.946%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 15.692 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.704     6.427    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X199Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y24        FDRE (Prop_fdre_C_Q)         0.223     6.650 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=5, routed)           0.736     7.387    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked
    SLICE_X201Y21        LUT3 (Prop_lut3_I0_O)        0.049     7.436 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.433     7.869    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y21        LUT6 (Prop_lut6_I0_O)        0.136     8.005 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     8.005    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y21        MUXF7 (Prop_muxf7_I0_O)      0.101     8.106 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.244     8.350    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y21        LUT6 (Prop_lut6_I3_O)        0.123     8.473 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.208     8.680    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X201Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.570    15.692    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X201Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.692    16.383    
                         clock uncertainty           -0.035    16.348    
    SLICE_X201Y22        FDRE (Setup_fdre_C_CE)      -0.201    16.147    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.147    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.632ns (28.054%)  route 1.621ns (71.946%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 15.692 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.704     6.427    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X199Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y24        FDRE (Prop_fdre_C_Q)         0.223     6.650 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=5, routed)           0.736     7.387    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_reclocked
    SLICE_X201Y21        LUT3 (Prop_lut3_I0_O)        0.049     7.436 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.433     7.869    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y21        LUT6 (Prop_lut6_I0_O)        0.136     8.005 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     8.005    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y21        MUXF7 (Prop_muxf7_I0_O)      0.101     8.106 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.244     8.350    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y21        LUT6 (Prop_lut6_I3_O)        0.123     8.473 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.208     8.680    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X201Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.570    15.692    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X201Y22        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.692    16.383    
                         clock uncertainty           -0.035    16.348    
    SLICE_X201Y22        FDRE (Setup_fdre_C_CE)      -0.201    16.147    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.147    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.577ns (25.797%)  route 1.660ns (74.203%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 15.703 - 10.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.723     6.446    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X198Y5         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y5         FDRE (Prop_fdre_C_Q)         0.259     6.705 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           0.533     7.239    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X199Y7         LUT4 (Prop_lut4_I0_O)        0.043     7.282 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__1/O
                         net (fo=3, routed)           0.461     7.743    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__1_n_0
    SLICE_X197Y7         LUT6 (Prop_lut6_I3_O)        0.043     7.786 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     7.786    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X197Y7         MUXF7 (Prop_muxf7_I1_O)      0.108     7.894 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.471     8.365    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X197Y7         LUT5 (Prop_lut5_I2_O)        0.124     8.489 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.194     8.683    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X197Y8         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.581    15.703    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X197Y8         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.692    16.394    
                         clock uncertainty           -0.035    16.359    
    SLICE_X197Y8         FDRE (Setup_fdre_C_CE)      -0.201    16.158    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.158    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.577ns (25.797%)  route 1.660ns (74.203%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 15.703 - 10.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.723     6.446    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X198Y5         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y5         FDRE (Prop_fdre_C_Q)         0.259     6.705 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           0.533     7.239    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X199Y7         LUT4 (Prop_lut4_I0_O)        0.043     7.282 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__1/O
                         net (fo=3, routed)           0.461     7.743    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__1_n_0
    SLICE_X197Y7         LUT6 (Prop_lut6_I3_O)        0.043     7.786 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     7.786    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X197Y7         MUXF7 (Prop_muxf7_I1_O)      0.108     7.894 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.471     8.365    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X197Y7         LUT5 (Prop_lut5_I2_O)        0.124     8.489 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.194     8.683    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X197Y8         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.581    15.703    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X197Y8         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.692    16.394    
                         clock uncertainty           -0.035    16.359    
    SLICE_X197Y8         FDRE (Setup_fdre_C_CE)      -0.201    16.158    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.158    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.577ns (25.797%)  route 1.660ns (74.203%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 15.703 - 10.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.723     6.446    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X198Y5         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y5         FDRE (Prop_fdre_C_Q)         0.259     6.705 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           0.533     7.239    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X199Y7         LUT4 (Prop_lut4_I0_O)        0.043     7.282 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__1/O
                         net (fo=3, routed)           0.461     7.743    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__1_n_0
    SLICE_X197Y7         LUT6 (Prop_lut6_I3_O)        0.043     7.786 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     7.786    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X197Y7         MUXF7 (Prop_muxf7_I1_O)      0.108     7.894 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.471     8.365    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X197Y7         LUT5 (Prop_lut5_I2_O)        0.124     8.489 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.194     8.683    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X197Y8         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.581    15.703    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X197Y8         FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.692    16.394    
                         clock uncertainty           -0.035    16.359    
    SLICE_X197Y8         FDRE (Setup_fdre_C_CE)      -0.201    16.158    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.158    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.535ns (23.563%)  route 1.736ns (76.437%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 15.693 - 10.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.708     6.431    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X203Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y28        FDRE (Prop_fdre_C_Q)         0.223     6.654 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt_reg[10]/Q
                         net (fo=2, routed)           0.613     7.268    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt_reg[10]
    SLICE_X202Y26        LUT4 (Prop_lut4_I2_O)        0.043     7.311 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.470     7.781    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_4__0_n_0
    SLICE_X202Y29        LUT6 (Prop_lut6_I2_O)        0.043     7.824 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.824    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_8__0_n_0
    SLICE_X202Y29        MUXF7 (Prop_muxf7_I1_O)      0.103     7.927 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3__0/O
                         net (fo=1, routed)           0.448     8.375    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X204Y28        LUT6 (Prop_lut6_I3_O)        0.123     8.498 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.204     8.702    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X202Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.571    15.693    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X202Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.718    16.410    
                         clock uncertainty           -0.035    16.375    
    SLICE_X202Y28        FDRE (Setup_fdre_C_CE)      -0.178    16.197    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.535ns (23.563%)  route 1.736ns (76.437%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 15.693 - 10.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           3.290     4.630    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.723 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.708     6.431    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X203Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y28        FDRE (Prop_fdre_C_Q)         0.223     6.654 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt_reg[10]/Q
                         net (fo=2, routed)           0.613     7.268    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt_reg[10]
    SLICE_X202Y26        LUT4 (Prop_lut4_I2_O)        0.043     7.311 f  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.470     7.781    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_4__0_n_0
    SLICE_X202Y29        LUT6 (Prop_lut6_I2_O)        0.043     7.824 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.824    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[3]_i_8__0_n_0
    SLICE_X202Y29        MUXF7 (Prop_muxf7_I1_O)      0.103     7.927 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3__0/O
                         net (fo=1, routed)           0.448     8.375    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X204Y28        LUT6 (Prop_lut6_I3_O)        0.123     8.498 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.204     8.702    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X202Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.812    14.039    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.122 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.571    15.693    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X202Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.718    16.410    
                         clock uncertainty           -0.035    16.375    
    SLICE_X202Y28        FDRE (Setup_fdre_C_CE)      -0.178    16.197    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  7.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.734     3.384    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y20        FDRE (Prop_fdre_C_Q)         0.100     3.484 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.538    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.974     4.098    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y20        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.715     3.384    
    SLICE_X205Y20        FDRE (Hold_fdre_C_D)         0.047     3.431    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.731     3.381    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y26        FDRE (Prop_fdre_C_Q)         0.100     3.481 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.535    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.970     4.094    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y26        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.714     3.381    
    SLICE_X205Y26        FDRE (Hold_fdre_C_D)         0.047     3.428    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.729     3.379    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X199Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y24        FDRE (Prop_fdre_C_Q)         0.100     3.479 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.533    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X199Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.969     4.093    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X199Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.715     3.379    
    SLICE_X199Y24        FDRE (Hold_fdre_C_D)         0.047     3.426    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.736     3.386    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X199Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y17        FDRE (Prop_fdre_C_Q)         0.100     3.486 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.540    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X199Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.977     4.101    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X199Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.716     3.386    
    SLICE_X199Y17        FDRE (Hold_fdre_C_D)         0.047     3.433    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.107ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.740     3.390    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X197Y11        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y11        FDRE (Prop_fdre_C_Q)         0.100     3.490 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.544    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync1
    SLICE_X197Y11        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.983     4.107    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X197Y11        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.718     3.390    
    SLICE_X197Y11        FDRE (Hold_fdre_C_D)         0.047     3.437    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.736     3.386    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y18        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y18        FDRE (Prop_fdre_C_Q)         0.100     3.486 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.540    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y18        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.976     4.100    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y18        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.715     3.386    
    SLICE_X205Y18        FDRE (Hold_fdre_C_D)         0.047     3.433    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.736     3.386    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X195Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y35        FDRE (Prop_fdre_C_Q)         0.100     3.486 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.540    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X195Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.978     4.102    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X195Y35        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.717     3.386    
    SLICE_X195Y35        FDRE (Hold_fdre_C_D)         0.047     3.433    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.734     3.384    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X187Y36        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y36        FDRE (Prop_fdre_C_Q)         0.100     3.484 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.538    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X187Y36        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.976     4.100    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X187Y36        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.717     3.384    
    SLICE_X187Y36        FDRE (Hold_fdre_C_D)         0.047     3.431    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.735     3.385    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X195Y33        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y33        FDRE (Prop_fdre_C_Q)         0.100     3.485 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.539    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync1
    SLICE_X195Y33        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.976     4.100    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X195Y33        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.716     3.385    
    SLICE_X195Y33        FDRE (Hold_fdre_C_D)         0.047     3.432    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.432    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.629%)  route 0.083ns (39.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.894     2.624    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.650 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.737     3.387    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X187Y41        FDCE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y41        FDCE (Prop_fdce_C_Q)         0.100     3.487 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count_reg[5]/Q
                         net (fo=4, routed)           0.083     3.570    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count_reg__0[5]
    SLICE_X186Y41        LUT6 (Prop_lut6_I2_O)        0.028     3.598 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count[6]_i_1__2/O
                         net (fo=1, routed)           0.000     3.598    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/p_0_in[6]
    SLICE_X186Y41        FDCE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.094    gtx3g_exdes_i/sysclk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.124 r  gtx3g_exdes_i/DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.980     4.104    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X186Y41        FDCE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.707     3.398    
    SLICE_X186Y41        FDCE (Hold_fdce_C_D)         0.087     3.485    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_in }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y0   gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1       gtx3g_exdes_i/DRP_CLK_BUFG/I
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X202Y24       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[5]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X193Y35       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/rxresetdone_s3_reg/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X196Y35       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X196Y35       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X196Y35       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y30       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X202Y24       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X204Y25       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X204Y25       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X204Y25       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X198Y25       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X198Y25       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X198Y24       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X199Y24       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X199Y24       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X199Y24       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y3        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X203Y3        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y4        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y5        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y4        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rx_cdrlock_counter_reg[9]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X198Y6        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[5]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X198Y6        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X198Y6        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[7]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X203Y24       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X202Y24       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.266ns (8.622%)  route 2.819ns (91.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 9.835 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.656     6.528    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X179Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.520     9.835    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X179Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[28]/C
                         clock pessimism              0.172    10.007    
                         clock uncertainty           -0.035     9.972    
    SLICE_X179Y26        FDRE (Setup_fdre_C_R)       -0.304     9.668    gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.266ns (8.622%)  route 2.819ns (91.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 9.835 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.656     6.528    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X179Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.520     9.835    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X179Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[29]/C
                         clock pessimism              0.172    10.007    
                         clock uncertainty           -0.035     9.972    
    SLICE_X179Y26        FDRE (Setup_fdre_C_R)       -0.304     9.668    gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.266ns (8.622%)  route 2.819ns (91.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 9.835 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.656     6.528    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X179Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.520     9.835    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X179Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[30]/C
                         clock pessimism              0.172    10.007    
                         clock uncertainty           -0.035     9.972    
    SLICE_X179Y26        FDRE (Setup_fdre_C_R)       -0.304     9.668    gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.266ns (8.622%)  route 2.819ns (91.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 9.835 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.656     6.528    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X179Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.520     9.835    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X179Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[31]/C
                         clock pessimism              0.172    10.007    
                         clock uncertainty           -0.035     9.972    
    SLICE_X179Y26        FDRE (Setup_fdre_C_R)       -0.304     9.668    gtx3g_exdes_i/gt0_frame_check/pattern_error_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.266ns (8.705%)  route 2.790ns (91.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 9.835 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.627     6.499    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X181Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.520     9.835    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X181Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[24]/C
                         clock pessimism              0.172    10.007    
                         clock uncertainty           -0.035     9.972    
    SLICE_X181Y26        FDRE (Setup_fdre_C_R)       -0.304     9.668    gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.266ns (8.705%)  route 2.790ns (91.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 9.835 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.627     6.499    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X181Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.520     9.835    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X181Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[25]/C
                         clock pessimism              0.172    10.007    
                         clock uncertainty           -0.035     9.972    
    SLICE_X181Y26        FDRE (Setup_fdre_C_R)       -0.304     9.668    gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.266ns (8.705%)  route 2.790ns (91.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 9.835 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.627     6.499    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X181Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.520     9.835    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X181Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[26]/C
                         clock pessimism              0.172    10.007    
                         clock uncertainty           -0.035     9.972    
    SLICE_X181Y26        FDRE (Setup_fdre_C_R)       -0.304     9.668    gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.266ns (8.705%)  route 2.790ns (91.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 9.835 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.627     6.499    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X181Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.520     9.835    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X181Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[27]/C
                         clock pessimism              0.172    10.007    
                         clock uncertainty           -0.035     9.972    
    SLICE_X181Y26        FDRE (Setup_fdre_C_R)       -0.304     9.668    gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.266ns (8.708%)  route 2.789ns (91.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 9.836 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.625     6.498    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X181Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.521     9.836    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X181Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[10]/C
                         clock pessimism              0.172    10.008    
                         clock uncertainty           -0.035     9.973    
    SLICE_X181Y22        FDRE (Setup_fdre_C_R)       -0.304     9.669    gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.669    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.266ns (8.708%)  route 2.789ns (91.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 9.836 - 6.667 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.713     3.443    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.223     3.666 r  gtx3g_exdes_i/gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=39, routed)          1.163     4.829    gtx3g_exdes_i/gt0_frame_check/system_reset_r2
    SLICE_X189Y15        LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  gtx3g_exdes_i/gt0_frame_check/rx_fifo_in_reg[15]_i_1/O
                         net (fo=180, routed)         1.625     6.498    gtx3g_exdes_i/gt0_frame_check/block_word_cnt0
    SLICE_X181Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.521     9.836    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X181Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[11]/C
                         clock pessimism              0.172    10.008    
                         clock uncertainty           -0.035     9.973    
    SLICE_X181Y22        FDRE (Setup_fdre_C_R)       -0.304     9.669    gtx3g_exdes_i/gt0_frame_check/data_word_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.669    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  3.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gt0_error_data_count_regs_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            string_reg_reg[19][6]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.701     1.488    user_clk_OBUF
    SLICE_X183Y22        FDRE                                         r  gt0_error_data_count_regs_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y22        FDRE (Prop_fdre_C_Q)         0.100     1.588 r  gt0_error_data_count_regs_reg[0][14]/Q
                         net (fo=1, routed)           0.054     1.642    p_16_in[6]
    SLICE_X182Y22        FDRE                                         r  string_reg_reg[19][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.941     1.775    user_clk_OBUF
    SLICE_X182Y22        FDRE                                         r  string_reg_reg[19][6]/C
                         clock pessimism             -0.276     1.499    
    SLICE_X182Y22        FDRE (Hold_fdre_C_D)         0.059     1.558    string_reg_reg[19][6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_gen_inst1/prbs7_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/pattern_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.738     1.525    gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_gen_inst1/GT1_RXUSRCLK2_OUT
    SLICE_X197Y13        FDRE                                         r  gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_gen_inst1/prbs7_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y13        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_gen_inst1/prbs7_reg_reg[15]/Q
                         net (fo=1, routed)           0.055     1.680    gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_reg[15]
    SLICE_X196Y13        FDRE                                         r  gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/pattern_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.980     1.814    gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X196Y13        FDRE                                         r  gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/pattern_reg_reg[15]/C
                         clock pessimism             -0.278     1.536    
    SLICE_X196Y13        FDRE (Hold_fdre_C_D)         0.059     1.595    gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/pattern_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.146%)  route 0.099ns (49.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.741     1.528    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X203Y40        FDRE                                         r  gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y40        FDRE (Prop_fdre_C_Q)         0.100     1.628 r  gtx3g_exdes_i/gt1_frame_check/rx_data_r3_reg[5]/Q
                         net (fo=2, routed)           0.099     1.727    gtx3g_exdes_i/gt1_frame_check/rx_data_r3[5]
    SLICE_X200Y41        SRL16E                                       r  gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.984     1.818    gtx3g_exdes_i/gt1_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X200Y41        SRL16E                                       r  gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.276     1.542    
    SLICE_X200Y41        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.641    gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_gen_inst1/prbs7_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/pattern_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.749%)  route 0.062ns (38.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.739     1.526    gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_gen_inst1/GT1_RXUSRCLK2_OUT
    SLICE_X201Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_gen_inst1/prbs7_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y12        FDRE (Prop_fdre_C_Q)         0.100     1.626 r  gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_gen_inst1/prbs7_reg_reg[11]/Q
                         net (fo=2, routed)           0.062     1.688    gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/prbs7_reg[11]
    SLICE_X200Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/pattern_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.981     1.815    gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X200Y12        FDRE                                         r  gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/pattern_reg_reg[11]/C
                         clock pessimism             -0.278     1.537    
    SLICE_X200Y12        FDRE (Hold_fdre_C_D)         0.059     1.596    gtx3g_exdes_i/gt0_frame_gen/pattern_gen_inst_1/pattern_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.142%)  route 0.200ns (62.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.737     1.524    gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X186Y9         FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y9         FDRE (Prop_fdre_C_Q)         0.118     1.642 r  gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.200     1.842    gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][2]
    RAMB18_X9Y4          RAMB18E1                                     r  gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.006     1.840    gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y4          RAMB18E1                                     r  gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.276     1.564    
    RAMB18_X9Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.747    gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.734     1.521    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X191Y16        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y16        FDRE (Prop_fdre_C_Q)         0.100     1.621 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[2]/Q
                         net (fo=2, routed)           0.103     1.724    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[2]
    SLICE_X190Y15        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.976     1.810    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X190Y15        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.276     1.534    
    SLICE_X190Y15        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.620    gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/hor_correct_mask_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/hor_correct_mask_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.530%)  route 0.083ns (38.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.735     1.522    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X191Y13        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/hor_correct_mask_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y13        FDRE (Prop_fdre_C_Q)         0.100     1.622 r  gtx3g_exdes_i/gt0_frame_check/hor_correct_mask_reg[15]/Q
                         net (fo=1, routed)           0.083     1.705    gtx3g_exdes_i/gt0_frame_check/hor_correct_mask[15]
    SLICE_X190Y13        LUT2 (Prop_lut2_I1_O)        0.032     1.737 r  gtx3g_exdes_i/gt0_frame_check/hor_correct_mask_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.737    gtx3g_exdes_i/gt0_frame_check/hor_correct_mask_reg[15]_i_2_n_0
    SLICE_X190Y13        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/hor_correct_mask_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.977     1.811    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X190Y13        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/hor_correct_mask_reg_reg[15]/C
                         clock pessimism             -0.278     1.533    
    SLICE_X190Y13        FDRE (Hold_fdre_C_D)         0.096     1.629    gtx3g_exdes_i/gt0_frame_check/hor_correct_mask_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rxctrl_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rxctrl_r3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.735     1.522    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y16        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rxctrl_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y16        FDRE (Prop_fdre_C_Q)         0.100     1.622 r  gtx3g_exdes_i/gt0_frame_check/rxctrl_r2_reg[1]/Q
                         net (fo=1, routed)           0.055     1.677    gtx3g_exdes_i/gt0_frame_check/rxctrl_r2[1]
    SLICE_X193Y16        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rxctrl_r3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.976     1.810    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y16        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rxctrl_r3_reg[1]/C
                         clock pessimism             -0.288     1.522    
    SLICE_X193Y16        FDRE (Hold_fdre_C_D)         0.047     1.569    gtx3g_exdes_i/gt0_frame_check/rxctrl_r3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.738     1.525    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X197Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y36        FDCE (Prop_fdce_C_Q)         0.100     1.625 r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.055     1.680    gtx3g_exdes_i/gt1_rxresetdone_r2
    SLICE_X197Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.980     1.814    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X197Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.289     1.525    
    SLICE_X197Y36        FDCE (Hold_fdce_C_D)         0.047     1.572    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.740     1.527    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X197Y10        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y10        FDRE (Prop_fdre_C_Q)         0.100     1.627 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.682    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X197Y10        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.983     1.817    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X197Y10        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.290     1.527    
    SLICE_X197Y10        FDRE (Hold_fdre_C_D)         0.047     1.574    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         6.667       4.243      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.095         6.667       4.572      RAMB18_X9Y4         gtx3g_exdes_i/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[3]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[7]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y16       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y16       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[3]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y15       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[7]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X200Y41       gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.334       2.692      SLICE_X200Y41       gtx3g_exdes_i/gt1_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt1_frame_check_rx_data_r4_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk_p_in
  To Clock:  refclk_p_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_p_in
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { refclk_p_in }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.667       5.174      GTXE2_COMMON_X0Y0  gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.667       5.259      IBUFDS_GTE2_X0Y6   gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 1.052ns (52.418%)  route 0.955ns (47.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.638     5.261    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X200Y18        LUT1 (Prop_lut1_I0_O)        0.043     5.304 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.620    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X200Y18        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.574     9.889    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X200Y18        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.172    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X200Y18        FDCE (Recov_fdce_C_CLR)     -0.187     9.839    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 1.052ns (52.418%)  route 0.955ns (47.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.638     5.261    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X200Y18        LUT1 (Prop_lut1_I0_O)        0.043     5.304 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.620    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X200Y18        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.574     9.889    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X200Y18        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r_reg/C
                         clock pessimism              0.172    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X200Y18        FDCE (Recov_fdce_C_CLR)     -0.187     9.839    gtx3g_exdes_i/gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.052ns (53.705%)  route 0.907ns (46.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.672     5.298    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X197Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.341 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.235     5.576    gtx3g_exdes_i/gtx3g_support_i_n_37
    SLICE_X197Y36        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X197Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                         clock pessimism              0.172    10.066    
                         clock uncertainty           -0.035    10.031    
    SLICE_X197Y36        FDCE (Recov_fdce_C_CLR)     -0.212     9.819    gtx3g_exdes_i/gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.052ns (53.705%)  route 0.907ns (46.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.672     5.298    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X197Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.341 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.235     5.576    gtx3g_exdes_i/gtx3g_support_i_n_37
    SLICE_X197Y36        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X197Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism              0.172    10.066    
                         clock uncertainty           -0.035    10.031    
    SLICE_X197Y36        FDCE (Recov_fdce_C_CLR)     -0.212     9.819    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.052ns (53.705%)  route 0.907ns (46.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 9.894 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.672     5.298    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X197Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.341 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.235     5.576    gtx3g_exdes_i/gtx3g_support_i_n_37
    SLICE_X197Y36        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.579     9.894    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X197Y36        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r_reg/C
                         clock pessimism              0.172    10.066    
                         clock uncertainty           -0.035    10.031    
    SLICE_X197Y36        FDCE (Recov_fdce_C_CLR)     -0.212     9.819    gtx3g_exdes_i/gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 1.052ns (52.418%)  route 0.955ns (47.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 9.889 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.638     5.261    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X200Y18        LUT1 (Prop_lut1_I0_O)        0.043     5.304 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.620    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X200Y18        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.574     9.889    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X200Y18        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.172    10.061    
                         clock uncertainty           -0.035    10.026    
    SLICE_X200Y18        FDCE (Recov_fdce_C_CLR)     -0.154     9.872    gtx3g_exdes_i/gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/num_char_reg[5]/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.259ns (17.430%)  route 1.227ns (82.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 9.844 - 6.667 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.657     3.387    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.259     3.646 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         1.227     4.873    simple_uart_inst_1/AR[0]
    SLICE_X183Y34        FDCE                                         f  simple_uart_inst_1/num_char_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.529     9.844    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X183Y34        FDCE                                         r  simple_uart_inst_1/num_char_reg[5]/C
                         clock pessimism              0.172    10.016    
                         clock uncertainty           -0.035     9.981    
    SLICE_X183Y34        FDCE (Recov_fdce_C_CLR)     -0.212     9.769    simple_uart_inst_1/num_char_reg[5]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/num_char_reg[7]/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.259ns (17.430%)  route 1.227ns (82.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 9.844 - 6.667 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.657     3.387    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.259     3.646 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         1.227     4.873    simple_uart_inst_1/AR[0]
    SLICE_X183Y34        FDCE                                         f  simple_uart_inst_1/num_char_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.529     9.844    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X183Y34        FDCE                                         r  simple_uart_inst_1/num_char_reg[7]/C
                         clock pessimism              0.172    10.016    
                         clock uncertainty           -0.035     9.981    
    SLICE_X183Y34        FDCE (Recov_fdce_C_CLR)     -0.212     9.769    simple_uart_inst_1/num_char_reg[7]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/num_char_reg[0]/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.259ns (17.521%)  route 1.219ns (82.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 9.842 - 6.667 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.657     3.387    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.259     3.646 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         1.219     4.865    simple_uart_inst_1/AR[0]
    SLICE_X184Y32        FDCE                                         f  simple_uart_inst_1/num_char_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.527     9.842    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X184Y32        FDCE                                         r  simple_uart_inst_1/num_char_reg[0]/C
                         clock pessimism              0.172    10.014    
                         clock uncertainty           -0.035     9.979    
    SLICE_X184Y32        FDCE (Recov_fdce_C_CLR)     -0.154     9.825    simple_uart_inst_1/num_char_reg[0]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/num_char_reg[2]/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.259ns (17.521%)  route 1.219ns (82.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 9.842 - 6.667 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.657     3.387    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.259     3.646 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         1.219     4.865    simple_uart_inst_1/AR[0]
    SLICE_X184Y32        FDCE                                         f  simple_uart_inst_1/num_char_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        1.527     9.842    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X184Y32        FDCE                                         r  simple_uart_inst_1/num_char_reg[2]/C
                         clock pessimism              0.172    10.014    
                         clock uncertainty           -0.035     9.979    
    SLICE_X184Y32        FDCE (Recov_fdce_C_CLR)     -0.154     9.825    simple_uart_inst_1/num_char_reg[2]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  4.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/cnt_clk_150m_reg[11]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.203%)  route 0.300ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.300     1.905    simple_uart_inst_1/AR[0]
    SLICE_X172Y30        FDCE                                         f  simple_uart_inst_1/cnt_clk_150m_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.940     1.774    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y30        FDCE                                         r  simple_uart_inst_1/cnt_clk_150m_reg[11]/C
                         clock pessimism             -0.255     1.519    
    SLICE_X172Y30        FDCE (Remov_fdce_C_CLR)     -0.050     1.469    simple_uart_inst_1/cnt_clk_150m_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/cnt_clk_150m_reg[2]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.203%)  route 0.300ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.300     1.905    simple_uart_inst_1/AR[0]
    SLICE_X172Y30        FDCE                                         f  simple_uart_inst_1/cnt_clk_150m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.940     1.774    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y30        FDCE                                         r  simple_uart_inst_1/cnt_clk_150m_reg[2]/C
                         clock pessimism             -0.255     1.519    
    SLICE_X172Y30        FDCE (Remov_fdce_C_CLR)     -0.050     1.469    simple_uart_inst_1/cnt_clk_150m_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/cnt_clk_150m_reg[3]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.203%)  route 0.300ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.300     1.905    simple_uart_inst_1/AR[0]
    SLICE_X172Y30        FDCE                                         f  simple_uart_inst_1/cnt_clk_150m_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.940     1.774    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y30        FDCE                                         r  simple_uart_inst_1/cnt_clk_150m_reg[3]/C
                         clock pessimism             -0.255     1.519    
    SLICE_X172Y30        FDCE (Remov_fdce_C_CLR)     -0.050     1.469    simple_uart_inst_1/cnt_clk_150m_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/cnt_clk_150m_reg[4]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.203%)  route 0.300ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.300     1.905    simple_uart_inst_1/AR[0]
    SLICE_X172Y30        FDCE                                         f  simple_uart_inst_1/cnt_clk_150m_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.940     1.774    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y30        FDCE                                         r  simple_uart_inst_1/cnt_clk_150m_reg[4]/C
                         clock pessimism             -0.255     1.519    
    SLICE_X172Y30        FDCE (Remov_fdce_C_CLR)     -0.050     1.469    simple_uart_inst_1/cnt_clk_150m_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/cnt_clk_150m_reg[6]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.203%)  route 0.300ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.300     1.905    simple_uart_inst_1/AR[0]
    SLICE_X172Y30        FDCE                                         f  simple_uart_inst_1/cnt_clk_150m_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.940     1.774    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y30        FDCE                                         r  simple_uart_inst_1/cnt_clk_150m_reg[6]/C
                         clock pessimism             -0.255     1.519    
    SLICE_X172Y30        FDCE (Remov_fdce_C_CLR)     -0.050     1.469    simple_uart_inst_1/cnt_clk_150m_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/cnt_clk_150m_reg[7]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.203%)  route 0.300ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.300     1.905    simple_uart_inst_1/AR[0]
    SLICE_X172Y30        FDCE                                         f  simple_uart_inst_1/cnt_clk_150m_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.940     1.774    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y30        FDCE                                         r  simple_uart_inst_1/cnt_clk_150m_reg[7]/C
                         clock pessimism             -0.255     1.519    
    SLICE_X172Y30        FDCE (Remov_fdce_C_CLR)     -0.050     1.469    simple_uart_inst_1/cnt_clk_150m_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/clk_br_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.118ns (23.013%)  route 0.395ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.395     2.000    simple_uart_inst_1/AR[0]
    SLICE_X172Y31        FDCE                                         f  simple_uart_inst_1/clk_br_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.941     1.775    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y31        FDCE                                         r  simple_uart_inst_1/clk_br_reg/C
                         clock pessimism             -0.255     1.520    
    SLICE_X172Y31        FDCE (Remov_fdce_C_CLR)     -0.050     1.470    simple_uart_inst_1/clk_br_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/cnt_clk_150m_reg[0]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.118ns (23.013%)  route 0.395ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.395     2.000    simple_uart_inst_1/AR[0]
    SLICE_X172Y31        FDCE                                         f  simple_uart_inst_1/cnt_clk_150m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.941     1.775    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y31        FDCE                                         r  simple_uart_inst_1/cnt_clk_150m_reg[0]/C
                         clock pessimism             -0.255     1.520    
    SLICE_X172Y31        FDCE (Remov_fdce_C_CLR)     -0.050     1.470    simple_uart_inst_1/cnt_clk_150m_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/cnt_clk_150m_reg[10]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.118ns (23.013%)  route 0.395ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.395     2.000    simple_uart_inst_1/AR[0]
    SLICE_X172Y31        FDCE                                         f  simple_uart_inst_1/cnt_clk_150m_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.941     1.775    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y31        FDCE                                         r  simple_uart_inst_1/cnt_clk_150m_reg[10]/C
                         clock pessimism             -0.255     1.520    
    SLICE_X172Y31        FDCE (Remov_fdce_C_CLR)     -0.050     1.470    simple_uart_inst_1/cnt_clk_150m_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            simple_uart_inst_1/cnt_clk_150m_reg[12]/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.118ns (23.013%)  route 0.395ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.700     1.487    rst_generator_inst_0/GT1_RXUSRCLK2_OUT
    SLICE_X178Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y27        FDRE (Prop_fdre_C_Q)         0.118     1.605 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=229, routed)         0.395     2.000    simple_uart_inst_1/AR[0]
    SLICE_X172Y31        FDCE                                         f  simple_uart_inst_1/cnt_clk_150m_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1681, routed)        0.941     1.775    simple_uart_inst_1/GT1_RXUSRCLK2_OUT
    SLICE_X172Y31        FDCE                                         r  simple_uart_inst_1/cnt_clk_150m_reg[12]/C
                         clock pessimism             -0.255     1.520    
    SLICE_X172Y31        FDCE (Remov_fdce_C_CLR)     -0.050     1.470    simple_uart_inst_1/cnt_clk_150m_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.530    





