EESchema Schematic File Version 2  date Thu 11 Apr 2013 08:59:31 PM PDT
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:contrib
LIBS:ddr2_sdram_sodimm
LIBS:ep4ce30f29
LIBS:tusb1310a
LIBS:samtec_qth-090-d
LIBS:mic5207-bm5
LIBS:quartzcms4_ground
LIBS:lpc11u1x
LIBS:gsg-microusb
LIBS:pnp_sot23
LIBS:si5351c-b
LIBS:tps62410
LIBS:usb3_micro_ab
LIBS:usb3_esd_son50-10
LIBS:tps2065c-2
LIBS:tps2113a
LIBS:tps54218
LIBS:main_board-cache
EELAYER 25  0
EELAYER END
$Descr A3 16535 11700
encoding utf-8
Sheet 1 15
Title "Daisho Project Main Board"
Date "12 apr 2013"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2013 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	2500 2500 2100 2500
Wire Wire Line
	2500 2100 2100 2100
Wire Wire Line
	2500 1800 2100 1800
Wire Bus Line
	6400 4700 6000 4700
Wire Bus Line
	6400 5100 6000 5100
Wire Bus Line
	6400 5700 6000 5700
Wire Bus Line
	6000 6200 6400 6200
Wire Wire Line
	6000 6400 6400 6400
Wire Wire Line
	6000 6000 6400 6000
Wire Wire Line
	6000 5600 6400 5600
Wire Wire Line
	6000 5300 6400 5300
Wire Wire Line
	6000 4600 6400 4600
Wire Wire Line
	6000 4100 6400 4100
Wire Wire Line
	6000 3800 6400 3800
Wire Wire Line
	6000 3500 6400 3500
Wire Wire Line
	6000 3300 6400 3300
Wire Wire Line
	4100 1800 10200 1800
Wire Wire Line
	10200 1800 10200 3100
Wire Wire Line
	10200 3100 10700 3100
Connection ~ 6300 1600
Wire Wire Line
	6300 1600 6300 2400
Connection ~ 10500 4100
Wire Wire Line
	10500 6900 10500 1500
Wire Wire Line
	10500 6900 14400 6900
Connection ~ 10500 3400
Wire Wire Line
	12700 4100 10500 4100
Wire Wire Line
	10500 3400 10700 3400
Wire Wire Line
	10500 1500 4100 1500
Wire Wire Line
	6300 2400 6000 2400
Wire Wire Line
	4500 3300 4100 3300
Wire Wire Line
	4500 3100 4100 3100
Wire Wire Line
	4100 2800 4500 2800
Wire Wire Line
	4100 2600 4500 2600
Wire Wire Line
	4100 2300 4500 2300
Wire Wire Line
	2100 1500 2500 1500
Wire Wire Line
	2100 1300 2500 1300
Wire Bus Line
	12200 3700 12500 3700
Wire Bus Line
	12500 3700 12500 6000
Wire Bus Line
	12500 6000 12700 6000
Wire Bus Line
	12700 3500 12200 3500
Wire Bus Line
	14000 5100 14400 5100
Wire Bus Line
	14000 4900 14400 4900
Wire Bus Line
	6000 2800 6400 2800
Wire Wire Line
	6000 3000 6400 3000
Wire Wire Line
	6000 2700 6400 2700
Wire Bus Line
	14400 6400 14000 6400
Wire Wire Line
	14000 6100 14400 6100
Wire Bus Line
	14000 5800 14400 5800
Wire Wire Line
	12700 1400 12200 1400
Wire Wire Line
	12200 2000 12700 2000
Wire Bus Line
	14000 5400 14400 5400
Wire Bus Line
	12200 1900 12700 1900
Wire Bus Line
	12200 2500 12700 2500
Wire Bus Line
	12200 1300 12700 1300
Wire Bus Line
	14000 5300 14400 5300
Wire Bus Line
	14000 5500 14400 5500
Wire Wire Line
	12200 2600 12700 2600
Wire Wire Line
	12200 3100 12700 3100
Wire Bus Line
	14000 5700 14400 5700
Wire Wire Line
	14000 6000 14400 6000
Wire Wire Line
	14000 6200 14400 6200
Wire Bus Line
	14000 6500 14400 6500
Wire Wire Line
	6400 2900 6000 2900
Wire Wire Line
	6400 3100 6000 3100
Wire Bus Line
	14400 5000 14000 5000
Wire Bus Line
	12200 3400 12700 3400
Wire Bus Line
	12200 3800 12400 3800
Wire Bus Line
	12400 3800 12400 6100
Wire Bus Line
	12400 6100 12700 6100
Wire Wire Line
	10700 1300 4100 1300
Wire Wire Line
	2500 1400 2100 1400
Wire Wire Line
	2500 1600 2100 1600
Wire Wire Line
	4500 2500 4100 2500
Wire Wire Line
	4500 2700 4100 2700
Wire Wire Line
	4100 3000 4500 3000
Wire Wire Line
	4100 3200 4500 3200
Wire Wire Line
	6000 2300 6200 2300
Wire Wire Line
	4100 1600 10400 1600
Wire Wire Line
	10700 3500 10400 3500
Wire Wire Line
	10400 4200 12700 4200
Connection ~ 10400 3500
Wire Wire Line
	14400 7000 10400 7000
Wire Wire Line
	10400 7000 10400 1600
Connection ~ 10400 4200
Wire Wire Line
	6200 2300 6200 1500
Connection ~ 6200 1500
Wire Wire Line
	4100 1900 10100 1900
Wire Wire Line
	10100 1900 10100 3200
Wire Wire Line
	10100 3200 10700 3200
Wire Wire Line
	6400 3400 6000 3400
Wire Wire Line
	6400 3600 6000 3600
Wire Wire Line
	6400 4000 6000 4000
Wire Bus Line
	6000 3900 6400 3900
Wire Wire Line
	6400 5000 6000 5000
Wire Wire Line
	6400 5500 6000 5500
Wire Wire Line
	6400 5900 6000 5900
Wire Wire Line
	6400 6300 6000 6300
Wire Wire Line
	6400 6500 6000 6500
Wire Bus Line
	6000 5800 6400 5800
Wire Bus Line
	6000 5200 6400 5200
Wire Bus Line
	6000 4800 6400 4800
Wire Wire Line
	14000 4700 14400 4700
Wire Wire Line
	2100 2000 2500 2000
Wire Wire Line
	2100 2300 2500 2300
$Sheet
S 1100 3500 1000 300 
U 5109F714
F0 "usb0_power" 60
F1 "usb0_power.sch" 60
$EndSheet
$Sheet
S 1100 2900 1000 300 
U 510239FC
F0 "fpga_power" 60
F1 "fpga_power.sch" 60
$EndSheet
$Sheet
S 1100 1200 1000 1400
U 510B2194
F0 "power" 60
F1 "power.sch" 60
F2 "V1PX_SMPS_MODE" I R 2100 2500 60 
F3 "V1P1_EN" I R 2100 1600 60 
F4 "V1P2_EN" I R 2100 1500 60 
F5 "V1P8_PWRGD" O R 2100 1800 60 
F6 "V1P8_EN" I R 2100 1400 60 
F7 "USB_POWER_FLT#" O R 2100 2100 60 
F8 "USB_POWER_EN" I R 2100 2000 60 
F9 "ALT_SW_STAT" O R 2100 2300 60 
F10 "V2P5_EN" I R 2100 1300 60 
$EndSheet
$Sheet
S 10700 1800 1500 300 
U 5138E160
F0 "fpga_front_end_bank_b" 60
F1 "fpga_front_end_bank_b.sch" 60
F2 "D[51..0]" B R 12200 1900 60 
F3 "VCCIO" I R 12200 2000 60 
$EndSheet
$Sheet
S 10700 2400 1500 300 
U 5138E12B
F0 "fpga_front_end_bank_c" 60
F1 "fpga_front_end_bank_c.sch" 60
F2 "D[51..0]" B R 12200 2500 60 
F3 "VCCIO" I R 12200 2600 60 
$EndSheet
$Sheet
S 4800 4500 1200 2100
U 5129BCC5
F0 "fpga_usb0" 60
F1 "fpga_usb0.sch" 60
F2 "PIPE_RESETN" O R 6000 5500 60 
F3 "PIPE_PWRPRESENT" I R 6000 6000 60 
F4 "PIPE_PHY_STATUS" B R 6000 5900 60 
F5 "PIPE_POWERDOWN[1..0]" O R 6000 5800 60 
F6 "PIPE_RX_ELECIDLE" B R 6000 5600 60 
F7 "PIPE_RX_STATUS[2..0]" I R 6000 5700 60 
F8 "PIPE_RX_VALID" I R 6000 5300 60 
F9 "PIPE_RX_DATAK[1..0]" I R 6000 5200 60 
F10 "PIPE_RX_DATA[15..0]" I R 6000 5100 60 
F11 "PIPE_PCLK" I R 6000 5000 60 
F12 "PIPE_TX_DATAK[1..0]" O R 6000 4800 60 
F13 "PIPE_TX_DATA[15..0]" O R 6000 4700 60 
F14 "PIPE_TX_CLK" O R 6000 4600 60 
F15 "PIPE_ELAS_BUF_MODE" O R 6000 6500 60 
F16 "PIPE_RX_TERMINATION" O R 6000 6400 60 
F17 "PIPE_RX_POLARITY" O R 6000 6300 60 
F18 "PIPE_TX_DEEMPH[1..0]" O R 6000 6200 60 
$EndSheet
$Sheet
S 4500 2200 1500 2000
U 5129C23F
F0 "fpga_configuration" 60
F1 "fpga_configuration.sch" 60
F2 "FPGA_TDO" O L 4500 2700 60 
F3 "FPGA_TMS" I L 4500 2800 60 
F4 "FPGA_TCK" I L 4500 2500 60 
F5 "FPGA_TDI" I L 4500 2600 60 
F6 "FPGA_NSTATUS" B L 4500 2300 60 
F7 "SPI_MISO" O L 4500 3300 60 
F8 "SPI_MOSI" I L 4500 3200 60 
F9 "SPI_CS#" I L 4500 3100 60 
F10 "SPI_SCLK" I L 4500 3000 60 
F11 "I2C_SDA" B R 6000 2400 60 
F12 "I2C_SCL" O R 6000 2300 60 
F13 "ULPI_DATA[7..0]" B R 6000 2800 60 
F14 "ULPI_NXT" I R 6000 3000 60 
F15 "ULPI_DIR" I R 6000 2900 60 
F16 "ULPI_STP" O R 6000 3100 60 
F17 "ULPI_CLK" I R 6000 2700 60 
F18 "PIPE_TX_ELECIDLE" O R 6000 3600 60 
F19 "PIPE_PHY_RESETN" O R 6000 3400 60 
F20 "PIPE_TX_DETRX_LPBK" O R 6000 3500 60 
F21 "PIPE_OUT_ENABLE" O R 6000 3300 60 
F22 "PIPE_TX_ONESZEROS" O R 6000 3800 60 
F23 "PIPE_TX_MARGIN[2..0]" O R 6000 3900 60 
F24 "PIPE_TX_SWING" O R 6000 4000 60 
F25 "PIPE_RATE" O R 6000 4100 60 
$EndSheet
$Sheet
S 2500 1200 1600 2200
U 5148D8EF
F0 "microcontroller" 60
F1 "microcontroller.sch" 60
F2 "FPGA_TDO" I R 4100 2700 60 
F3 "FPGA_TMS" O R 4100 2800 60 
F4 "FPGA_TCK" O R 4100 2500 60 
F5 "FPGA_TDI" O R 4100 2600 60 
F6 "FPGA_NSTATUS" I R 4100 2300 60 
F7 "FPGA_CONF_DONE" I R 4100 1300 60 
F8 "I2C_SDA" B R 4100 1600 60 
F9 "I2C_SCL" O R 4100 1500 60 
F10 "SPI_MISO" I R 4100 3300 60 
F11 "SPI_MOSI" O R 4100 3200 60 
F12 "SPI_CS#" O R 4100 3100 60 
F13 "SPI_SCLK" O R 4100 3000 60 
F14 "V1P1_ENABLE" O L 2500 1600 60 
F15 "V1P2_ENABLE" O L 2500 1500 60 
F16 "V1P8_ENABLE" O L 2500 1400 60 
F17 "V2P5_ENABLE" O L 2500 1300 60 
F18 "CLOCKGEN_OEB#" O R 4100 1900 60 
F19 "CLOCKGEN_INTR" I R 4100 1800 60 
F20 "V1PX_SMPS_MODE" O L 2500 2500 60 
F21 "ALT_SW_STAT" I L 2500 2300 60 
F22 "USB_POWER_FLT#" I L 2500 2100 60 
F23 "USB_POWER_EN" O L 2500 2000 60 
F24 "V1P8_PWRGD" I L 2500 1800 60 
$EndSheet
$Sheet
S 6400 2600 1000 4000
U 5109FB2D
F0 "usb0_interfaces" 60
F1 "usb0_interfaces.sch" 60
F2 "RX_VALID" O L 6400 5300 60 
F3 "RX_DATAK[1..0]" O L 6400 5200 60 
F4 "RX_DATA[15..0]" O L 6400 5100 60 
F5 "PCLK" O L 6400 5000 60 
F6 "TX_CLK" I L 6400 4600 60 
F7 "TX_DATA[15..0]" I L 6400 4700 60 
F8 "TX_DATAK[1..0]" I L 6400 4800 60 
F9 "ULPI_NXT" O L 6400 3000 60 
F10 "ULPI_DIR" O L 6400 2900 60 
F11 "ULPI_CLK" O L 6400 2700 60 
F12 "ULPI_STP" I L 6400 3100 60 
F13 "ULPI_DATA[7..0]" B L 6400 2800 60 
F14 "RESETN" I L 6400 5500 60 
F15 "OUT_ENABLE" I L 6400 3300 60 
F16 "PHY_RESETN" I L 6400 3400 60 
F17 "TX_DETRX_LPBK" I L 6400 3500 60 
F18 "TX_ELECIDLE" I L 6400 3600 60 
F19 "RX_ELECIDLE" B L 6400 5600 60 
F20 "RX_STATUS[2..0]" O L 6400 5700 60 
F21 "POWER_DOWN[1..0]" I L 6400 5800 60 
F22 "PHY_STATUS" B L 6400 5900 60 
F23 "PWRPRESENT" O L 6400 6000 60 
F24 "TX_ONESZEROS" I L 6400 3800 60 
F25 "TX_DEEMPH[1..0]" I L 6400 6200 60 
F26 "TX_MARGIN[2..0]" I L 6400 3900 60 
F27 "TX_SWING" I L 6400 4000 60 
F28 "RX_POLARITY" I L 6400 6300 60 
F29 "RX_TERMINATION" I L 6400 6400 60 
F30 "RATE" I L 6400 4100 60 
F31 "ELAS_BUF_MODE" I L 6400 6500 60 
$EndSheet
$Sheet
S 10700 3000 1500 900 
U 514BB3A7
F0 "clock_generator" 60
F1 "clock_generator.sch" 60
F2 "FE_CLKSRC" I R 12200 3100 60 
F3 "I2C_SDA" B L 10700 3500 60 
F4 "CLOCKGEN_OEB#" I L 10700 3200 60 
F5 "CLOCKGEN_INTR" O L 10700 3100 60 
F6 "I2C_SCL" I L 10700 3400 60 
F7 "FPGA_CLK_N[1..0]" O R 12200 3800 60 
F8 "FPGA_CLK_P[1..0]" O R 12200 3700 60 
F9 "FE_CLK_N[1..0]" O R 12200 3500 60 
F10 "FE_CLK_P[1..0]" O R 12200 3400 60 
$EndSheet
$Sheet
S 12700 1200 1000 3100
U 5138E240
F0 "front_end" 60
F1 "front_end.sch" 60
F2 "FE_B[51..0]" B L 12700 1900 60 
F3 "FE_C[51..0]" B L 12700 2500 60 
F4 "FE_CLKSRC" O L 12700 3100 60 
F5 "FE_VCCIO_B" O L 12700 2000 60 
F6 "FE_VCCIO_C" O L 12700 2600 60 
F7 "FE_I2C_SDA" B L 12700 4200 60 
F8 "FE_I2C_SCL" I L 12700 4100 60 
F9 "FE_A[41..0]" B L 12700 1300 60 
F10 "FE_VCCIO_A" O L 12700 1400 60 
F11 "FE_CLK_N[1..0]" I L 12700 3500 60 
F12 "FE_CLK_P[1..0]" I L 12700 3400 60 
$EndSheet
$Sheet
S 10700 1200 1500 300 
U 51394328
F0 "fpga_front_end_misc" 60
F1 "fpga_front_end_misc.sch" 60
F2 "VCCIO" I R 12200 1400 60 
F3 "D[41..0]" B R 12200 1300 60 
F4 "FPGA_CONF_DONE" O L 10700 1300 60 
$EndSheet
$Sheet
S 14400 4600 600  2500
U 50FA09AE
F0 "ddr2" 50
F1 "ddr2.sch" 50
F2 "DQ[63..0]" B L 14400 5300 60 
F3 "DM[7..0]" I L 14400 5500 60 
F4 "DQS[7..0]" B L 14400 5400 60 
F5 "SA[1..0]" I L 14400 6800 60 
F6 "SDA" B L 14400 7000 60 
F7 "SCL" I L 14400 6900 60 
F8 "ODT[1..0]" I L 14400 6500 60 
F9 "WE#" I L 14400 6200 60 
F10 "CAS#" I L 14400 6100 60 
F11 "RAS#" I L 14400 6000 60 
F12 "A[15..0]" I L 14400 5800 60 
F13 "BA[2..0]" I L 14400 5700 60 
F14 "CKE[1..0]" I L 14400 5100 60 
F15 "CK#[1..0]" I L 14400 5000 60 
F16 "CK[1..0]" I L 14400 4900 60 
F17 "S#[1..0]" I L 14400 6400 60 
F18 "VREF" I L 14400 4700 60 
$EndSheet
$Sheet
S 12700 4600 1300 2000
U 5101C6D6
F0 "fpga_ddr2" 60
F1 "fpga_ddr2.sch" 60
F2 "A[15..0]" O R 14000 5800 60 
F3 "BA[2..0]" O R 14000 5700 60 
F4 "WE#" O R 14000 6200 60 
F5 "CAS#" O R 14000 6100 60 
F6 "RAS#" O R 14000 6000 60 
F7 "ODT[1..0]" O R 14000 6500 60 
F8 "CK#[1..0]" O R 14000 5000 60 
F9 "CKE[1..0]" O R 14000 5100 60 
F10 "DQ[63..0]" B R 14000 5300 60 
F11 "DQS[7..0]" B R 14000 5400 60 
F12 "DM[7..0]" O R 14000 5500 60 
F13 "CK[1..0]" O R 14000 4900 60 
F14 "CLK_N[1..0]" I L 12700 6100 60 
F15 "CLK_P[1..0]" I L 12700 6000 60 
F16 "S#[1..0]" O R 14000 6400 60 
F17 "VREF" O R 14000 4700 60 
$EndSheet
$EndSCHEMATC
