{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555067382204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555067382205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 12:09:42 2019 " "Processing started: Fri Apr 12 12:09:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555067382205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1555067382205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1555067382205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1555067382943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1555067382943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file display7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7Segment " "Found entity 1: Display7Segment" {  } { { "Display7Segment.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Display7Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555067394458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555067394458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.v 1 1 " "Found 1 design units, including 1 entities, in source file ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Found entity 1: Ball" {  } { { "Ball.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555067394463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555067394463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555067394468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555067394468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 0 0 " "Found 0 design units, including 0 entities, in source file pong.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555067394472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/BinaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555067394477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555067394477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scoreboard " "Found entity 1: Scoreboard" {  } { { "Scoreboard.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Scoreboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555067394482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555067394482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scoreboard " "Elaborating entity \"Scoreboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1555067394517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BCDconverter " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BCDconverter\"" {  } { { "Scoreboard.v" "BCDconverter" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Scoreboard.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555067394531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BinaryToBCD.v(72) " "Verilog HDL assignment warning at BinaryToBCD.v(72): truncated value with size 32 to match size of target (8)" {  } { { "BinaryToBCD.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/BinaryToBCD.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555067394532 "|Scoreboard|BinaryToBCD:BCDconverter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.v(84) " "Verilog HDL assignment warning at BinaryToBCD.v(84): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/BinaryToBCD.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555067394532 "|Scoreboard|BinaryToBCD:BCDconverter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.v(102) " "Verilog HDL assignment warning at BinaryToBCD.v(102): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/BinaryToBCD.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1555067394532 "|Scoreboard|BinaryToBCD:BCDconverter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7Segment Display7Segment:Digit0 " "Elaborating entity \"Display7Segment\" for hierarchy \"Display7Segment:Digit0\"" {  } { { "Scoreboard.v" "Digit0" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Scoreboard.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555067394534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555067394789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 12:09:54 2019 " "Processing ended: Fri Apr 12 12:09:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555067394789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555067394789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555067394789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1555067394789 ""}
