# Project Description
The project is about the implementation of the Data path of single cycle MIPS32 processor in verilog and writting a testbench to verify the design.
The Design supports set of instructions as follow :
 ### R-type instruction such as        : add - sub - AND - OR - NOR - slt
 ### load and store instruction        : LW - SW
 ### conditional branch instructions   : branch-if-equal (beq)
 ### unconditional branch instructions : Jump (J)


# The Data path (Block Digram)
![single_cycle_digram](https://github.com/Abdulrahmmann18/single_cycle_MIPS32/assets/144833244/cc2a6328-7846-434c-acb1-5eebb0b28eda)

# The wave form from modelsim
![single_cycle_waveform](https://github.com/Abdulrahmmann18/single_cycle_MIPS32/assets/144833244/7086a5c2-e2ad-4a2d-8c33-e32e763402b7)


# The program excuted 
![excuted_program](https://github.com/Abdulrahmmann18/single_cycle_MIPS32/assets/144833244/9d765f38-422b-4c79-889a-7a8d263dee78)





