<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p498" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_498{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_498{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_498{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_498{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_498{left:69px;bottom:1071px;letter-spacing:-0.13px;}
#t6_498{left:69px;bottom:844px;}
#t7_498{left:95px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t8_498{left:95px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_498{left:69px;bottom:804px;}
#ta_498{left:95px;bottom:808px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#tb_498{left:95px;bottom:791px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tc_498{left:69px;bottom:765px;}
#td_498{left:95px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#te_498{left:95px;bottom:751px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_498{left:69px;bottom:725px;}
#tg_498{left:95px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_498{left:95px;bottom:712px;letter-spacing:-0.12px;}
#ti_498{left:69px;bottom:685px;}
#tj_498{left:95px;bottom:689px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_498{left:95px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_498{left:69px;bottom:646px;}
#tm_498{left:95px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_498{left:69px;bottom:623px;}
#to_498{left:95px;bottom:626px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tp_498{left:95px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_498{left:69px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_498{left:69px;bottom:568px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#ts_498{left:69px;bottom:551px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#tt_498{left:69px;bottom:534px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tu_498{left:69px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#tv_498{left:69px;bottom:501px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_498{left:69px;bottom:476px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tx_498{left:69px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_498{left:69px;bottom:418px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tz_498{left:165px;bottom:418px;letter-spacing:-0.14px;}
#t10_498{left:69px;bottom:393px;letter-spacing:-0.12px;}
#t11_498{left:90px;bottom:375px;letter-spacing:-0.12px;}
#t12_498{left:90px;bottom:356px;letter-spacing:-0.11px;}
#t13_498{left:90px;bottom:338px;letter-spacing:-0.12px;}
#t14_498{left:90px;bottom:320px;letter-spacing:0.01px;}
#t15_498{left:90px;bottom:301px;letter-spacing:-0.12px;}
#t16_498{left:90px;bottom:283px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t17_498{left:90px;bottom:265px;letter-spacing:-0.11px;}
#t18_498{left:90px;bottom:246px;letter-spacing:-0.14px;}
#t19_498{left:90px;bottom:228px;letter-spacing:-0.13px;}
#t1a_498{left:90px;bottom:191px;letter-spacing:-0.12px;}
#t1b_498{left:90px;bottom:173px;letter-spacing:-0.11px;}
#t1c_498{left:90px;bottom:155px;letter-spacing:-0.11px;}
#t1d_498{left:90px;bottom:136px;letter-spacing:-0.12px;}
#t1e_498{left:90px;bottom:118px;letter-spacing:-0.11px;}
#t1f_498{left:192px;bottom:901px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1g_498{left:284px;bottom:901px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1h_498{left:206px;bottom:1007px;letter-spacing:-0.16px;}
#t1i_498{left:701px;bottom:1006px;}
#t1j_498{left:231px;bottom:942px;letter-spacing:-0.06px;word-spacing:0.1px;}
#t1k_498{left:490px;bottom:1007px;letter-spacing:-0.16px;}
#t1l_498{left:416px;bottom:1007px;}
#t1m_498{left:531px;bottom:940px;letter-spacing:-0.06px;word-spacing:0.1px;}

.s1_498{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_498{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_498{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_498{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_498{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_498{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_498{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_498{font-size:11px;font-family:Arial_3ed;color:#000;}
.s9_498{font-size:13px;font-family:Arial_3ed;color:#000;}
.t.v0_498{transform:scaleX(0.943);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts498" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg498Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg498" style="-webkit-user-select: none;"><object width="935" height="1210" data="498/498.svg" type="image/svg+xml" id="pdf498" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_498" class="t s1_498">15-2 </span><span id="t2_498" class="t s1_498">Vol. 3B </span>
<span id="t3_498" class="t s2_498">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_498" class="t s3_498">IA32_APERF MSR. See Figure 15-1 for an overview of the two 64-bit MSRs and the bullets below for a detailed </span>
<span id="t5_498" class="t s3_498">description. </span>
<span id="t6_498" class="t s4_498">• </span><span id="t7_498" class="t s3_498">Use CPUID to check the P-State hardware coordination feedback capability bit. CPUID.06H.ECX[Bit 0] = 1 </span>
<span id="t8_498" class="t s3_498">indicates IA32_MPERF MSR and IA32_APERF MSR are present. </span>
<span id="t9_498" class="t s4_498">• </span><span id="ta_498" class="t s3_498">IA32_MPERF MSR (E7H) increments in proportion to a fixed frequency, which is configured when the processor </span>
<span id="tb_498" class="t s3_498">is booted. </span>
<span id="tc_498" class="t s4_498">• </span><span id="td_498" class="t s3_498">IA32_APERF MSR (E8H) increments in proportion to actual performance, while accounting for hardware coordi- </span>
<span id="te_498" class="t s3_498">nation of P-state and TM1/TM2; or software initiated throttling. </span>
<span id="tf_498" class="t s4_498">• </span><span id="tg_498" class="t s3_498">The MSRs are per logical processor; they measure performance only when the targeted processor is in the C0 </span>
<span id="th_498" class="t s3_498">state. </span>
<span id="ti_498" class="t s4_498">• </span><span id="tj_498" class="t s3_498">Only the IA32_APERF/IA32_MPERF ratio is architecturally defined; software should not attach meaning to the </span>
<span id="tk_498" class="t s3_498">content of the individual of IA32_APERF or IA32_MPERF MSRs. </span>
<span id="tl_498" class="t s4_498">• </span><span id="tm_498" class="t s3_498">When either MSR overflows, both MSRs are reset to zero and continue to increment. </span>
<span id="tn_498" class="t s4_498">• </span><span id="to_498" class="t s3_498">Both MSRs are full 64-bits counters. Each MSR can be written to independently. However, software should </span>
<span id="tp_498" class="t s3_498">follow the guidelines illustrated in Example 15-1. </span>
<span id="tq_498" class="t s3_498">If P-states are exposed by the BIOS as hardware coordinated, software is expected to confirm processor support </span>
<span id="tr_498" class="t s3_498">for P-state hardware coordination feedback and use the feedback mechanism to make P-state decisions. The OSPM </span>
<span id="ts_498" class="t s3_498">is expected to either save away the current MSR values (for determination of the delta of the counter ratio at a later </span>
<span id="tt_498" class="t s3_498">time) or reset both MSRs (execute WRMSR with 0 to these MSRs individually) at the start of the time window used </span>
<span id="tu_498" class="t s3_498">for making the P-state decision. When not resetting the values, overflow of the MSRs can be detected by checking </span>
<span id="tv_498" class="t s3_498">whether the new values read are less than the previously saved values. </span>
<span id="tw_498" class="t s3_498">Example 15-1 demonstrates steps for using the hardware feedback mechanism provided by IA32_APERF MSR and </span>
<span id="tx_498" class="t s3_498">IA32_MPERF MSR to determine a target P-state. </span>
<span id="ty_498" class="t s5_498">Example 15-1. </span><span id="tz_498" class="t s5_498">Determine Target P-state From Hardware Coordinated Feedback </span>
<span id="t10_498" class="t s6_498">DWORD PercentBusy; // Percentage of processor time not idle. </span>
<span id="t11_498" class="t s6_498">// Measure “PercentBusy“ during previous sampling window. </span>
<span id="t12_498" class="t s6_498">// Typically, “PercentBusy“ is measure over a time scale suitable for </span>
<span id="t13_498" class="t s6_498">// power management decisions </span>
<span id="t14_498" class="t s6_498">// </span>
<span id="t15_498" class="t s6_498">// RDMSR of MCNT and ACNT should be performed without delay. </span>
<span id="t16_498" class="t s6_498">// Software needs to exercise care to avoid delays between </span>
<span id="t17_498" class="t s6_498">// the two RDMSRs (for example, interrupts). </span>
<span id="t18_498" class="t s6_498">MCNT = RDMSR(IA32_MPERF); </span>
<span id="t19_498" class="t s6_498">ACNT = RDMSR(IA32_APERF); </span>
<span id="t1a_498" class="t s6_498">// PercentPerformance indicates the percentage of the processor </span>
<span id="t1b_498" class="t s6_498">// that is in use. The calculation is based on the PercentBusy, </span>
<span id="t1c_498" class="t s6_498">// that is the percentage of processor time not idle and the P-state </span>
<span id="t1d_498" class="t s6_498">// hardware coordinated feedback using the ACNT/MCNT ratio. </span>
<span id="t1e_498" class="t s6_498">// Note that both values need to be calculated over the same </span>
<span id="t1f_498" class="t s7_498">Figure 15-1. </span><span id="t1g_498" class="t s7_498">IA32_MPERF MSR and IA32_APERF MSR for P-state Coordination </span>
<span id="t1h_498" class="t s8_498">63 </span><span id="t1i_498" class="t s8_498">0 </span>
<span id="t1j_498" class="t v0_498 s9_498">IA32_MPERF (Addr: E7H) </span>
<span id="t1k_498" class="t s8_498">63 </span><span id="t1l_498" class="t s8_498">0 </span>
<span id="t1m_498" class="t v0_498 s9_498">IA32_APERF (Addr: E8H) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
