[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Info, others clause is never selected for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Warning, Integer range is less than necessary range to cover others clause, may produce bad logic.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 228:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:03 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     4 x      2      8 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   134 x      2    228 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib    12 x      2     24 gates
inv_x1          sxlib   178 x      1    178 gates
inv_x2          sxlib     2 x      1      2 gates
inv_x4          sxlib     4 x      1      5 gates
na2_x1          sxlib    48 x      1     62 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    48 x      2     82 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    12 x      2     24 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     4 x      3     13 gates
nao2o22_x1      sxlib    22 x      2     51 gates
nmx2_x1         sxlib    38 x      2     87 gates
no2_x1          sxlib    40 x      1     52 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    18 x      2     31 gates
no4_x1          sxlib    26 x      2     52 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib    12 x      2     28 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    12 x      3     36 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     4 x      2      8 gates
oa22_x2         sxlib    12 x      2     24 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib    10 x      3     30 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    43 x      2     73 gates
on12_x4         sxlib     8 x      3     22 gates
sff1_x4         sxlib   107 x      6    642 gates
sff2_x4         sxlib   162 x      8   1296 gates
xr2_x1          sxlib    24 x      3     72 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      42
 Number of nets :                     1094
 Number of instances :                1092
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3367
 Number of accumulated instances :    1092
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix395/nq                                         na2_x1      0.72  1.50 up             0.16
ix5153/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4699/nq                                        na4_x1      0.40  2.28 up             0.03
ix3539/nq                                        na3_x1      0.91  3.19 dn             0.13
ix785/nq                                         no3_x1      0.92  4.11 up             0.12
ix4730/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3419/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4727/nq                                        na2_x1      0.38  5.46 dn             0.05
ix425/nq                                         no4_x1      0.51  5.97 up             0.03
ix4724/q                                         an12_x1     0.27  6.24 dn             0.02
ix2482/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Info, others clause is never selected for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Warning, Integer range is less than necessary range to cover others clause, may produce bad logic.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 228:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:03 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     6 x      2     12 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   132 x      2    224 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib    10 x      2     20 gates
inv_x1          sxlib   174 x      1    174 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     4 x      1      5 gates
na2_x1          sxlib    48 x      1     62 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    46 x      2     78 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    12 x      2     24 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     4 x      3     13 gates
nao2o22_x1      sxlib    24 x      2     55 gates
nmx2_x1         sxlib    38 x      2     87 gates
no2_x1          sxlib    40 x      1     52 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    18 x      2     31 gates
no4_x1          sxlib    26 x      2     52 gates
noa22_x1        sxlib    20 x      2     40 gates
noa2a22_x1      sxlib    10 x      2     23 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    12 x      3     36 gates
o2_x2           sxlib     4 x      2      7 gates
o3_x2           sxlib     6 x      2     12 gates
oa22_x2         sxlib    12 x      2     24 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib    10 x      3     30 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    44 x      2     75 gates
on12_x4         sxlib     8 x      3     22 gates
sff1_x4         sxlib   108 x      6    648 gates
sff2_x4         sxlib   162 x      8   1296 gates
xr2_x1          sxlib    24 x      3     72 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1096
 Number of instances :                1093
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3375
 Number of accumulated instances :    1093
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.3 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix405/nq                                         na2_x1      0.72  1.50 up             0.16
ix5165/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4706/nq                                        na4_x1      0.40  2.28 up             0.03
ix3549/nq                                        na3_x1      0.91  3.19 dn             0.13
ix795/nq                                         no3_x1      0.92  4.11 up             0.12
ix4737/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3429/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4734/nq                                        na2_x1      0.38  5.46 dn             0.05
ix435/nq                                         no4_x1      0.51  5.97 up             0.03
ix4731/q                                         an12_x1     0.27  6.24 dn             0.02
ix2490/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Info, others clause is never selected for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Warning, Integer range is less than necessary range to cover others clause, may produce bad logic.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 228:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:03 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   121 x      2    206 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   188 x      1    188 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     3 x      1      4 gates
na2_x1          sxlib    51 x      1     66 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    47 x      2     80 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    12 x      2     24 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     4 x      3     13 gates
nao2o22_x1      sxlib    35 x      2     80 gates
nmx2_x1         sxlib    38 x      2     87 gates
no2_x1          sxlib    41 x      1     53 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    15 x      2     26 gates
no4_x1          sxlib    26 x      2     52 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib    10 x      2     23 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    12 x      3     36 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     6 x      2     12 gates
oa22_x2         sxlib    10 x      2     20 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib     8 x      3     24 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    44 x      2     75 gates
on12_x4         sxlib     9 x      3     24 gates
sff1_x4         sxlib   117 x      6    702 gates
sff2_x4         sxlib   153 x      8   1224 gates
xr2_x1          sxlib    24 x      3     72 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1109
 Number of instances :                1106
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3376
 Number of accumulated instances :    1106
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.2 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix403/nq                                         na2_x1      0.72  1.50 up             0.16
ix4764/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4699/nq                                        na4_x1      0.40  2.28 up             0.03
ix3559/nq                                        na3_x1      0.91  3.19 dn             0.13
ix793/nq                                         no3_x1      0.92  4.11 up             0.12
ix4774/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3439/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4771/nq                                        na2_x1      0.38  5.46 dn             0.05
ix433/nq                                         no4_x1      0.51  5.97 up             0.03
ix4768/q                                         an12_x1     0.27  6.24 dn             0.02
ix2482/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Info, others clause is never selected for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Warning, Integer range is less than necessary range to cover others clause, may produce bad logic.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 228:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:03 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   121 x      2    206 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   188 x      1    188 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     3 x      1      4 gates
na2_x1          sxlib    51 x      1     66 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    47 x      2     80 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    12 x      2     24 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     4 x      3     13 gates
nao2o22_x1      sxlib    35 x      2     80 gates
nmx2_x1         sxlib    38 x      2     87 gates
no2_x1          sxlib    41 x      1     53 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    15 x      2     26 gates
no4_x1          sxlib    26 x      2     52 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib    10 x      2     23 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    12 x      3     36 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     6 x      2     12 gates
oa22_x2         sxlib    10 x      2     20 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib     8 x      3     24 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    44 x      2     75 gates
on12_x4         sxlib     9 x      3     24 gates
sff1_x4         sxlib   117 x      6    702 gates
sff2_x4         sxlib   153 x      8   1224 gates
xr2_x1          sxlib    24 x      3     72 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1109
 Number of instances :                1106
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3376
 Number of accumulated instances :    1106
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.2 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix373/nq                                         na2_x1      0.72  1.50 up             0.16
ix4776/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4711/nq                                        na4_x1      0.40  2.28 up             0.03
ix3589/nq                                        na3_x1      0.91  3.19 dn             0.13
ix763/nq                                         no3_x1      0.92  4.11 up             0.12
ix4786/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3469/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4783/nq                                        na2_x1      0.38  5.46 dn             0.05
ix403/nq                                         no4_x1      0.51  5.97 up             0.03
ix4780/q                                         an12_x1     0.27  6.24 dn             0.02
ix2474/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 228:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     5 x      2     10 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   123 x      2    209 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib    11 x      2     22 gates
inv_x1          sxlib   179 x      1    179 gates
inv_x2          sxlib     2 x      1      2 gates
inv_x4          sxlib     6 x      1      8 gates
na2_x1          sxlib    51 x      1     66 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    49 x      2     83 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    12 x      2     24 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     4 x      3     13 gates
nao2o22_x1      sxlib    33 x      2     76 gates
nmx2_x1         sxlib    38 x      2     87 gates
no2_x1          sxlib    41 x      1     53 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    15 x      2     26 gates
no4_x1          sxlib    26 x      2     52 gates
noa22_x1        sxlib    16 x      2     32 gates
noa2a22_x1      sxlib    12 x      2     28 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    12 x      3     36 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     4 x      2      8 gates
oa22_x2         sxlib    10 x      2     20 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib     8 x      3     24 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    43 x      2     73 gates
on12_x4         sxlib     9 x      3     24 gates
sff1_x4         sxlib   116 x      6    696 gates
sff2_x4         sxlib   153 x      8   1224 gates
xr2_x1          sxlib    24 x      3     72 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      42
 Number of nets :                     1097
 Number of instances :                1095
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3358
 Number of accumulated instances :    1095
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 135.2 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix363/nq                                         na2_x1      0.72  1.50 up             0.16
ix4769/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4704/nq                                        na4_x1      0.40  2.28 up             0.03
ix3579/nq                                        na3_x1      0.91  3.19 dn             0.13
ix753/nq                                         no3_x1      0.92  4.11 up             0.12
ix4779/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3459/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4776/nq                                        na2_x1      0.38  5.46 dn             0.05
ix393/nq                                         no4_x1      0.51  5.97 up             0.03
ix4773/q                                         an12_x1     0.27  6.24 dn             0.02
ix2466/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 292: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 228:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   121 x      2    206 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   177 x      1    177 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     6 x      1      8 gates
na2_x1          sxlib    51 x      1     66 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    47 x      2     80 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    12 x      2     24 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     4 x      3     13 gates
nao2o22_x1      sxlib    35 x      2     80 gates
nmx2_x1         sxlib    38 x      2     87 gates
no2_x1          sxlib    41 x      1     53 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    15 x      2     26 gates
no4_x1          sxlib    26 x      2     52 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib    10 x      2     23 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    12 x      3     36 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     6 x      2     12 gates
oa22_x2         sxlib    10 x      2     20 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib     8 x      3     24 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    44 x      2     75 gates
on12_x4         sxlib     9 x      3     24 gates
sff1_x4         sxlib   117 x      6    702 gates
sff2_x4         sxlib   153 x      8   1224 gates
xr2_x1          sxlib    24 x      3     72 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1101
 Number of instances :                1098
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3369
 Number of accumulated instances :    1098
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.2 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix373/nq                                         na2_x1      0.72  1.50 up             0.16
ix4776/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4711/nq                                        na4_x1      0.40  2.28 up             0.03
ix3589/nq                                        na3_x1      0.91  3.19 dn             0.13
ix763/nq                                         no3_x1      0.92  4.11 up             0.12
ix4786/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3469/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4783/nq                                        na2_x1      0.38  5.46 dn             0.05
ix403/nq                                         no4_x1      0.51  5.97 up             0.03
ix4780/q                                         an12_x1     0.27  6.24 dn             0.02
ix2474/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal LINK_ln_state_out_next is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal LINK_ln_state_out_next is never assigned a value.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal LINK_ln_state_out_next is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal LINK_ln_state_out_next is never assigned a value.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 347: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 287:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 340:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     3 x      2      6 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   119 x      2    202 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     8 x      2     16 gates
inv_x1          sxlib   177 x      1    177 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     6 x      1      8 gates
na2_x1          sxlib    55 x      1     72 gates
na2_x4          sxlib     4 x      2      9 gates
na3_x1          sxlib    47 x      2     80 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    12 x      2     24 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    35 x      2     80 gates
nmx2_x1         sxlib    34 x      2     78 gates
no2_x1          sxlib    41 x      1     53 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    19 x      2     32 gates
no4_x1          sxlib    30 x      2     60 gates
noa22_x1        sxlib    19 x      2     38 gates
noa2a22_x1      sxlib    10 x      2     23 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    18 x      3     54 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     4 x      2      8 gates
oa22_x2         sxlib     6 x      2     12 gates
oa2a22_x2       sxlib    10 x      3     30 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    42 x      2     71 gates
on12_x4         sxlib    11 x      3     30 gates
sff1_x4         sxlib   115 x      6    690 gates
sff2_x4         sxlib   151 x      8   1208 gates
xr2_x1          sxlib    16 x      3     48 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1091
 Number of instances :                1088
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3323
 Number of accumulated instances :    1088
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.2 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix923/nq                                         na2_x1      0.72  1.50 up             0.16
ix4700/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4635/nq                                        na4_x1      0.40  2.28 up             0.03
ix3435/nq                                        na3_x1      0.91  3.19 dn             0.13
ix1313/nq                                        no3_x1      0.92  4.11 up             0.12
ix4710/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3315/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4707/nq                                        na2_x1      0.38  5.46 dn             0.05
ix953/nq                                         no4_x1      0.51  5.97 up             0.03
ix4704/q                                         an12_x1     0.27  6.24 dn             0.02
ix2608/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal LINK_ln_state_out_next is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal LINK_ln_state_out_next is never assigned a value.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal LINK_ln_state_out_next is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 123: Warning, signal LINK_ln_state_out_next is never assigned a value.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 348: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 341:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     5 x      2     10 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   119 x      2    202 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   181 x      1    181 gates
inv_x2          sxlib     6 x      1      6 gates
inv_x4          sxlib     6 x      1      8 gates
na2_x1          sxlib    53 x      1     69 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    47 x      2     80 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    10 x      2     20 gates
nao22_x1        sxlib    16 x      2     32 gates
nao22_x4        sxlib     4 x      3     13 gates
nao2o22_x1      sxlib    35 x      2     80 gates
nmx2_x1         sxlib    38 x      2     87 gates
no2_x1          sxlib    41 x      1     53 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    19 x      2     32 gates
no4_x1          sxlib    26 x      2     52 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib    10 x      2     23 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    20 x      3     60 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     6 x      2     12 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     8 x      2     16 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib    10 x      3     30 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    42 x      2     71 gates
on12_x4         sxlib     9 x      3     24 gates
sff1_x4         sxlib   115 x      6    690 gates
sff2_x4         sxlib   151 x      8   1208 gates
xr2_x1          sxlib    14 x      3     42 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1099
 Number of instances :                1096
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3338
 Number of accumulated instances :    1096
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.2 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix153/nq                                         na2_x1      0.72  1.50 up             0.16
ix4718/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4653/nq                                        na4_x1      0.40  2.28 up             0.03
ix3151/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3017/nq                                        no3_x1      0.92  4.11 up             0.12
ix4728/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3031/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4725/nq                                        na2_x1      0.38  5.46 dn             0.05
ix2693/nq                                        no4_x1      0.51  5.97 up             0.03
ix4722/q                                         an12_x1     0.27  6.24 dn             0.02
ix3896/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 345: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 399:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    11 x      2     19 gates
a3_x2           sxlib     5 x      2     10 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   116 x      2    197 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   173 x      1    173 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     6 x      1      8 gates
na2_x1          sxlib    54 x      1     70 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    51 x      2     87 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib     9 x      2     18 gates
nao22_x1        sxlib    17 x      2     34 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    34 x      2     78 gates
nmx2_x1         sxlib    39 x      2     90 gates
no2_x1          sxlib    39 x      1     51 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    21 x      2     36 gates
no4_x1          sxlib    24 x      2     48 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib    11 x      2     25 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    28 x      2     64 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib    20 x      3     60 gates
o2_x2           sxlib     4 x      2      7 gates
o3_x2           sxlib     6 x      2     12 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     6 x      2     12 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib    10 x      3     30 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    44 x      2     75 gates
on12_x4         sxlib    11 x      3     30 gates
sff1_x4         sxlib   115 x      6    690 gates
sff2_x4         sxlib   147 x      8   1176 gates
xr2_x1          sxlib    12 x      3     36 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1082
 Number of instances :                1079
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3287
 Number of accumulated instances :    1079
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 134.9 MHz
	CLK2                 : 135.1 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix523/nq                                         na2_x1      0.72  1.50 up             0.16
ix4668/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4603/nq                                        na4_x1      0.40  2.28 up             0.03
ix3295/nq                                        na3_x1      0.92  3.21 dn             0.13
ix3161/nq                                        no3_x1      0.93  4.13 up             0.12
ix4678/nq                                        no4_x1      0.63  4.76 dn             0.08
ix3175/nq                                        nmx2_x1     0.33  5.09 up             0.03
ix4675/nq                                        na2_x1      0.38  5.48 dn             0.05
ix553/nq                                         no4_x1      0.51  5.99 up             0.03
ix4672/q                                         an12_x1     0.27  6.26 dn             0.02
ix2466/q                                         oa22_x2     0.57  6.83 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.83 dn             0.00
data arrival time                                                  6.83


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.83
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 345: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 392:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   117 x      2    199 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   179 x      1    179 gates
inv_x2          sxlib     6 x      1      6 gates
inv_x4          sxlib     6 x      1      8 gates
na2_x1          sxlib    55 x      1     72 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    51 x      2     87 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    10 x      2     20 gates
nao22_x1        sxlib    16 x      2     32 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    33 x      2     76 gates
nmx2_x1         sxlib    40 x      2     92 gates
no2_x1          sxlib    39 x      1     51 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    19 x      2     32 gates
no4_x1          sxlib    24 x      2     48 gates
noa22_x1        sxlib    16 x      2     32 gates
noa2a22_x1      sxlib    10 x      2     23 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    20 x      3     60 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     6 x      2     12 gates
o4_x2           sxlib     4 x      2      9 gates
oa22_x2         sxlib     6 x      2     12 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib    10 x      3     30 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    42 x      2     71 gates
on12_x4         sxlib    11 x      3     30 gates
sff1_x4         sxlib   115 x      6    690 gates
sff2_x4         sxlib   149 x      8   1192 gates
xr2_x1          sxlib    12 x      3     36 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1091
 Number of instances :                1088
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3309
 Number of accumulated instances :    1088
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.2 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix147/nq                                         na2_x1      0.72  1.50 up             0.16
ix4688/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4623/nq                                        na4_x1      0.40  2.28 up             0.03
ix3149/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3015/nq                                        no3_x1      0.92  4.11 up             0.12
ix4698/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3029/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4695/nq                                        na2_x1      0.38  5.46 dn             0.05
ix2691/nq                                        no4_x1      0.51  5.97 up             0.03
ix4692/q                                         an12_x1     0.27  6.24 dn             0.02
ix3866/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 345: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 394:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    11 x      2     19 gates
a3_x2           sxlib     6 x      2     12 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   127 x      2    216 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     8 x      2     16 gates
inv_x1          sxlib   164 x      1    164 gates
inv_x2          sxlib     7 x      1      7 gates
inv_x4          sxlib     7 x      1      9 gates
na2_x1          sxlib    55 x      1     72 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    48 x      2     82 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    21 x      2     42 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    23 x      2     53 gates
nmx2_x1         sxlib    39 x      2     90 gates
no2_x1          sxlib    34 x      1     44 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    20 x      2     34 gates
no4_x1          sxlib    24 x      2     48 gates
noa22_x1        sxlib    20 x      2     40 gates
noa2a22_x1      sxlib    11 x      2     25 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    28 x      2     64 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib    20 x      3     60 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     6 x      2     12 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     8 x      2     16 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib    10 x      3     30 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    44 x      2     75 gates
on12_x4         sxlib     8 x      3     22 gates
sff1_x4         sxlib   106 x      6    636 gates
sff2_x4         sxlib   158 x      8   1264 gates
xr2_x1          sxlib    12 x      3     36 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1080
 Number of instances :                1077
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3314
 Number of accumulated instances :    1077
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.3 MHz
	CLK2                 : 135.4 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix135/nq                                         na2_x1      0.72  1.50 up             0.16
ix5108/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4620/nq                                        na4_x1      0.40  2.28 up             0.03
ix3401/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3267/nq                                        no3_x1      0.92  4.11 up             0.12
ix4651/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3281/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4648/nq                                        na2_x1      0.38  5.46 dn             0.05
ix2943/nq                                        no4_x1      0.51  5.97 up             0.03
ix4645/q                                         an12_x1     0.27  6.24 dn             0.02
ix3914/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 345: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 394:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    11 x      2     19 gates
a3_x2           sxlib     5 x      2     10 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   120 x      2    204 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   187 x      1    187 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     6 x      1      8 gates
na2_x1          sxlib    54 x      1     70 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    43 x      2     73 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    17 x      2     34 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    34 x      2     78 gates
nmx2_x1         sxlib    47 x      2    108 gates
no2_x1          sxlib    39 x      1     51 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    19 x      2     32 gates
no4_x1          sxlib    26 x      2     52 gates
noa22_x1        sxlib    16 x      2     32 gates
noa22_x4        sxlib     2 x      3      7 gates
noa2a22_x1      sxlib    19 x      2     44 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    28 x      2     64 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib    20 x      3     60 gates
o2_x2           sxlib     4 x      2      7 gates
o3_x2           sxlib     6 x      2     12 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib    10 x      2     20 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib     2 x      3      6 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    46 x      2     78 gates
on12_x4         sxlib     7 x      3     19 gates
sff1_x4         sxlib   123 x      6    738 gates
sff2_x4         sxlib   141 x      8   1128 gates
xr2_x1          sxlib    12 x      3     36 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1108
 Number of instances :                1105
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3319
 Number of accumulated instances :    1105
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.2 MHz
	CLK2                 : 135.4 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix135/nq                                         na2_x1      0.72  1.50 up             0.16
ix4692/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4627/nq                                        na4_x1      0.40  2.28 up             0.03
ix3319/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3185/nq                                        no3_x1      0.92  4.11 up             0.12
ix4702/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3199/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4699/nq                                        na2_x1      0.38  5.46 dn             0.05
ix2861/nq                                        no4_x1      0.51  5.97 up             0.03
ix4696/q                                         an12_x1     0.27  6.24 dn             0.02
ix3880/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link4/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link4/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl",line 345: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_4'
"/home/sbosse/proj/conpro2/test/link4/out/l2.vhdl", line 392:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   119 x      2    202 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   177 x      1    177 gates
inv_x2          sxlib     6 x      1      6 gates
inv_x4          sxlib     8 x      1     10 gates
na2_x1          sxlib    55 x      1     72 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    45 x      2     76 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    10 x      2     20 gates
nao22_x1        sxlib    16 x      2     32 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    33 x      2     76 gates
nmx2_x1         sxlib    40 x      2     92 gates
no2_x1          sxlib    37 x      1     48 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    17 x      2     29 gates
no4_x1          sxlib    26 x      2     52 gates
noa22_x1        sxlib    16 x      2     32 gates
noa22_x4        sxlib     2 x      3      7 gates
noa2a22_x1      sxlib    12 x      2     28 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    30 x      2     69 gates
nxr2_x1         sxlib    20 x      3     60 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     6 x      2     12 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     8 x      2     16 gates
oa22_x4         sxlib     2 x      3      5 gates
oa2a22_x2       sxlib    10 x      3     30 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    44 x      2     75 gates
on12_x4         sxlib     7 x      3     19 gates
sff1_x4         sxlib   115 x      6    690 gates
sff2_x4         sxlib   149 x      8   1192 gates
xr2_x1          sxlib    12 x      3     36 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1087
 Number of instances :                1084
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3304
 Number of accumulated instances :    1084
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.2 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix147/nq                                         na2_x1      0.72  1.50 up             0.16
ix4680/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4615/nq                                        na4_x1      0.40  2.28 up             0.03
ix3073/nq                                        na3_x1      0.91  3.19 dn             0.13
ix2939/nq                                        no3_x1      0.92  4.11 up             0.12
ix4690/nq                                        no4_x1      0.63  4.74 dn             0.08
ix2953/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4687/nq                                        na2_x1      0.38  5.46 dn             0.05
ix2615/nq                                        no4_x1      0.51  5.97 up             0.03
ix4684/q                                         an12_x1     0.27  6.24 dn             0.02
ix3818/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
