/* This file has been automatically generated, you must _NOT_ edit it directly. (Sun Feb 05 12:38:19 2017) */
#include "x86_architecture.hpp"
const X86Architecture::TDisassembler X86Architecture::m_Table_3_38[0x100] =
{
  &X86Architecture::Table_3_38_00,
  &X86Architecture::Table_3_38_01,
  &X86Architecture::Table_3_38_02,
  &X86Architecture::Table_3_38_03,
  &X86Architecture::Table_3_38_04,
  &X86Architecture::Table_3_38_05,
  &X86Architecture::Table_3_38_06,
  &X86Architecture::Table_3_38_07,
  &X86Architecture::Table_3_38_08,
  &X86Architecture::Table_3_38_09,
  &X86Architecture::Table_3_38_0a,
  &X86Architecture::Table_3_38_0b,
  &X86Architecture::Table_3_38_0c,
  &X86Architecture::Table_3_38_0d,
  &X86Architecture::Table_3_38_0e,
  &X86Architecture::Table_3_38_0f,
  &X86Architecture::Table_3_38_10,
  &X86Architecture::Table_3_38_11,
  &X86Architecture::Table_3_38_12,
  &X86Architecture::Table_3_38_13,
  &X86Architecture::Table_3_38_14,
  &X86Architecture::Table_3_38_15,
  &X86Architecture::Table_3_38_16,
  &X86Architecture::Table_3_38_17,
  &X86Architecture::Table_3_38_18,
  &X86Architecture::Table_3_38_19,
  &X86Architecture::Table_3_38_1a,
  &X86Architecture::Table_3_38_1b,
  &X86Architecture::Table_3_38_1c,
  &X86Architecture::Table_3_38_1d,
  &X86Architecture::Table_3_38_1e,
  &X86Architecture::Table_3_38_1f,
  &X86Architecture::Table_3_38_20,
  &X86Architecture::Table_3_38_21,
  &X86Architecture::Table_3_38_22,
  &X86Architecture::Table_3_38_23,
  &X86Architecture::Table_3_38_24,
  &X86Architecture::Table_3_38_25,
  &X86Architecture::Table_3_38_26,
  &X86Architecture::Table_3_38_27,
  &X86Architecture::Table_3_38_28,
  &X86Architecture::Table_3_38_29,
  &X86Architecture::Table_3_38_2a,
  &X86Architecture::Table_3_38_2b,
  &X86Architecture::Table_3_38_2c,
  &X86Architecture::Table_3_38_2d,
  &X86Architecture::Table_3_38_2e,
  &X86Architecture::Table_3_38_2f,
  &X86Architecture::Table_3_38_30,
  &X86Architecture::Table_3_38_31,
  &X86Architecture::Table_3_38_32,
  &X86Architecture::Table_3_38_33,
  &X86Architecture::Table_3_38_34,
  &X86Architecture::Table_3_38_35,
  &X86Architecture::Table_3_38_36,
  &X86Architecture::Table_3_38_37,
  &X86Architecture::Table_3_38_38,
  &X86Architecture::Table_3_38_39,
  &X86Architecture::Table_3_38_3a,
  &X86Architecture::Table_3_38_3b,
  &X86Architecture::Table_3_38_3c,
  &X86Architecture::Table_3_38_3d,
  &X86Architecture::Table_3_38_3e,
  &X86Architecture::Table_3_38_3f,
  &X86Architecture::Table_3_38_40,
  &X86Architecture::Table_3_38_41,
  &X86Architecture::Table_3_38_42,
  &X86Architecture::Table_3_38_43,
  &X86Architecture::Table_3_38_44,
  &X86Architecture::Table_3_38_45,
  &X86Architecture::Table_3_38_46,
  &X86Architecture::Table_3_38_47,
  &X86Architecture::Table_3_38_48,
  &X86Architecture::Table_3_38_49,
  &X86Architecture::Table_3_38_4a,
  &X86Architecture::Table_3_38_4b,
  &X86Architecture::Table_3_38_4c,
  &X86Architecture::Table_3_38_4d,
  &X86Architecture::Table_3_38_4e,
  &X86Architecture::Table_3_38_4f,
  &X86Architecture::Table_3_38_50,
  &X86Architecture::Table_3_38_51,
  &X86Architecture::Table_3_38_52,
  &X86Architecture::Table_3_38_53,
  &X86Architecture::Table_3_38_54,
  &X86Architecture::Table_3_38_55,
  &X86Architecture::Table_3_38_56,
  &X86Architecture::Table_3_38_57,
  &X86Architecture::Table_3_38_58,
  &X86Architecture::Table_3_38_59,
  &X86Architecture::Table_3_38_5a,
  &X86Architecture::Table_3_38_5b,
  &X86Architecture::Table_3_38_5c,
  &X86Architecture::Table_3_38_5d,
  &X86Architecture::Table_3_38_5e,
  &X86Architecture::Table_3_38_5f,
  &X86Architecture::Table_3_38_60,
  &X86Architecture::Table_3_38_61,
  &X86Architecture::Table_3_38_62,
  &X86Architecture::Table_3_38_63,
  &X86Architecture::Table_3_38_64,
  &X86Architecture::Table_3_38_65,
  &X86Architecture::Table_3_38_66,
  &X86Architecture::Table_3_38_67,
  &X86Architecture::Table_3_38_68,
  &X86Architecture::Table_3_38_69,
  &X86Architecture::Table_3_38_6a,
  &X86Architecture::Table_3_38_6b,
  &X86Architecture::Table_3_38_6c,
  &X86Architecture::Table_3_38_6d,
  &X86Architecture::Table_3_38_6e,
  &X86Architecture::Table_3_38_6f,
  &X86Architecture::Table_3_38_70,
  &X86Architecture::Table_3_38_71,
  &X86Architecture::Table_3_38_72,
  &X86Architecture::Table_3_38_73,
  &X86Architecture::Table_3_38_74,
  &X86Architecture::Table_3_38_75,
  &X86Architecture::Table_3_38_76,
  &X86Architecture::Table_3_38_77,
  &X86Architecture::Table_3_38_78,
  &X86Architecture::Table_3_38_79,
  &X86Architecture::Table_3_38_7a,
  &X86Architecture::Table_3_38_7b,
  &X86Architecture::Table_3_38_7c,
  &X86Architecture::Table_3_38_7d,
  &X86Architecture::Table_3_38_7e,
  &X86Architecture::Table_3_38_7f,
  &X86Architecture::Table_3_38_80,
  &X86Architecture::Table_3_38_81,
  &X86Architecture::Table_3_38_82,
  &X86Architecture::Table_3_38_83,
  &X86Architecture::Table_3_38_84,
  &X86Architecture::Table_3_38_85,
  &X86Architecture::Table_3_38_86,
  &X86Architecture::Table_3_38_87,
  &X86Architecture::Table_3_38_88,
  &X86Architecture::Table_3_38_89,
  &X86Architecture::Table_3_38_8a,
  &X86Architecture::Table_3_38_8b,
  &X86Architecture::Table_3_38_8c,
  &X86Architecture::Table_3_38_8d,
  &X86Architecture::Table_3_38_8e,
  &X86Architecture::Table_3_38_8f,
  &X86Architecture::Table_3_38_90,
  &X86Architecture::Table_3_38_91,
  &X86Architecture::Table_3_38_92,
  &X86Architecture::Table_3_38_93,
  &X86Architecture::Table_3_38_94,
  &X86Architecture::Table_3_38_95,
  &X86Architecture::Table_3_38_96,
  &X86Architecture::Table_3_38_97,
  &X86Architecture::Table_3_38_98,
  &X86Architecture::Table_3_38_99,
  &X86Architecture::Table_3_38_9a,
  &X86Architecture::Table_3_38_9b,
  &X86Architecture::Table_3_38_9c,
  &X86Architecture::Table_3_38_9d,
  &X86Architecture::Table_3_38_9e,
  &X86Architecture::Table_3_38_9f,
  &X86Architecture::Table_3_38_a0,
  &X86Architecture::Table_3_38_a1,
  &X86Architecture::Table_3_38_a2,
  &X86Architecture::Table_3_38_a3,
  &X86Architecture::Table_3_38_a4,
  &X86Architecture::Table_3_38_a5,
  &X86Architecture::Table_3_38_a6,
  &X86Architecture::Table_3_38_a7,
  &X86Architecture::Table_3_38_a8,
  &X86Architecture::Table_3_38_a9,
  &X86Architecture::Table_3_38_aa,
  &X86Architecture::Table_3_38_ab,
  &X86Architecture::Table_3_38_ac,
  &X86Architecture::Table_3_38_ad,
  &X86Architecture::Table_3_38_ae,
  &X86Architecture::Table_3_38_af,
  &X86Architecture::Table_3_38_b0,
  &X86Architecture::Table_3_38_b1,
  &X86Architecture::Table_3_38_b2,
  &X86Architecture::Table_3_38_b3,
  &X86Architecture::Table_3_38_b4,
  &X86Architecture::Table_3_38_b5,
  &X86Architecture::Table_3_38_b6,
  &X86Architecture::Table_3_38_b7,
  &X86Architecture::Table_3_38_b8,
  &X86Architecture::Table_3_38_b9,
  &X86Architecture::Table_3_38_ba,
  &X86Architecture::Table_3_38_bb,
  &X86Architecture::Table_3_38_bc,
  &X86Architecture::Table_3_38_bd,
  &X86Architecture::Table_3_38_be,
  &X86Architecture::Table_3_38_bf,
  &X86Architecture::Table_3_38_c0,
  &X86Architecture::Table_3_38_c1,
  &X86Architecture::Table_3_38_c2,
  &X86Architecture::Table_3_38_c3,
  &X86Architecture::Table_3_38_c4,
  &X86Architecture::Table_3_38_c5,
  &X86Architecture::Table_3_38_c6,
  &X86Architecture::Table_3_38_c7,
  &X86Architecture::Table_3_38_c8,
  &X86Architecture::Table_3_38_c9,
  &X86Architecture::Table_3_38_ca,
  &X86Architecture::Table_3_38_cb,
  &X86Architecture::Table_3_38_cc,
  &X86Architecture::Table_3_38_cd,
  &X86Architecture::Table_3_38_ce,
  &X86Architecture::Table_3_38_cf,
  &X86Architecture::Table_3_38_d0,
  &X86Architecture::Table_3_38_d1,
  &X86Architecture::Table_3_38_d2,
  &X86Architecture::Table_3_38_d3,
  &X86Architecture::Table_3_38_d4,
  &X86Architecture::Table_3_38_d5,
  &X86Architecture::Table_3_38_d6,
  &X86Architecture::Table_3_38_d7,
  &X86Architecture::Table_3_38_d8,
  &X86Architecture::Table_3_38_d9,
  &X86Architecture::Table_3_38_da,
  &X86Architecture::Table_3_38_db,
  &X86Architecture::Table_3_38_dc,
  &X86Architecture::Table_3_38_dd,
  &X86Architecture::Table_3_38_de,
  &X86Architecture::Table_3_38_df,
  &X86Architecture::Table_3_38_e0,
  &X86Architecture::Table_3_38_e1,
  &X86Architecture::Table_3_38_e2,
  &X86Architecture::Table_3_38_e3,
  &X86Architecture::Table_3_38_e4,
  &X86Architecture::Table_3_38_e5,
  &X86Architecture::Table_3_38_e6,
  &X86Architecture::Table_3_38_e7,
  &X86Architecture::Table_3_38_e8,
  &X86Architecture::Table_3_38_e9,
  &X86Architecture::Table_3_38_ea,
  &X86Architecture::Table_3_38_eb,
  &X86Architecture::Table_3_38_ec,
  &X86Architecture::Table_3_38_ed,
  &X86Architecture::Table_3_38_ee,
  &X86Architecture::Table_3_38_ef,
  &X86Architecture::Table_3_38_f0,
  &X86Architecture::Table_3_38_f1,
  &X86Architecture::Table_3_38_f2,
  &X86Architecture::Table_3_38_f3,
  &X86Architecture::Table_3_38_f4,
  &X86Architecture::Table_3_38_f5,
  &X86Architecture::Table_3_38_f6,
  &X86Architecture::Table_3_38_f7,
  &X86Architecture::Table_3_38_f8,
  &X86Architecture::Table_3_38_f9,
  &X86Architecture::Table_3_38_fa,
  &X86Architecture::Table_3_38_fb,
  &X86Architecture::Table_3_38_fc,
  &X86Architecture::Table_3_38_fd,
  &X86Architecture::Table_3_38_fe,
  &X86Architecture::Table_3_38_ff
};

/** instructions
 * opcode: 00
 *
 * mnemonic: pshufb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pshufb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pshufb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pshufb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_00(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pshufb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pshufb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pshufb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pshufb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 01
 *
 * mnemonic: phaddw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phaddw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phaddw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: phaddw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_01(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 02
 *
 * mnemonic: phaddd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phaddd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phaddd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: phaddd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_02(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 03
 *
 * mnemonic: phaddsw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phaddsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phaddsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: phaddsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_03(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phaddsw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 04
 *
 * mnemonic: pmaddubsw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pmaddubsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pmaddubsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmaddubsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_04(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaddubsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaddubsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaddubsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaddubsw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 05
 *
 * mnemonic: phsubw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phsubw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phsubw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: phsubw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_05(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 06
 *
 * mnemonic: phsubd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phsubd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phsubd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: phsubd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_06(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 07
 *
 * mnemonic: phsubsw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phsubsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: phsubsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: phsubsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_07(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phsubsw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 08
 *
 * mnemonic: psignb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: psignb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: psignb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: psignb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_08(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 09
 *
 * mnemonic: psignw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: psignw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: psignw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: psignw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_09(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 0a
 *
 * mnemonic: psignd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: psignd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: psignd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: psignd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_0a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psignd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 0b
 *
 * mnemonic: pmulhrsw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pmulhrsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pmulhrsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmulhrsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_0b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhrsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhrsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhrsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhrsw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: permilps
 * prefix: 66
 * opcode: 0c
 * attr: ['w0']
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Avx
**/
bool X86Architecture::Table_3_38_0c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Permilps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: permilpd
 * prefix: 66
 * opcode: 0d
 * attr: ['w0']
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Avx
**/
bool X86Architecture::Table_3_38_0d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Permilpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: testps
 * prefix: 66
 * opcode: 0e
 * attr: ['nv', 'w0']
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Avx
**/
bool X86Architecture::Table_3_38_0e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Testps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: testpd
 * prefix: 66
 * opcode: 0f
 * attr: ['nv', 'w0']
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Avx
**/
bool X86Architecture::Table_3_38_0f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Testpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: pblendvb
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * opcode: 10
 * cpu_model: >= X86_Arch_Sse41
**/
bool X86Architecture::Table_3_38_10(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pblendvb);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * opcode: 11
 * invalid
**/
bool X86Architecture::Table_3_38_11(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 12
 * invalid
**/
bool X86Architecture::Table_3_38_12(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 13
 *
 * mnemonic: cvtph2ps
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * attr: ['vl0']
 * cpu_model: >= X86_Arch_F16c
 *
 * mnemonic: cvtph2ps
 * operand: ['Vy', 'Woo']
 * prefix: 66
 * attr: ['vl1']
 * cpu_model: >= X86_Arch_F16c
 *
**/
bool X86Architecture::Table_3_38_13(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_F16c && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtph2ps);
      if (Operand__Vy_Woo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_F16c && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtph2ps);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: blendvps
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * opcode: 14
 * cpu_model: >= X86_Arch_Sse41
**/
bool X86Architecture::Table_3_38_14(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Blendvps);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: blendvpd
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * opcode: 15
 * cpu_model: >= X86_Arch_Sse41
**/
bool X86Architecture::Table_3_38_15(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Blendvpd);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: permps
 * operand: ['Vy', 'Hy', 'Wy']
 * prefix: 66
 * opcode: 16
 * cpu_model: >= X86_Arch_Avx2
**/
bool X86Architecture::Table_3_38_16(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Permps);
      if (Operand__Vy_Hy_Wy(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: 17
 *
 * mnemonic: ptest
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: ptest
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['nv']
 * cpu_model: >= X86_Arch_Avx
 *
**/
bool X86Architecture::Table_3_38_17(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ptest);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ptest);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 18
 *
 * mnemonic: broadcastss
 * operand: ['Vx', 'Uod']
 * prefix: 66
 * attr: ['nc', 'w0']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: broadcastss
 * operand: ['Vx', 'Uo']
 * prefix: 66
 * attr: ['nc', 'w0']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_18(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Broadcastss);
      if (Operand__Vx_Uo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Broadcastss);
      if (Operand__Vx_Uod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 19
 *
 * mnemonic: broadcastsd
 * operand: ['Vy', 'Woq']
 * prefix: 66
 * attr: ['nc', 'w0']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: broadcastsd
 * operand: ['Vy', 'Uo']
 * prefix: 66
 * attr: ['nc', 'w0']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_19(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Broadcastsd);
      if (Operand__Vy_Uo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Broadcastsd);
      if (Operand__Vy_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: broadcastf128
 * prefix: 66
 * opcode: 1a
 * attr: ['nv', 'w0']
 * operand: ['Vy', 'Uo']
 * cpu_model: >= X86_Arch_Avx
**/
bool X86Architecture::Table_3_38_1a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Broadcastf128);
      if (Operand__Vy_Uo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * opcode: 1b
 * invalid
**/
bool X86Architecture::Table_3_38_1b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 1c
 *
 * mnemonic: pabsb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pabsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pabsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pabsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_1c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 1d
 *
 * mnemonic: pabsw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pabsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pabsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pabsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_1d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 1e
 *
 * mnemonic: pabsd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pabsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Ssse3
 *
 * mnemonic: pabsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pabsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_1e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Ssse3)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pabsd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: 1f
 * invalid
**/
bool X86Architecture::Table_3_38_1f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 20
 *
 * mnemonic: pmovsxbw
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovsxbw
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovsxbw
 * operand: ['Vy', 'Woo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_20(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbw);
      if (Operand__Vy_Woo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbw);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbw);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 21
 *
 * mnemonic: pmovsxbd
 * operand: ['Vo', 'Wod']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovsxbd
 * operand: ['Vo', 'Wod']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovsxbd
 * operand: ['Vy', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_21(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbd);
      if (Operand__Vy_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbd);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbd);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 22
 *
 * mnemonic: pmovsxbq
 * operand: ['Vo', 'Wow']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovsxbq
 * operand: ['Vo', 'Wow']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovsxbq
 * operand: ['Vy', 'Wod']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_22(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbq);
      if (Operand__Vy_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbq);
      if (Operand__Vo_Wow(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbq);
      if (Operand__Vo_Wow(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 23
 *
 * mnemonic: pmovsxwd
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovsxwd
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovsxwd
 * operand: ['Vy', 'Woo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_23(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxwd);
      if (Operand__Vy_Woo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxwd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxwd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 24
 *
 * mnemonic: pmovsxwq
 * operand: ['Vo', 'Wod']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovsxwq
 * operand: ['Vo', 'Wod']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovsxwq
 * operand: ['Vy', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_24(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxwq);
      if (Operand__Vy_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxwq);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxwq);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 25
 *
 * mnemonic: pmovsxdq
 * operand: ['Vo', 'Wow']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovsxdq
 * operand: ['Vo', 'Wow']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovsxdq
 * operand: ['Vy', 'Wod']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_25(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxdq);
      if (Operand__Vy_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxdq);
      if (Operand__Vo_Wow(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxdq);
      if (Operand__Vo_Wow(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: 26
 * invalid
**/
bool X86Architecture::Table_3_38_26(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 27
 * invalid
**/
bool X86Architecture::Table_3_38_27(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 28
 *
 * mnemonic: pmuldq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmuldq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmuldq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_28(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmuldq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmuldq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmuldq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 29
 *
 * mnemonic: pcmpeqq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pcmpeqq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pcmpeqq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_29(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 2a
 *
 * mnemonic: movntdqa
 * operand: ['Vx', 'Mx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: movntdqa
 * operand: ['Vx', 'Mx']
 * prefix: 66
 * attr: ['nv', 'ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: movntdqa
 * operand: ['Vx', 'Mx']
 * prefix: 66
 * attr: ['nv']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_2a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movntdqa);
      if (Operand__Vx_Mx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movntdqa);
      if (Operand__Vx_Mx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movntdqa);
      if (Operand__Vx_Mx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 2b
 *
 * mnemonic: packusdw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: packusdw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: packusdw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_2b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Packusdw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Packusdw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Packusdw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: maskmovps
 * prefix: 66
 * opcode: 2c
 * attr: ['w0']
 * operand: ['Vx', 'Mx']
 * cpu_model: >= X86_Arch_Avx
**/
bool X86Architecture::Table_3_38_2c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maskmovps);
      if (Operand__Vx_Mx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: maskmovpd
 * prefix: 66
 * opcode: 2d
 * attr: ['w0']
 * operand: ['Vx', 'Mx']
 * cpu_model: >= X86_Arch_Avx
**/
bool X86Architecture::Table_3_38_2d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maskmovpd);
      if (Operand__Vx_Mx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: maskmovps
 * prefix: 66
 * opcode: 2e
 * attr: ['w0']
 * operand: ['Mx', 'Vx']
 * cpu_model: >= X86_Arch_Avx
**/
bool X86Architecture::Table_3_38_2e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maskmovps);
      if (Operand__Mx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: maskmovpd
 * prefix: 66
 * opcode: 2f
 * attr: ['w0']
 * operand: ['Mx', 'Vx']
 * cpu_model: >= X86_Arch_Avx
**/
bool X86Architecture::Table_3_38_2f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maskmovpd);
      if (Operand__Mx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: 30
 *
 * mnemonic: pmovzxbw
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovzxbw
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovzxbw
 * operand: ['Vy', 'Woo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_30(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbw);
      if (Operand__Vy_Woo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbw);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbw);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 31
 *
 * mnemonic: pmovzxbd
 * operand: ['Vo', 'Wod']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovzxbd
 * operand: ['Vo', 'Wod']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovzxbd
 * operand: ['Vy', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_31(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbd);
      if (Operand__Vy_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbd);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbd);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 32
 *
 * mnemonic: pmovzxbq
 * operand: ['Vo', 'Wow']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovzxbq
 * operand: ['Vo', 'Wow']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovzxbq
 * operand: ['Vy', 'Wod']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_32(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbq);
      if (Operand__Vy_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbq);
      if (Operand__Vo_Wow(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbq);
      if (Operand__Vo_Wow(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 33
 *
 * mnemonic: pmovzxwd
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovzxwd
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovzxwd
 * operand: ['Vy', 'Woo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_33(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxwd);
      if (Operand__Vy_Woo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxwd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxwd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 34
 *
 * mnemonic: pmovzxwq
 * operand: ['Vo', 'Wod']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovzxwq
 * operand: ['Vo', 'Wod']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovzxwq
 * operand: ['Vy', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_34(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxwq);
      if (Operand__Vy_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxwq);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxwq);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 35
 *
 * mnemonic: pmovzxdq
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmovzxdq
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmovzxdq
 * operand: ['Vy', 'Woo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_35(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxdq);
      if (Operand__Vy_Woo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxdq);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxdq);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: permd
 * operand: ['Vy', 'Hy', 'Wy']
 * prefix: 66
 * opcode: 36
 * cpu_model: >= X86_Arch_Avx2
**/
bool X86Architecture::Table_3_38_36(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Permd);
      if (Operand__Vy_Hy_Wy(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: 37
 *
 * mnemonic: pcmpgtq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse42
 *
 * mnemonic: pcmpgtq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
**/
bool X86Architecture::Table_3_38_37(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse42 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 38
 *
 * mnemonic: pminsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pminsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pminsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_38(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 39
 *
 * mnemonic: pminsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pminsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pminsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_39(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 3a
 *
 * mnemonic: pminuw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pminuw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pminuw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_3a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminuw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminuw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminuw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 3b
 *
 * mnemonic: pminud
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pminud
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pminud
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_3b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminud);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminud);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminud);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 3c
 *
 * mnemonic: pmaxsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmaxsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmaxsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_3c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 3d
 *
 * mnemonic: pmaxsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmaxsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmaxsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_3d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 3e
 *
 * mnemonic: pmaxuw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmaxuw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmaxuw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_3e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxuw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxuw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxuw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 3f
 *
 * mnemonic: pmaxud
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmaxud
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmaxud
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_3f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxud);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxud);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxud);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 40
 *
 * mnemonic: pmulld
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: pmulld
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
 * mnemonic: pmulld
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_40(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulld);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulld);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulld);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 41
 *
 * mnemonic: phminposuw
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse41
 *
 * mnemonic: phminposuw
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * attr: ['ny', 'nv']
 * cpu_model: >= X86_Arch_Avx
 *
**/
bool X86Architecture::Table_3_38_41(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phminposuw);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse41 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Phminposuw);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: 42
 * invalid
**/
bool X86Architecture::Table_3_38_42(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 43
 * invalid
**/
bool X86Architecture::Table_3_38_43(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 44
 * invalid
**/
bool X86Architecture::Table_3_38_44(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 45
 *
 * mnemonic: psrlvd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Avx2
 *
 * mnemonic: psrlvq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_45(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrlvq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrlvd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: psravd
 * prefix: 66
 * opcode: 46
 * attr: ['w0']
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Avx2
**/
bool X86Architecture::Table_3_38_46(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psravd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: 47
 *
 * mnemonic: psllvd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Avx2
 *
 * mnemonic: psllvq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_47(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psllvq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psllvd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: 48
 * invalid
**/
bool X86Architecture::Table_3_38_48(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 49
 * invalid
**/
bool X86Architecture::Table_3_38_49(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4a
 * invalid
**/
bool X86Architecture::Table_3_38_4a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4b
 * invalid
**/
bool X86Architecture::Table_3_38_4b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4c
 * invalid
**/
bool X86Architecture::Table_3_38_4c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4d
 * invalid
**/
bool X86Architecture::Table_3_38_4d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4e
 * invalid
**/
bool X86Architecture::Table_3_38_4e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4f
 * invalid
**/
bool X86Architecture::Table_3_38_4f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 50
 * invalid
**/
bool X86Architecture::Table_3_38_50(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 51
 * invalid
**/
bool X86Architecture::Table_3_38_51(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 52
 * invalid
**/
bool X86Architecture::Table_3_38_52(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 53
 * invalid
**/
bool X86Architecture::Table_3_38_53(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 54
 * invalid
**/
bool X86Architecture::Table_3_38_54(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 55
 * invalid
**/
bool X86Architecture::Table_3_38_55(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 56
 * invalid
**/
bool X86Architecture::Table_3_38_56(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 57
 * invalid
**/
bool X86Architecture::Table_3_38_57(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * mnemonic: pbroadcastd
 * prefix: 66
 * opcode: 58
 * attr: ['nv', 'w0']
 * operand: ['Vx', 'Uod']
 * cpu_model: >= X86_Arch_Avx2
**/
bool X86Architecture::Table_3_38_58(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pbroadcastd);
      if (Operand__Vx_Uod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: pbroadcastq
 * prefix: 66
 * opcode: 59
 * attr: ['nv', 'w0']
 * operand: ['Vx', 'Woq']
 * cpu_model: >= X86_Arch_Avx2
**/
bool X86Architecture::Table_3_38_59(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pbroadcastq);
      if (Operand__Vx_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: broadcasti128
 * prefix: 66
 * opcode: 5a
 * attr: ['nv', 'w0']
 * operand: ['Vy', 'Uo']
 * cpu_model: >= X86_Arch_Avx2
**/
bool X86Architecture::Table_3_38_5a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Broadcasti128);
      if (Operand__Vy_Uo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * opcode: 5b
 * invalid
**/
bool X86Architecture::Table_3_38_5b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5c
 * invalid
**/
bool X86Architecture::Table_3_38_5c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5d
 * invalid
**/
bool X86Architecture::Table_3_38_5d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5e
 * invalid
**/
bool X86Architecture::Table_3_38_5e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5f
 * invalid
**/
bool X86Architecture::Table_3_38_5f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 60
 * invalid
**/
bool X86Architecture::Table_3_38_60(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 61
 * invalid
**/
bool X86Architecture::Table_3_38_61(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 62
 * invalid
**/
bool X86Architecture::Table_3_38_62(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 63
 * invalid
**/
bool X86Architecture::Table_3_38_63(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 64
 * invalid
**/
bool X86Architecture::Table_3_38_64(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 65
 * invalid
**/
bool X86Architecture::Table_3_38_65(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 66
 * invalid
**/
bool X86Architecture::Table_3_38_66(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 67
 * invalid
**/
bool X86Architecture::Table_3_38_67(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 68
 * invalid
**/
bool X86Architecture::Table_3_38_68(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 69
 * invalid
**/
bool X86Architecture::Table_3_38_69(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6a
 * invalid
**/
bool X86Architecture::Table_3_38_6a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6b
 * invalid
**/
bool X86Architecture::Table_3_38_6b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6c
 * invalid
**/
bool X86Architecture::Table_3_38_6c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6d
 * invalid
**/
bool X86Architecture::Table_3_38_6d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6e
 * invalid
**/
bool X86Architecture::Table_3_38_6e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6f
 * invalid
**/
bool X86Architecture::Table_3_38_6f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 70
 * invalid
**/
bool X86Architecture::Table_3_38_70(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 71
 * invalid
**/
bool X86Architecture::Table_3_38_71(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 72
 * invalid
**/
bool X86Architecture::Table_3_38_72(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 73
 * invalid
**/
bool X86Architecture::Table_3_38_73(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 74
 * invalid
**/
bool X86Architecture::Table_3_38_74(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 75
 * invalid
**/
bool X86Architecture::Table_3_38_75(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 76
 * invalid
**/
bool X86Architecture::Table_3_38_76(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 77
 * invalid
**/
bool X86Architecture::Table_3_38_77(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * mnemonic: pbroadcastb
 * prefix: 66
 * opcode: 78
 * attr: ['nv']
 * operand: ['Vx', 'Uo', 'b']
 * cpu_model: >= X86_Arch_Avx2
**/
bool X86Architecture::Table_3_38_78(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pbroadcastb);
      if (Operand__Vx_Uo_b(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: pbroadcastw
 * prefix: 66
 * opcode: 79
 * attr: ['nv']
 * operand: ['Vx', 'Uo', 'w']
 * cpu_model: >= X86_Arch_Avx2
**/
bool X86Architecture::Table_3_38_79(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pbroadcastw);
      if (Operand__Vx_Uo_w(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * opcode: 7a
 * invalid
**/
bool X86Architecture::Table_3_38_7a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7b
 * invalid
**/
bool X86Architecture::Table_3_38_7b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7c
 * invalid
**/
bool X86Architecture::Table_3_38_7c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7d
 * invalid
**/
bool X86Architecture::Table_3_38_7d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7e
 * invalid
**/
bool X86Architecture::Table_3_38_7e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7f
 * invalid
**/
bool X86Architecture::Table_3_38_7f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * mnemonic: invept
 * operand: ['Gy', 'Uo']
 * prefix: 66
 * opcode: 80
 * cpu_model: >= X86_Arch_Vmx
**/
bool X86Architecture::Table_3_38_80(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Vmx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Invept);
      if (Operand__Gy_Uo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: invvpid
 * operand: ['Gy', 'Uo']
 * prefix: 66
 * opcode: 81
 * cpu_model: >= X86_Arch_Vmx
**/
bool X86Architecture::Table_3_38_81(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Vmx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Invvpid);
      if (Operand__Gy_Uo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: invpcid
 * operand: ['Gy', 'Uo']
 * prefix: 66
 * opcode: 82
 * cpu_model: >= X86_Arch_Invpcid
**/
bool X86Architecture::Table_3_38_82(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Invpcid && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Invpcid);
      if (Operand__Gy_Uo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * opcode: 83
 * invalid
**/
bool X86Architecture::Table_3_38_83(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 84
 * invalid
**/
bool X86Architecture::Table_3_38_84(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 85
 * invalid
**/
bool X86Architecture::Table_3_38_85(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 86
 * invalid
**/
bool X86Architecture::Table_3_38_86(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 87
 * invalid
**/
bool X86Architecture::Table_3_38_87(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 88
 * invalid
**/
bool X86Architecture::Table_3_38_88(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 89
 * invalid
**/
bool X86Architecture::Table_3_38_89(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 8a
 * invalid
**/
bool X86Architecture::Table_3_38_8a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 8b
 * invalid
**/
bool X86Architecture::Table_3_38_8b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 8c
 *
 * mnemonic: pmaskmovd
 * operand: ['Vx', 'Mx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Avx2
 *
 * mnemonic: pmaskmovq
 * operand: ['Vx', 'Mx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_8c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaskmovq);
      if (Operand__Vx_Mx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaskmovd);
      if (Operand__Vx_Mx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: 8d
 * invalid
**/
bool X86Architecture::Table_3_38_8d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 8e
 *
 * mnemonic: pmaskmovd
 * operand: ['Mx', 'Vx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Avx2
 *
 * mnemonic: pmaskmovq
 * operand: ['Mx', 'Vx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_8e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaskmovq);
      if (Operand__Mx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaskmovd);
      if (Operand__Mx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: 8f
 * invalid
**/
bool X86Architecture::Table_3_38_8f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 90
 *
 * mnemonic: pgatherdd
 * operand: ['Vx', 'Md', 'x', 'Hx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Avx2
 *
 * mnemonic: pgatherdq
 * operand: ['Vx', 'Mqo', 'Hx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_90(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pgatherdq);
      if (Operand__Vx_Mqo_Hx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pgatherdd);
      if (Operand__Vx_Md_x_Hx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 91
 *
 * mnemonic: pgatherqd
 * operand: ['Vo', 'Md', 'x', 'Ho']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Avx2
 *
 * mnemonic: pgatherqq
 * operand: ['Vx', 'Mq', 'x', 'Hx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_91(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pgatherqq);
      if (Operand__Vx_Mq_x_Hx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pgatherqd);
      if (Operand__Vo_Md_x_Ho(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 92
 *
 * mnemonic: pgatherdps
 * operand: ['Vx', 'Md', 'x', 'Hx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Avx2
 *
 * mnemonic: pgatherdpd
 * operand: ['Vx', 'Mqo', 'Hx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_92(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pgatherdpd);
      if (Operand__Vx_Mqo_Hx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pgatherdps);
      if (Operand__Vx_Md_x_Hx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 93
 *
 * mnemonic: pgatherqps
 * operand: ['Vo', 'Md', 'x', 'Ho']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Avx2
 *
 * mnemonic: pgatherqpd
 * operand: ['Vx', 'Mq', 'x', 'Hx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Avx2
 *
**/
bool X86Architecture::Table_3_38_93(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pgatherqpd);
      if (Operand__Vx_Mq_x_Hx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pgatherqps);
      if (Operand__Vo_Md_x_Ho(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: 94
 * invalid
**/
bool X86Architecture::Table_3_38_94(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 95
 * invalid
**/
bool X86Architecture::Table_3_38_95(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 96
 *
 * mnemonic: fmaddsub132ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmaddsub132pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_96(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmaddsub132pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmaddsub132ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 97
 *
 * mnemonic: fmsubadd132ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmsubadd132pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_97(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsubadd132pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsubadd132ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 98
 *
 * mnemonic: fmadd132ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmadd132pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_98(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd132pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd132ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 99
 *
 * mnemonic: fmadd132ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmadd132sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_99(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd132sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd132ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 9a
 *
 * mnemonic: fmsub132ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmsub132pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_9a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub132pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub132ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 9b
 *
 * mnemonic: fmsub132ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmsub132sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_9b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub132sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub132ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 9c
 *
 * mnemonic: fnmadd132ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmadd132pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_9c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd132pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd132ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 9d
 *
 * mnemonic: fnmadd132ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmadd132sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_9d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd132sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd132ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 9e
 *
 * mnemonic: fnmsub132ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmsub132pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_9e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub132pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub132ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 9f
 *
 * mnemonic: fnmsub132ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmsub132sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_9f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub132sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub132ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: a0
 * invalid
**/
bool X86Architecture::Table_3_38_a0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a1
 * invalid
**/
bool X86Architecture::Table_3_38_a1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a2
 * invalid
**/
bool X86Architecture::Table_3_38_a2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a3
 * invalid
**/
bool X86Architecture::Table_3_38_a3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a4
 * invalid
**/
bool X86Architecture::Table_3_38_a4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a5
 * invalid
**/
bool X86Architecture::Table_3_38_a5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: a6
 *
 * mnemonic: fmaddsub213ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmaddsub213pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_a6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmaddsub213pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmaddsub213ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: a7
 *
 * mnemonic: fmsubadd213ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmsubadd213pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_a7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsubadd213pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsubadd213ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: a8
 *
 * mnemonic: fmadd213ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmadd213pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_a8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd213pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd213ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: a9
 *
 * mnemonic: fmadd213ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmadd213sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_a9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd213sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd213ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: aa
 *
 * mnemonic: fmsub213ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmsub213pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_aa(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub213pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub213ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ab
 *
 * mnemonic: fmsub213ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmsub213sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_ab(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub213sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub213ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ac
 *
 * mnemonic: fnmadd213ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmadd213pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_ac(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd213pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd213ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ad
 *
 * mnemonic: fnmadd213ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmadd213sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_ad(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd213sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd213ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ae
 *
 * mnemonic: fnmsub213ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmsub213pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_ae(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub213pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub213ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: af
 *
 * mnemonic: fnmsub213ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmsub213sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_af(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub213sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub213ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: b0
 * invalid
**/
bool X86Architecture::Table_3_38_b0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b1
 * invalid
**/
bool X86Architecture::Table_3_38_b1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b2
 * invalid
**/
bool X86Architecture::Table_3_38_b2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b3
 * invalid
**/
bool X86Architecture::Table_3_38_b3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b4
 * invalid
**/
bool X86Architecture::Table_3_38_b4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b5
 * invalid
**/
bool X86Architecture::Table_3_38_b5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: b6
 *
 * mnemonic: fmaddsub231ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmaddsub231pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_b6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmaddsub231pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmaddsub231ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: b7
 *
 * mnemonic: fmsubadd231ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmsubadd231pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_b7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsubadd231pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsubadd231ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: b8
 *
 * mnemonic: fmadd231ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmadd231pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_b8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd231pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd231ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: b9
 *
 * mnemonic: fmadd231ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmadd231sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_b9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd231sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmadd231ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ba
 *
 * mnemonic: fmsub231ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmsub231pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_ba(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub231pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub231ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: bb
 *
 * mnemonic: fmsub231ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fmsub231sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_bb(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub231sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fmsub231ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: bc
 *
 * mnemonic: fnmadd231ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmadd231pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_bc(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd231pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd231ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: bd
 *
 * mnemonic: fnmadd231ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmadd231sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_bd(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd231sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmadd231ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: be
 *
 * mnemonic: fnmsub231ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmsub231pd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_be(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub231pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub231ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: bf
 *
 * mnemonic: fnmsub231ss
 * operand: ['Vo', 'Ho', 'Wd']
 * prefix: 66
 * attr: ['w0']
 * cpu_model: >= X86_Arch_Fma
 *
 * mnemonic: fnmsub231sd
 * operand: ['Vo', 'Ho', 'Wq']
 * prefix: 66
 * attr: ['w1']
 * cpu_model: >= X86_Arch_Fma
 *
**/
bool X86Architecture::Table_3_38_bf(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub231sd);
      if (Operand__Vo_Ho_Wq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Fma && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Fnmsub231ss);
      if (Operand__Vo_Ho_Wd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: c0
 * invalid
**/
bool X86Architecture::Table_3_38_c0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c1
 * invalid
**/
bool X86Architecture::Table_3_38_c1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c2
 * invalid
**/
bool X86Architecture::Table_3_38_c2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c3
 * invalid
**/
bool X86Architecture::Table_3_38_c3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c4
 * invalid
**/
bool X86Architecture::Table_3_38_c4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c5
 * invalid
**/
bool X86Architecture::Table_3_38_c5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c6
 * invalid
**/
bool X86Architecture::Table_3_38_c6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c7
 * invalid
**/
bool X86Architecture::Table_3_38_c7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c8
 * invalid
**/
bool X86Architecture::Table_3_38_c8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c9
 * invalid
**/
bool X86Architecture::Table_3_38_c9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ca
 * invalid
**/
bool X86Architecture::Table_3_38_ca(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: cb
 * invalid
**/
bool X86Architecture::Table_3_38_cb(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: cc
 * invalid
**/
bool X86Architecture::Table_3_38_cc(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: cd
 * invalid
**/
bool X86Architecture::Table_3_38_cd(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ce
 * invalid
**/
bool X86Architecture::Table_3_38_ce(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: cf
 * invalid
**/
bool X86Architecture::Table_3_38_cf(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d0
 * invalid
**/
bool X86Architecture::Table_3_38_d0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d1
 * invalid
**/
bool X86Architecture::Table_3_38_d1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d2
 * invalid
**/
bool X86Architecture::Table_3_38_d2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d3
 * invalid
**/
bool X86Architecture::Table_3_38_d3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d4
 * invalid
**/
bool X86Architecture::Table_3_38_d4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d5
 * invalid
**/
bool X86Architecture::Table_3_38_d5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d6
 * invalid
**/
bool X86Architecture::Table_3_38_d6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d7
 * invalid
**/
bool X86Architecture::Table_3_38_d7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d8
 * invalid
**/
bool X86Architecture::Table_3_38_d8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d9
 * invalid
**/
bool X86Architecture::Table_3_38_d9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: da
 * invalid
**/
bool X86Architecture::Table_3_38_da(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: db
 *
 * mnemonic: aesimc
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * attr: ['nv', 'ny']
 * cpu_model: >= X86_Arch_Aes
 *
 * mnemonic: aesimc
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * attr: ['nv', 'ny']
 * cpu_model: >= X86_Arch_Avx
 *
**/
bool X86Architecture::Table_3_38_db(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesimc);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Aes && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesimc);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: dc
 *
 * mnemonic: aesenc
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * attr: ['nv', 'ny']
 * cpu_model: >= X86_Arch_Aes
 *
 * mnemonic: aesenc
 * operand: ['Vo', 'Ho', 'Wo']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
**/
bool X86Architecture::Table_3_38_dc(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesenc);
      if (Operand__Vo_Ho_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Aes && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesenc);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: dd
 *
 * mnemonic: aesenclast
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * attr: ['nv', 'ny']
 * cpu_model: >= X86_Arch_Aes
 *
 * mnemonic: aesenclast
 * operand: ['Vo', 'Ho', 'Wo']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
**/
bool X86Architecture::Table_3_38_dd(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesenclast);
      if (Operand__Vo_Ho_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Aes && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesenclast);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: de
 *
 * mnemonic: aesdec
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * attr: ['nv', 'ny']
 * cpu_model: >= X86_Arch_Aes
 *
 * mnemonic: aesdec
 * operand: ['Vo', 'Ho', 'Wo']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
**/
bool X86Architecture::Table_3_38_de(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesdec);
      if (Operand__Vo_Ho_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Aes && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesdec);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: df
 *
 * mnemonic: aesdeclast
 * operand: ['Vo', 'Wo']
 * prefix: 66
 * attr: ['nv', 'ny']
 * cpu_model: >= X86_Arch_Aes
 *
 * mnemonic: aesdeclast
 * operand: ['Vo', 'Ho', 'Wo']
 * prefix: 66
 * attr: ['ny']
 * cpu_model: >= X86_Arch_Avx
 *
**/
bool X86Architecture::Table_3_38_df(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesdeclast);
      if (Operand__Vo_Ho_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Aes && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Aesdeclast);
      if (Operand__Vo_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: e0
 * invalid
**/
bool X86Architecture::Table_3_38_e0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e1
 * invalid
**/
bool X86Architecture::Table_3_38_e1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e2
 * invalid
**/
bool X86Architecture::Table_3_38_e2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e3
 * invalid
**/
bool X86Architecture::Table_3_38_e3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e4
 * invalid
**/
bool X86Architecture::Table_3_38_e4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e5
 * invalid
**/
bool X86Architecture::Table_3_38_e5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e6
 * invalid
**/
bool X86Architecture::Table_3_38_e6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e7
 * invalid
**/
bool X86Architecture::Table_3_38_e7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e8
 * invalid
**/
bool X86Architecture::Table_3_38_e8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e9
 * invalid
**/
bool X86Architecture::Table_3_38_e9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ea
 * invalid
**/
bool X86Architecture::Table_3_38_ea(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: eb
 * invalid
**/
bool X86Architecture::Table_3_38_eb(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ec
 * invalid
**/
bool X86Architecture::Table_3_38_ec(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ed
 * invalid
**/
bool X86Architecture::Table_3_38_ed(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ee
 * invalid
**/
bool X86Architecture::Table_3_38_ee(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ef
 * invalid
**/
bool X86Architecture::Table_3_38_ef(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: f0
 *
 * mnemonic: movbe
 * operand: ['Gv', 'Mv']
 * cpu_model: >= X86_Arch_Movbe
 *
 * mnemonic: movbe
 * operand: ['Gv', 'Mv']
 * prefix: 66
 * cpu_model: >= X86_Arch_Movbe
 *
 * mnemonic: crc32
 * operand: ['Gy', 'Eb']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse42
 *
 * mnemonic: crc32
 * operand: ['Gy', 'Eb']
 * prefix: [102, 242]
 * cpu_model: >= X86_Arch_Sse42
 *
**/
bool X86Architecture::Table_3_38_f0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse42 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Crc32);
      if (Operand__Gy_Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse42 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Crc32);
      if (Operand__Gy_Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Movbe && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movbe);
      if (Operand__Gv_Mv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Movbe)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movbe);
      if (Operand__Gv_Mv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f1
 *
 * mnemonic: movbe
 * operand: ['Mv', 'Gv']
 * cpu_model: >= X86_Arch_Movbe
 *
 * mnemonic: movbe
 * operand: ['Mv', 'Gv']
 * prefix: 66
 * cpu_model: >= X86_Arch_Movbe
 *
 * mnemonic: crc32
 * operand: ['Gy', 'Ev']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse42
 *
 * mnemonic: crc32
 * operand: ['Gy', 'Ev']
 * prefix: [102, 242]
 * cpu_model: >= X86_Arch_Sse42
 *
**/
bool X86Architecture::Table_3_38_f1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse42 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Crc32);
      if (Operand__Gy_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse42 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Crc32);
      if (Operand__Gy_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Movbe && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movbe);
      if (Operand__Mv_Gv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Movbe)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movbe);
      if (Operand__Mv_Gv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: andn
 * operand: ['Gy', 'By', 'Ey']
 * opcode: f2
 * cpu_model: >= X86_Arch_Bmi
**/
bool X86Architecture::Table_3_38_f2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Andn);
      if (Operand__Gy_By_Ey(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: f3
 *
 * reference: group_17
 *
 * prefix: 66
 * reference: group_17
 *
 * prefix: f3
 * reference: group_17
 *
 * prefix: f2
 * reference: group_17
 *
 * prefix: [102, 242]
 * reference: group_17
 *
**/
bool X86Architecture::Table_3_38_f3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      return true;
    }
    else if ((rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      return true;
    }
    else if ((rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      return true;
    }
    else if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      return true;
    }
    else
    {
      u8 ModRmByte;
      if (!rBinStrm.Read(Offset, ModRmByte))
        return false;

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        return false;
      case 0x1:
        if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi)
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Blsr);
          if (Operand__By_Ey(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
        else
          return false;
      case 0x2:
        if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi)
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Blsmsk);
          if (Operand__By_Ey(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
        else
          return false;
      case 0x3:
        if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi)
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Blsi);
          if (Operand__By_Ey(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
        else
          return false;
      case 0x4:
        return false;
      case 0x5:
        return false;
      case 0x6:
        return false;
      case 0x7:
        return false;
      default:
        return false;
      }
    }
}

/** instruction
 * opcode: f4
 * invalid
**/
bool X86Architecture::Table_3_38_f4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: f5
 *
 * mnemonic: bzhi
 * operand: ['Gy', 'Ey', 'By']
 * cpu_model: >= X86_Arch_Bmi2
 *
 * mnemonic: pext
 * operand: ['Gy', 'By', 'Ey']
 * prefix: f3
 * cpu_model: >= X86_Arch_Bmi2
 *
 * mnemonic: pdep
 * operand: ['Gy', 'By', 'Ey']
 * prefix: f2
 * cpu_model: >= X86_Arch_Bmi2
 *
**/
bool X86Architecture::Table_3_38_f5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pdep);
      if (Operand__Gy_By_Ey(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi2 && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pext);
      if (Operand__Gy_By_Ey(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi2)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bzhi);
      if (Operand__Gy_Ey_By(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: mulx
 * operand: ['Gy', 'Ey', 'By']
 * prefix: f2
 * opcode: f6
 * cpu_model: >= X86_Arch_Bmi2
**/
bool X86Architecture::Table_3_38_f6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mulx);
      if (Operand__Gy_Ey_By(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: f7
 *
 * mnemonic: bextr
 * operand: ['Gy', 'Ey', 'By']
 * cpu_model: >= X86_Arch_Bmi
 *
 * mnemonic: shlx
 * operand: ['Gy', 'Ey', 'By']
 * prefix: 66
 * cpu_model: >= X86_Arch_Bmi2
 *
 * mnemonic: sarx
 * operand: ['Gy', 'Ey', 'By']
 * prefix: f3
 * cpu_model: >= X86_Arch_Bmi2
 *
 * mnemonic: shrx
 * operand: ['Gy', 'Ey', 'By']
 * prefix: f2
 * cpu_model: >= X86_Arch_Bmi2
 *
**/
bool X86Architecture::Table_3_38_f7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Shrx);
      if (Operand__Gy_Ey_By(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi2 && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Sarx);
      if (Operand__Gy_Ey_By(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Shlx);
      if (Operand__Gy_Ey_By(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Bmi)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bextr);
      if (Operand__Gy_Ey_By(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * opcode: f8
 * invalid
**/
bool X86Architecture::Table_3_38_f8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f9
 * invalid
**/
bool X86Architecture::Table_3_38_f9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fa
 * invalid
**/
bool X86Architecture::Table_3_38_fa(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fb
 * invalid
**/
bool X86Architecture::Table_3_38_fb(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fc
 * invalid
**/
bool X86Architecture::Table_3_38_fc(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fd
 * invalid
**/
bool X86Architecture::Table_3_38_fd(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fe
 * invalid
**/
bool X86Architecture::Table_3_38_fe(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ff
 * invalid
**/
bool X86Architecture::Table_3_38_ff(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

