read_verilog ../top.v
prep -ifx
synth -top top
write_verilog synth.v
