// Seed: 1721175044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    output tri id_2,
    output tri0 id_3,
    input tri id_4,
    output wor id_5,
    input supply1 id_6,
    output uwire id_7,
    input uwire id_8,
    input wand id_9,
    output tri0 id_10,
    output wand id_11,
    input tri1 id_12,
    input wand id_13,
    input tri0 id_14,
    input tri0 id_15,
    output supply0 id_16,
    input tri1 id_17,
    input wor id_18,
    output tri1 id_19,
    input wire id_20,
    input supply1 id_21,
    input wor id_22,
    input wor id_23,
    input supply1 id_24,
    output tri0 id_25,
    output wor id_26,
    input tri id_27,
    input supply1 id_28,
    input uwire id_29,
    output wor id_30,
    input tri1 id_31
);
  wire id_33;
  module_0(
      id_33, id_33, id_33, id_33, id_33
  );
endmodule
