// Seed: 1024253270
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    output uwire id_3,
    inout tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    output wire id_7,
    output tri0 id_8,
    input supply1 id_9,
    output tri0 id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
  logic id_13 = 1;
  logic id_14;
  assign id_4 = id_13;
endmodule
