

================================================================
== Vitis HLS Report for 'fpadd503_150'
================================================================
* Date:           Tue May 20 14:36:24 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64  |fpadd503_150_Pipeline_VITIS_LOOP_23_1  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_150_Pipeline_VITIS_LOOP_28_2_fu_82  |fpadd503_150_Pipeline_VITIS_LOOP_28_2  |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_150_Pipeline_VITIS_LOOP_34_3_fu_92  |fpadd503_150_Pipeline_VITIS_LOOP_34_3  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     817|   1946|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    145|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     832|   2091|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64  |fpadd503_150_Pipeline_VITIS_LOOP_23_1  |        0|   0|  206|  626|    0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_28_2_fu_82  |fpadd503_150_Pipeline_VITIS_LOOP_28_2  |        0|   0|  276|  620|    0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_34_3_fu_92  |fpadd503_150_Pipeline_VITIS_LOOP_34_3  |        0|   0|  335|  700|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                       |        0|   0|  817| 1946|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  37|          7|    1|          7|
    |c_address0  |  20|          4|    4|         16|
    |c_address1  |  14|          3|    4|         12|
    |c_ce0       |  20|          4|    1|          4|
    |c_ce1       |  14|          3|    1|          3|
    |c_d0        |  20|          4|   64|        256|
    |c_we0       |  20|          4|    1|          4|
    +------------+----+-----------+-----+-----------+
    |Total       | 145|         29|   76|        302|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                             | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                     |  6|   0|    6|          0|
    |empty_152_reg_138                                             |  3|   0|    3|          0|
    |empty_reg_133                                                 |  3|   0|    3|          0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_28_2_fu_82_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_34_3_fu_92_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                         | 15|   0|   15|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|a_address0  |  out|    7|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   64|   ap_memory|             a|         array|
|a_offset    |   in|   32|     ap_none|      a_offset|        scalar|
|a_offset2   |   in|    1|     ap_none|     a_offset2|        scalar|
|b_address0  |  out|    7|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   64|   ap_memory|             b|         array|
|b_offset    |   in|   32|     ap_none|      b_offset|        scalar|
|b_offset4   |   in|    1|     ap_none|     b_offset4|        scalar|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   64|   ap_memory|             c|         array|
|c_address1  |  out|    4|   ap_memory|             c|         array|
|c_ce1       |  out|    1|   ap_memory|             c|         array|
|c_q1        |   in|   64|   ap_memory|             c|         array|
|c_offset    |   in|    1|     ap_none|      c_offset|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_offset"   --->   Operation 7 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_offset4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_offset4"   --->   Operation 8 'read' 'b_offset4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_offset"   --->   Operation 9 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_offset2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset2"   --->   Operation 10 'read' 'a_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_offset"   --->   Operation 11 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = trunc i32 %b_offset_read"   --->   Operation 12 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_152 = trunc i32 %a_offset_read"   --->   Operation 13 'trunc' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%carry_193_loc = alloca i32 1"   --->   Operation 14 'alloca' 'carry_193_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fpadd503.150_Pipeline_VITIS_LOOP_23_1, i1 %c_offset_read, i64 %c, i3 %empty_152, i1 %a_offset2_read, i64 %a, i3 %empty, i1 %b_offset4_read, i64 %b"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.150_Pipeline_VITIS_LOOP_23_1, i1 %c_offset_read, i64 %c, i3 %empty_152, i1 %a_offset2_read, i64 %a, i3 %empty, i1 %b_offset4_read, i64 %b"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 17 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fpadd503.150_Pipeline_VITIS_LOOP_28_2, i1 %c_offset_read, i64 %c, i1 %carry_193_loc, i64 %p503x2_1"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.150_Pipeline_VITIS_LOOP_28_2, i1 %c_offset_read, i64 %c, i1 %carry_193_loc, i64 %p503x2_1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%carry_193_loc_load = load i1 %carry_193_loc"   --->   Operation 19 'load' 'carry_193_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fpadd503.150_Pipeline_VITIS_LOOP_34_3, i1 %c_offset_read, i64 %c, i1 %carry_193_loc_load, i64 %p503x2_1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.150_Pipeline_VITIS_LOOP_34_3, i1 %c_offset_read, i64 %c, i1 %carry_193_loc_load, i64 %p503x2_1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [src/generic/fp_generic.c:37]   --->   Operation 22 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_offset4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_offset_read      (read  ) [ 0011111]
b_offset4_read     (read  ) [ 0010000]
b_offset_read      (read  ) [ 0000000]
a_offset2_read     (read  ) [ 0010000]
a_offset_read      (read  ) [ 0000000]
empty              (trunc ) [ 0010000]
empty_152          (trunc ) [ 0010000]
carry_193_loc      (alloca) [ 0011110]
call_ln0           (call  ) [ 0000000]
call_ln0           (call  ) [ 0000000]
carry_193_loc_load (load  ) [ 0000001]
call_ln0           (call  ) [ 0000000]
ret_ln37           (ret   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_offset2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_offset4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p503x2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.150_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.150_Pipeline_VITIS_LOOP_28_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.150_Pipeline_VITIS_LOOP_34_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="carry_193_loc_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="carry_193_loc/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="c_offset_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="b_offset4_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset4_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="b_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="a_offset2_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset2_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="a_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="64" slack="0"/>
<pin id="68" dir="0" index="3" bw="3" slack="0"/>
<pin id="69" dir="0" index="4" bw="1" slack="0"/>
<pin id="70" dir="0" index="5" bw="64" slack="0"/>
<pin id="71" dir="0" index="6" bw="3" slack="0"/>
<pin id="72" dir="0" index="7" bw="1" slack="0"/>
<pin id="73" dir="0" index="8" bw="64" slack="0"/>
<pin id="74" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fpadd503_150_Pipeline_VITIS_LOOP_28_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="2"/>
<pin id="85" dir="0" index="2" bw="64" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="2"/>
<pin id="87" dir="0" index="4" bw="64" slack="0"/>
<pin id="88" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fpadd503_150_Pipeline_VITIS_LOOP_34_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="4"/>
<pin id="95" dir="0" index="2" bw="64" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="0" index="4" bw="64" slack="0"/>
<pin id="98" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_152_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_152/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="carry_193_loc_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="4"/>
<pin id="114" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="carry_193_loc_load/5 "/>
</bind>
</comp>

<comp id="116" class="1005" name="c_offset_read_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_offset_read "/>
</bind>
</comp>

<comp id="123" class="1005" name="b_offset4_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b_offset4_read "/>
</bind>
</comp>

<comp id="128" class="1005" name="a_offset2_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="a_offset2_read "/>
</bind>
</comp>

<comp id="133" class="1005" name="empty_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="1"/>
<pin id="135" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="138" class="1005" name="empty_152_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="1"/>
<pin id="140" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_152 "/>
</bind>
</comp>

<comp id="143" class="1005" name="carry_193_loc_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="2"/>
<pin id="145" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry_193_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="22" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="18" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="14" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="34" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="52" pin="2"/><net_sink comp="64" pin=4"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="80"><net_src comp="40" pin="2"/><net_sink comp="64" pin=7"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="64" pin=8"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="105"><net_src comp="46" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="110"><net_src comp="58" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="92" pin=3"/></net>

<net id="119"><net_src comp="34" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="122"><net_src comp="116" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="126"><net_src comp="40" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="64" pin=7"/></net>

<net id="131"><net_src comp="52" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="136"><net_src comp="102" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="141"><net_src comp="107" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="146"><net_src comp="30" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="82" pin=3"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b | {}
	Port: c | {1 2 3 4 5 6 }
	Port: p503x2_1 | {}
 - Input state : 
	Port: fpadd503.150 : a | {1 2 }
	Port: fpadd503.150 : a_offset | {1 }
	Port: fpadd503.150 : a_offset2 | {1 }
	Port: fpadd503.150 : b | {1 2 }
	Port: fpadd503.150 : b_offset | {1 }
	Port: fpadd503.150 : b_offset4 | {1 }
	Port: fpadd503.150 : c | {3 4 5 6 }
	Port: fpadd503.150 : c_offset | {1 }
	Port: fpadd503.150 : p503x2_1 | {3 4 5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
|          | grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64 |  3.176  |   217   |   572   |
|   call   | grp_fpadd503_150_Pipeline_VITIS_LOOP_28_2_fu_82 |  4.764  |   206   |   592   |
|          | grp_fpadd503_150_Pipeline_VITIS_LOOP_34_3_fu_92 |  3.176  |   270   |   700   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |             c_offset_read_read_fu_34            |    0    |    0    |    0    |
|          |            b_offset4_read_read_fu_40            |    0    |    0    |    0    |
|   read   |             b_offset_read_read_fu_46            |    0    |    0    |    0    |
|          |            a_offset2_read_read_fu_52            |    0    |    0    |    0    |
|          |             a_offset_read_read_fu_58            |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   trunc  |                   empty_fu_102                  |    0    |    0    |    0    |
|          |                 empty_152_fu_107                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 |  11.116 |   693   |   1864  |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|a_offset2_read_reg_128|    1   |
|b_offset4_read_reg_123|    1   |
| c_offset_read_reg_116|    1   |
| carry_193_loc_reg_143|    1   |
|   empty_152_reg_138  |    3   |
|     empty_reg_133    |    3   |
+----------------------+--------+
|         Total        |   10   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64 |  p1  |   2  |   1  |    2   ||    0    ||    9    |
| grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64 |  p3  |   2  |   3  |    6   ||    0    ||    9    |
| grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64 |  p4  |   2  |   1  |    2   ||    0    ||    9    |
| grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64 |  p6  |   2  |   3  |    6   ||    0    ||    9    |
| grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64 |  p7  |   2  |   1  |    2   ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |   18   ||   7.94  ||    0    ||    45   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   11   |   693  |  1864  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    0   |   45   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   703  |  1909  |
+-----------+--------+--------+--------+
