-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Wed Jan 18 14:38:04 2023
-- Host        : DESKTOP-6QOF9GB running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ chorus_channel_inst_0_chorus_LFO_0_0_sim_netlist.vhdl
-- Design      : chorus_channel_inst_0_chorus_LFO_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_chorus_LFO is
  port (
    sample_delay : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ws_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_chorus_LFO;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_chorus_LFO is
  signal counter : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \counter0_carry__0_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_n_1\ : STD_LOGIC;
  signal \counter0_carry__0_n_2\ : STD_LOGIC;
  signal \counter0_carry__0_n_3\ : STD_LOGIC;
  signal \counter0_carry__0_n_4\ : STD_LOGIC;
  signal \counter0_carry__0_n_5\ : STD_LOGIC;
  signal \counter0_carry__0_n_6\ : STD_LOGIC;
  signal \counter0_carry__0_n_7\ : STD_LOGIC;
  signal \counter0_carry__1_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_n_1\ : STD_LOGIC;
  signal \counter0_carry__1_n_2\ : STD_LOGIC;
  signal \counter0_carry__1_n_3\ : STD_LOGIC;
  signal \counter0_carry__1_n_4\ : STD_LOGIC;
  signal \counter0_carry__1_n_5\ : STD_LOGIC;
  signal \counter0_carry__1_n_6\ : STD_LOGIC;
  signal \counter0_carry__1_n_7\ : STD_LOGIC;
  signal \counter0_carry__2_n_7\ : STD_LOGIC;
  signal counter0_carry_n_0 : STD_LOGIC;
  signal counter0_carry_n_1 : STD_LOGIC;
  signal counter0_carry_n_2 : STD_LOGIC;
  signal counter0_carry_n_3 : STD_LOGIC;
  signal counter0_carry_n_4 : STD_LOGIC;
  signal counter0_carry_n_5 : STD_LOGIC;
  signal counter0_carry_n_6 : STD_LOGIC;
  signal counter0_carry_n_7 : STD_LOGIC;
  signal \counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1_n_0\ : STD_LOGIC;
  signal \counter[13]_i_2_n_0\ : STD_LOGIC;
  signal \counter[13]_i_3_n_0\ : STD_LOGIC;
  signal counter_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \flag0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \flag0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \flag0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \flag0_carry__0_n_2\ : STD_LOGIC;
  signal \flag0_carry__0_n_3\ : STD_LOGIC;
  signal flag0_carry_i_1_n_0 : STD_LOGIC;
  signal flag0_carry_i_2_n_0 : STD_LOGIC;
  signal flag0_carry_i_3_n_0 : STD_LOGIC;
  signal flag0_carry_i_4_n_0 : STD_LOGIC;
  signal flag0_carry_i_5_n_0 : STD_LOGIC;
  signal flag0_carry_i_6_n_0 : STD_LOGIC;
  signal flag0_carry_i_7_n_0 : STD_LOGIC;
  signal flag0_carry_i_8_n_0 : STD_LOGIC;
  signal flag0_carry_i_9_n_0 : STD_LOGIC;
  signal flag0_carry_n_0 : STD_LOGIC;
  signal flag0_carry_n_1 : STD_LOGIC;
  signal flag0_carry_n_2 : STD_LOGIC;
  signal flag0_carry_n_3 : STD_LOGIC;
  signal flag_i_1_n_0 : STD_LOGIC;
  signal flag_i_2_n_0 : STD_LOGIC;
  signal flag_i_3_n_0 : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal sample_delay_buff0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \sample_delay_buff[0]_i_12_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_13_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_14_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_15_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_1_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_3_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_4_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_5_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_6_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_7_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_8_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[0]_i_9_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[12]_i_2_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[4]_i_10_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[4]_i_11_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[4]_i_2_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[4]_i_3_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[4]_i_4_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[4]_i_5_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[4]_i_8_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[4]_i_9_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[8]_i_10_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[8]_i_11_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[8]_i_2_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[8]_i_3_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[8]_i_4_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[8]_i_5_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[8]_i_8_n_0\ : STD_LOGIC;
  signal \sample_delay_buff[8]_i_9_n_0\ : STD_LOGIC;
  signal sample_delay_buff_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sample_delay_buff_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_10_n_7\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sample_delay_buff_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sample_delay_buff_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_6_n_1\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_6_n_2\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_6_n_4\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_6_n_5\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_6_n_6\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_6_n_7\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_7_n_1\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_7_n_2\ : STD_LOGIC;
  signal \sample_delay_buff_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_6_n_1\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_6_n_2\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_6_n_3\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_6_n_4\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_6_n_5\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_6_n_6\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_6_n_7\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \sample_delay_buff_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal \sample_delay_buff_reg__0\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_counter0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_flag0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_flag0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_flag0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_delay_buff_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_delay_buff_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sample_delay_buff_reg[8]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sample_delay_buff_reg[8]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \counter[13]_i_2\ : label is "soft_lutpair0";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of flag0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \flag0_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[0]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[4]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[4]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[8]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \sample_delay_buff_reg[8]_i_7\ : label is 35;
begin
counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter0_carry_n_0,
      CO(2) => counter0_carry_n_1,
      CO(1) => counter0_carry_n_2,
      CO(0) => counter0_carry_n_3,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => counter0_carry_n_4,
      O(2) => counter0_carry_n_5,
      O(1) => counter0_carry_n_6,
      O(0) => counter0_carry_n_7,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter0_carry_n_0,
      CO(3) => \counter0_carry__0_n_0\,
      CO(2) => \counter0_carry__0_n_1\,
      CO(1) => \counter0_carry__0_n_2\,
      CO(0) => \counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__0_n_4\,
      O(2) => \counter0_carry__0_n_5\,
      O(1) => \counter0_carry__0_n_6\,
      O(0) => \counter0_carry__0_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__0_n_0\,
      CO(3) => \counter0_carry__1_n_0\,
      CO(2) => \counter0_carry__1_n_1\,
      CO(1) => \counter0_carry__1_n_2\,
      CO(0) => \counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__1_n_4\,
      O(2) => \counter0_carry__1_n_5\,
      O(1) => \counter0_carry__1_n_6\,
      O(0) => \counter0_carry__1_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_counter0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_counter0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \counter0_carry__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => counter(13)
    );
\counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter[0]_i_2_n_0\,
      I1 => counter(0),
      O => counter_0(0)
    );
\counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \counter[0]_i_3_n_0\,
      I1 => counter(5),
      I2 => counter(4),
      I3 => counter(6),
      I4 => counter(7),
      I5 => \counter[0]_i_4_n_0\,
      O => \counter[0]_i_2_n_0\
    );
\counter[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter(9),
      I1 => counter(8),
      I2 => counter(11),
      I3 => counter(10),
      O => \counter[0]_i_3_n_0\
    );
\counter[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => counter(1),
      I1 => counter(12),
      I2 => counter(13),
      I3 => counter(2),
      I4 => counter(3),
      O => \counter[0]_i_4_n_0\
    );
\counter[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      O => \counter[13]_i_1_n_0\
    );
\counter[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter[0]_i_4_n_0\,
      I1 => \counter[13]_i_3_n_0\,
      I2 => \counter[0]_i_3_n_0\,
      I3 => counter(0),
      O => \counter[13]_i_2_n_0\
    );
\counter[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(5),
      I1 => counter(4),
      I2 => counter(6),
      I3 => counter(7),
      O => \counter[13]_i_3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => counter_0(0),
      Q => counter(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => \counter0_carry__1_n_6\,
      Q => counter(10),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => \counter0_carry__1_n_5\,
      Q => counter(11),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => \counter0_carry__1_n_4\,
      Q => counter(12),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => \counter0_carry__2_n_7\,
      Q => counter(13),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => counter0_carry_n_7,
      Q => counter(1),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => counter0_carry_n_6,
      Q => counter(2),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => counter0_carry_n_5,
      Q => counter(3),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => counter0_carry_n_4,
      Q => counter(4),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => \counter0_carry__0_n_7\,
      Q => counter(5),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => \counter0_carry__0_n_6\,
      Q => counter(6),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => \counter0_carry__0_n_5\,
      Q => counter(7),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => \counter0_carry__0_n_4\,
      Q => counter(8),
      R => \counter[13]_i_1_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => \counter0_carry__1_n_7\,
      Q => counter(9),
      R => \counter[13]_i_1_n_0\
    );
flag0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => flag0_carry_n_0,
      CO(2) => flag0_carry_n_1,
      CO(1) => flag0_carry_n_2,
      CO(0) => flag0_carry_n_3,
      CYINIT => flag0_carry_i_1_n_0,
      DI(3) => flag0_carry_i_2_n_0,
      DI(2) => flag0_carry_i_3_n_0,
      DI(1) => flag0_carry_i_4_n_0,
      DI(0) => flag0_carry_i_5_n_0,
      O(3 downto 0) => NLW_flag0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flag0_carry_i_6_n_0,
      S(2) => flag0_carry_i_7_n_0,
      S(1) => flag0_carry_i_8_n_0,
      S(0) => flag0_carry_i_9_n_0
    );
\flag0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => flag0_carry_n_0,
      CO(3 downto 2) => \NLW_flag0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \flag0_carry__0_n_2\,
      CO(0) => \flag0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \flag0_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_flag0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \flag0_carry__0_i_2_n_0\,
      S(0) => \flag0_carry__0_i_3_n_0\
    );
\flag0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(10),
      I1 => sample_delay_buff_reg(11),
      O => \flag0_carry__0_i_1_n_0\
    );
\flag0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sample_delay_buff_reg__0\(12),
      O => \flag0_carry__0_i_2_n_0\
    );
\flag0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sample_delay_buff_reg(10),
      I1 => sample_delay_buff_reg(11),
      O => \flag0_carry__0_i_3_n_0\
    );
flag0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(0),
      I1 => sample_delay_buff_reg(1),
      O => flag0_carry_i_1_n_0
    );
flag0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(8),
      I1 => sample_delay_buff_reg(9),
      O => flag0_carry_i_2_n_0
    );
flag0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sample_delay_buff_reg(6),
      I1 => sample_delay_buff_reg(7),
      O => flag0_carry_i_3_n_0
    );
flag0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(5),
      I1 => sample_delay_buff_reg(4),
      O => flag0_carry_i_4_n_0
    );
flag0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sample_delay_buff_reg(2),
      I1 => sample_delay_buff_reg(3),
      O => flag0_carry_i_5_n_0
    );
flag0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sample_delay_buff_reg(8),
      I1 => sample_delay_buff_reg(9),
      O => flag0_carry_i_6_n_0
    );
flag0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sample_delay_buff_reg(7),
      I1 => sample_delay_buff_reg(6),
      O => flag0_carry_i_7_n_0
    );
flag0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sample_delay_buff_reg(4),
      I1 => sample_delay_buff_reg(5),
      O => flag0_carry_i_8_n_0
    );
flag0_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sample_delay_buff_reg(3),
      I1 => sample_delay_buff_reg(2),
      O => flag0_carry_i_9_n_0
    );
flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00F00F0F01F10"
    )
        port map (
      I0 => \sample_delay_buff_reg__0\(12),
      I1 => sample_delay_buff_reg(11),
      I2 => flag_reg_n_0,
      I3 => \flag0_carry__0_n_2\,
      I4 => \counter[13]_i_2_n_0\,
      I5 => flag_i_2_n_0,
      O => flag_i_1_n_0
    );
flag_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
        port map (
      I0 => flag_i_3_n_0,
      I1 => sample_delay_buff_reg(2),
      I2 => sample_delay_buff_reg(3),
      I3 => sample_delay_buff_reg(0),
      I4 => sample_delay_buff_reg(1),
      I5 => \sample_delay_buff[0]_i_3_n_0\,
      O => flag_i_2_n_0
    );
flag_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sample_delay_buff_reg(4),
      I1 => sample_delay_buff_reg(5),
      O => flag_i_3_n_0
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ws_in,
      CE => '1',
      D => flag_i_1_n_0,
      Q => flag_reg_n_0,
      R => '0'
    );
\sample_delay_buff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00050F0500050C05"
    )
        port map (
      I0 => \flag0_carry__0_n_2\,
      I1 => \sample_delay_buff[0]_i_3_n_0\,
      I2 => \counter[13]_i_2_n_0\,
      I3 => flag_reg_n_0,
      I4 => \sample_delay_buff[0]_i_4_n_0\,
      I5 => \sample_delay_buff[0]_i_5_n_0\,
      O => \sample_delay_buff[0]_i_1_n_0\
    );
\sample_delay_buff[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(4),
      O => \sample_delay_buff[0]_i_12_n_0\
    );
\sample_delay_buff[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(3),
      O => \sample_delay_buff[0]_i_13_n_0\
    );
\sample_delay_buff[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(2),
      O => \sample_delay_buff[0]_i_14_n_0\
    );
\sample_delay_buff[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(1),
      O => \sample_delay_buff[0]_i_15_n_0\
    );
\sample_delay_buff[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sample_delay_buff_reg(8),
      I1 => sample_delay_buff_reg(6),
      I2 => sample_delay_buff_reg(7),
      I3 => sample_delay_buff_reg(10),
      I4 => sample_delay_buff_reg(9),
      O => \sample_delay_buff[0]_i_3_n_0\
    );
\sample_delay_buff[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sample_delay_buff_reg__0\(12),
      I1 => sample_delay_buff_reg(11),
      O => \sample_delay_buff[0]_i_4_n_0\
    );
\sample_delay_buff[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => sample_delay_buff_reg(2),
      I1 => sample_delay_buff_reg(3),
      I2 => sample_delay_buff_reg(0),
      I3 => sample_delay_buff_reg(1),
      I4 => sample_delay_buff_reg(5),
      I5 => sample_delay_buff_reg(4),
      O => \sample_delay_buff[0]_i_5_n_0\
    );
\sample_delay_buff[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[0]_i_10_n_5\,
      I3 => sample_delay_buff0(3),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(3),
      O => \sample_delay_buff[0]_i_6_n_0\
    );
\sample_delay_buff[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[0]_i_10_n_6\,
      I3 => sample_delay_buff0(2),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(2),
      O => \sample_delay_buff[0]_i_7_n_0\
    );
\sample_delay_buff[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[0]_i_10_n_7\,
      I3 => sample_delay_buff0(1),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(1),
      O => \sample_delay_buff[0]_i_8_n_0\
    );
\sample_delay_buff[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(0),
      O => \sample_delay_buff[0]_i_9_n_0\
    );
\sample_delay_buff[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[8]_i_6_n_4\,
      I3 => sample_delay_buff0(12),
      I4 => flag_reg_n_0,
      I5 => \sample_delay_buff_reg__0\(12),
      O => \sample_delay_buff[12]_i_2_n_0\
    );
\sample_delay_buff[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(6),
      O => \sample_delay_buff[4]_i_10_n_0\
    );
\sample_delay_buff[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(5),
      O => \sample_delay_buff[4]_i_11_n_0\
    );
\sample_delay_buff[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[4]_i_6_n_5\,
      I3 => sample_delay_buff0(7),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(7),
      O => \sample_delay_buff[4]_i_2_n_0\
    );
\sample_delay_buff[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[4]_i_6_n_6\,
      I3 => sample_delay_buff0(6),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(6),
      O => \sample_delay_buff[4]_i_3_n_0\
    );
\sample_delay_buff[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[4]_i_6_n_7\,
      I3 => sample_delay_buff0(5),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(5),
      O => \sample_delay_buff[4]_i_4_n_0\
    );
\sample_delay_buff[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[0]_i_10_n_4\,
      I3 => sample_delay_buff0(4),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(4),
      O => \sample_delay_buff[4]_i_5_n_0\
    );
\sample_delay_buff[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(8),
      O => \sample_delay_buff[4]_i_8_n_0\
    );
\sample_delay_buff[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(7),
      O => \sample_delay_buff[4]_i_9_n_0\
    );
\sample_delay_buff[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(10),
      O => \sample_delay_buff[8]_i_10_n_0\
    );
\sample_delay_buff[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(9),
      O => \sample_delay_buff[8]_i_11_n_0\
    );
\sample_delay_buff[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[8]_i_6_n_5\,
      I3 => sample_delay_buff0(11),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(11),
      O => \sample_delay_buff[8]_i_2_n_0\
    );
\sample_delay_buff[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[8]_i_6_n_6\,
      I3 => sample_delay_buff0(10),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(10),
      O => \sample_delay_buff[8]_i_3_n_0\
    );
\sample_delay_buff[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[8]_i_6_n_7\,
      I3 => sample_delay_buff0(9),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(9),
      O => \sample_delay_buff[8]_i_4_n_0\
    );
\sample_delay_buff[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE100000FE10"
    )
        port map (
      I0 => \counter[13]_i_2_n_0\,
      I1 => \flag0_carry__0_n_2\,
      I2 => \sample_delay_buff_reg[4]_i_6_n_4\,
      I3 => sample_delay_buff0(8),
      I4 => flag_reg_n_0,
      I5 => sample_delay_buff_reg(8),
      O => \sample_delay_buff[8]_i_5_n_0\
    );
\sample_delay_buff[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sample_delay_buff_reg__0\(12),
      O => \sample_delay_buff[8]_i_8_n_0\
    );
\sample_delay_buff[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_delay_buff_reg(11),
      O => \sample_delay_buff[8]_i_9_n_0\
    );
\sample_delay_buff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[0]_i_2_n_7\,
      Q => sample_delay_buff_reg(0),
      R => '0'
    );
\sample_delay_buff_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_delay_buff_reg[0]_i_10_n_0\,
      CO(2) => \sample_delay_buff_reg[0]_i_10_n_1\,
      CO(1) => \sample_delay_buff_reg[0]_i_10_n_2\,
      CO(0) => \sample_delay_buff_reg[0]_i_10_n_3\,
      CYINIT => sample_delay_buff_reg(0),
      DI(3 downto 0) => sample_delay_buff_reg(4 downto 1),
      O(3) => \sample_delay_buff_reg[0]_i_10_n_4\,
      O(2) => \sample_delay_buff_reg[0]_i_10_n_5\,
      O(1) => \sample_delay_buff_reg[0]_i_10_n_6\,
      O(0) => \sample_delay_buff_reg[0]_i_10_n_7\,
      S(3) => \sample_delay_buff[0]_i_12_n_0\,
      S(2) => \sample_delay_buff[0]_i_13_n_0\,
      S(1) => \sample_delay_buff[0]_i_14_n_0\,
      S(0) => \sample_delay_buff[0]_i_15_n_0\
    );
\sample_delay_buff_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_delay_buff_reg[0]_i_11_n_0\,
      CO(2) => \sample_delay_buff_reg[0]_i_11_n_1\,
      CO(1) => \sample_delay_buff_reg[0]_i_11_n_2\,
      CO(0) => \sample_delay_buff_reg[0]_i_11_n_3\,
      CYINIT => sample_delay_buff_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_delay_buff0(4 downto 1),
      S(3 downto 0) => sample_delay_buff_reg(4 downto 1)
    );
\sample_delay_buff_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_delay_buff_reg[0]_i_2_n_0\,
      CO(2) => \sample_delay_buff_reg[0]_i_2_n_1\,
      CO(1) => \sample_delay_buff_reg[0]_i_2_n_2\,
      CO(0) => \sample_delay_buff_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => flag_reg_n_0,
      O(3) => \sample_delay_buff_reg[0]_i_2_n_4\,
      O(2) => \sample_delay_buff_reg[0]_i_2_n_5\,
      O(1) => \sample_delay_buff_reg[0]_i_2_n_6\,
      O(0) => \sample_delay_buff_reg[0]_i_2_n_7\,
      S(3) => \sample_delay_buff[0]_i_6_n_0\,
      S(2) => \sample_delay_buff[0]_i_7_n_0\,
      S(1) => \sample_delay_buff[0]_i_8_n_0\,
      S(0) => \sample_delay_buff[0]_i_9_n_0\
    );
\sample_delay_buff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[8]_i_1_n_5\,
      Q => sample_delay_buff_reg(10),
      R => '0'
    );
\sample_delay_buff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[8]_i_1_n_4\,
      Q => sample_delay_buff_reg(11),
      R => '0'
    );
\sample_delay_buff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[12]_i_1_n_7\,
      Q => \sample_delay_buff_reg__0\(12),
      R => '0'
    );
\sample_delay_buff_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_delay_buff_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_sample_delay_buff_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sample_delay_buff_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \sample_delay_buff_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \sample_delay_buff[12]_i_2_n_0\
    );
\sample_delay_buff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[0]_i_2_n_6\,
      Q => sample_delay_buff_reg(1),
      R => '0'
    );
\sample_delay_buff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[0]_i_2_n_5\,
      Q => sample_delay_buff_reg(2),
      R => '0'
    );
\sample_delay_buff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[0]_i_2_n_4\,
      Q => sample_delay_buff_reg(3),
      R => '0'
    );
\sample_delay_buff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[4]_i_1_n_7\,
      Q => sample_delay_buff_reg(4),
      R => '0'
    );
\sample_delay_buff_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_delay_buff_reg[0]_i_2_n_0\,
      CO(3) => \sample_delay_buff_reg[4]_i_1_n_0\,
      CO(2) => \sample_delay_buff_reg[4]_i_1_n_1\,
      CO(1) => \sample_delay_buff_reg[4]_i_1_n_2\,
      CO(0) => \sample_delay_buff_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_delay_buff_reg[4]_i_1_n_4\,
      O(2) => \sample_delay_buff_reg[4]_i_1_n_5\,
      O(1) => \sample_delay_buff_reg[4]_i_1_n_6\,
      O(0) => \sample_delay_buff_reg[4]_i_1_n_7\,
      S(3) => \sample_delay_buff[4]_i_2_n_0\,
      S(2) => \sample_delay_buff[4]_i_3_n_0\,
      S(1) => \sample_delay_buff[4]_i_4_n_0\,
      S(0) => \sample_delay_buff[4]_i_5_n_0\
    );
\sample_delay_buff_reg[4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_delay_buff_reg[0]_i_10_n_0\,
      CO(3) => \sample_delay_buff_reg[4]_i_6_n_0\,
      CO(2) => \sample_delay_buff_reg[4]_i_6_n_1\,
      CO(1) => \sample_delay_buff_reg[4]_i_6_n_2\,
      CO(0) => \sample_delay_buff_reg[4]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sample_delay_buff_reg(8 downto 5),
      O(3) => \sample_delay_buff_reg[4]_i_6_n_4\,
      O(2) => \sample_delay_buff_reg[4]_i_6_n_5\,
      O(1) => \sample_delay_buff_reg[4]_i_6_n_6\,
      O(0) => \sample_delay_buff_reg[4]_i_6_n_7\,
      S(3) => \sample_delay_buff[4]_i_8_n_0\,
      S(2) => \sample_delay_buff[4]_i_9_n_0\,
      S(1) => \sample_delay_buff[4]_i_10_n_0\,
      S(0) => \sample_delay_buff[4]_i_11_n_0\
    );
\sample_delay_buff_reg[4]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_delay_buff_reg[0]_i_11_n_0\,
      CO(3) => \sample_delay_buff_reg[4]_i_7_n_0\,
      CO(2) => \sample_delay_buff_reg[4]_i_7_n_1\,
      CO(1) => \sample_delay_buff_reg[4]_i_7_n_2\,
      CO(0) => \sample_delay_buff_reg[4]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_delay_buff0(8 downto 5),
      S(3 downto 0) => sample_delay_buff_reg(8 downto 5)
    );
\sample_delay_buff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[4]_i_1_n_6\,
      Q => sample_delay_buff_reg(5),
      R => '0'
    );
\sample_delay_buff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[4]_i_1_n_5\,
      Q => sample_delay_buff_reg(6),
      R => '0'
    );
\sample_delay_buff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[4]_i_1_n_4\,
      Q => sample_delay_buff_reg(7),
      R => '0'
    );
\sample_delay_buff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[8]_i_1_n_7\,
      Q => sample_delay_buff_reg(8),
      R => '0'
    );
\sample_delay_buff_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_delay_buff_reg[4]_i_1_n_0\,
      CO(3) => \sample_delay_buff_reg[8]_i_1_n_0\,
      CO(2) => \sample_delay_buff_reg[8]_i_1_n_1\,
      CO(1) => \sample_delay_buff_reg[8]_i_1_n_2\,
      CO(0) => \sample_delay_buff_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_delay_buff_reg[8]_i_1_n_4\,
      O(2) => \sample_delay_buff_reg[8]_i_1_n_5\,
      O(1) => \sample_delay_buff_reg[8]_i_1_n_6\,
      O(0) => \sample_delay_buff_reg[8]_i_1_n_7\,
      S(3) => \sample_delay_buff[8]_i_2_n_0\,
      S(2) => \sample_delay_buff[8]_i_3_n_0\,
      S(1) => \sample_delay_buff[8]_i_4_n_0\,
      S(0) => \sample_delay_buff[8]_i_5_n_0\
    );
\sample_delay_buff_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_delay_buff_reg[4]_i_6_n_0\,
      CO(3) => \NLW_sample_delay_buff_reg[8]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \sample_delay_buff_reg[8]_i_6_n_1\,
      CO(1) => \sample_delay_buff_reg[8]_i_6_n_2\,
      CO(0) => \sample_delay_buff_reg[8]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sample_delay_buff_reg(11 downto 9),
      O(3) => \sample_delay_buff_reg[8]_i_6_n_4\,
      O(2) => \sample_delay_buff_reg[8]_i_6_n_5\,
      O(1) => \sample_delay_buff_reg[8]_i_6_n_6\,
      O(0) => \sample_delay_buff_reg[8]_i_6_n_7\,
      S(3) => \sample_delay_buff[8]_i_8_n_0\,
      S(2) => \sample_delay_buff[8]_i_9_n_0\,
      S(1) => \sample_delay_buff[8]_i_10_n_0\,
      S(0) => \sample_delay_buff[8]_i_11_n_0\
    );
\sample_delay_buff_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_delay_buff_reg[4]_i_7_n_0\,
      CO(3) => \NLW_sample_delay_buff_reg[8]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \sample_delay_buff_reg[8]_i_7_n_1\,
      CO(1) => \sample_delay_buff_reg[8]_i_7_n_2\,
      CO(0) => \sample_delay_buff_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sample_delay_buff0(12 downto 9),
      S(3) => \sample_delay_buff_reg__0\(12),
      S(2 downto 0) => sample_delay_buff_reg(11 downto 9)
    );
\sample_delay_buff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ws_in,
      CE => \sample_delay_buff[0]_i_1_n_0\,
      D => \sample_delay_buff_reg[8]_i_1_n_6\,
      Q => sample_delay_buff_reg(9),
      R => '0'
    );
\sample_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(0),
      Q => sample_delay(0),
      R => '0'
    );
\sample_delay_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(10),
      Q => sample_delay(10),
      R => '0'
    );
\sample_delay_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(11),
      Q => sample_delay(11),
      R => '0'
    );
\sample_delay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(1),
      Q => sample_delay(1),
      R => '0'
    );
\sample_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(2),
      Q => sample_delay(2),
      R => '0'
    );
\sample_delay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(3),
      Q => sample_delay(3),
      R => '0'
    );
\sample_delay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(4),
      Q => sample_delay(4),
      R => '0'
    );
\sample_delay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(5),
      Q => sample_delay(5),
      R => '0'
    );
\sample_delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(6),
      Q => sample_delay(6),
      R => '0'
    );
\sample_delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(7),
      Q => sample_delay(7),
      R => '0'
    );
\sample_delay_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(8),
      Q => sample_delay(8),
      R => '0'
    );
\sample_delay_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ws_in,
      CE => '1',
      D => sample_delay_buff_reg(9),
      Q => sample_delay(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    sample_delay : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ws_in : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "chorus_channel_inst_0_chorus_LFO_0_0,chorus_LFO,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "chorus_LFO,Vivado 2022.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_chorus_LFO
     port map (
      sample_delay(11 downto 0) => sample_delay(11 downto 0),
      ws_in => ws_in
    );
end STRUCTURE;
