Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 14 15:11:33 2019
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ethernet_port_timing_summary_routed.rpt -rpx ethernet_port_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_port
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.685       -5.514                      7                 8815        0.056        0.000                      0                 8815        1.100        0.000                       0                  3380  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
rgmii_rxc           {0.000 4.000}        8.000           125.000         
sys_clk_p           {0.000 2.500}        5.000           200.000         
  clk_out1_clk_ref  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_ref  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_ref  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rgmii_rxc                 1.654        0.000                      0                 5495        0.056        0.000                      0                 5495        3.146        0.000                       0                  3215  
sys_clk_p                                                                                                                                                             1.100        0.000                       0                     1  
  clk_out1_clk_ref        1.551        0.000                      0                   32        0.266        0.000                      0                   32        2.000        0.000                       0                    32  
  clk_out2_clk_ref       16.640        0.000                      0                  171        0.155        0.000                      0                  171        9.146        0.000                       0                   129  
  clkfbout_clk_ref                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_ref  rgmii_rxc              -1.685       -5.514                      7                    7        1.669        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_ref   clk_out2_clk_ref         1.965        0.000                      0                   74        0.179        0.000                      0                   74  
**async_default**  clk_out2_clk_ref   clk_out2_clk_ref        17.389        0.000                      0                   51        0.747        0.000                      0                   51  
**async_default**  rgmii_rxc          rgmii_rxc                1.587        0.000                      0                 2989        0.287        0.000                      0                 2989  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.920ns (30.658%)  route 4.343ns (69.342%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.486     4.830    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X21Y129        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.348     5.178 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=58, routed)          3.852     9.030    u1/mac_test0/mac_top0/icmp0/mac_rx_dataout[3]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.242     9.272 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[3]_i_3/O
                         net (fo=1, routed)           0.000     9.272    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.586 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.586    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.686 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.686    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.786 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.786    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.886 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.886    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.986 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.986    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.086 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.186 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.186    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.364 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.491    10.855    u1/mac_test0/mac_top0/icmp0/checksum_adder_return[28]
    SLICE_X44Y111        LUT4 (Prop_lut4_I3_O)        0.238    11.093 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[28]_i_1/O
                         net (fo=1, routed)           0.000    11.093    u1/mac_test0/mac_top0/icmp0/checksum_tmp[28]_i_1_n_0
    SLICE_X44Y111        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.300    12.481    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X44Y111        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/C
                         clock pessimism              0.229    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)        0.072    12.747    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.016ns (32.347%)  route 4.216ns (67.653%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.486     4.830    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X21Y129        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.348     5.178 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=58, routed)          3.852     9.030    u1/mac_test0/mac_top0/icmp0/mac_rx_dataout[3]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.242     9.272 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[3]_i_3/O
                         net (fo=1, routed)           0.000     9.272    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.586 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.586    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.686 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.686    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.786 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.786    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.886 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.886    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.986 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.986    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.086 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.186 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.186    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.448 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.365    10.812    u1/mac_test0/mac_top0/icmp0/checksum_adder_return[31]
    SLICE_X44Y111        LUT4 (Prop_lut4_I1_O)        0.250    11.062 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2/O
                         net (fo=1, routed)           0.000    11.062    u1/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2_n_0
    SLICE_X44Y111        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.300    12.481    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X44Y111        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.229    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)        0.074    12.749    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 2.370ns (37.595%)  route 3.934ns (62.405%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 12.570 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.485     4.829    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X22Y130        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDCE (Prop_fdce_C_Q)         0.433     5.262 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/Q
                         net (fo=58, routed)          3.403     8.665    u1/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[1]
    SLICE_X21Y99         LUT2 (Prop_lut2_I0_O)        0.105     8.770 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[11]_i_12/O
                         net (fo=1, routed)           0.000     8.770    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[11]_i_12_n_0
    SLICE_X21Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.102 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.103    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[11]_i_10_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.368 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.530     9.898    u1/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[6][1]
    SLICE_X20Y100        LUT5 (Prop_lut5_I3_O)        0.250    10.148 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_9/O
                         net (fo=1, routed)           0.000    10.148    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_9_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.571 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.671 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.771 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.771    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1_n_0
    SLICE_X20Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.871 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.871    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1_n_0
    SLICE_X20Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.133 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.133    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2_n_4
    SLICE_X20Y104        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.389    12.570    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X20Y104        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]/C
                         clock pessimism              0.229    12.799    
                         clock uncertainty           -0.035    12.764    
    SLICE_X20Y104        FDCE (Setup_fdce_C_D)        0.101    12.865    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.365ns (37.546%)  route 3.934ns (62.454%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 12.570 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.485     4.829    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X22Y130        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDCE (Prop_fdce_C_Q)         0.433     5.262 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/Q
                         net (fo=58, routed)          3.403     8.665    u1/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[1]
    SLICE_X21Y99         LUT2 (Prop_lut2_I0_O)        0.105     8.770 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[11]_i_12/O
                         net (fo=1, routed)           0.000     8.770    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[11]_i_12_n_0
    SLICE_X21Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.102 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.103    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[11]_i_10_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.368 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.530     9.898    u1/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[6][1]
    SLICE_X20Y100        LUT5 (Prop_lut5_I3_O)        0.250    10.148 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_9/O
                         net (fo=1, routed)           0.000    10.148    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_9_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.571 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.671 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.771 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.771    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1_n_0
    SLICE_X20Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.871 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.871    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1_n_0
    SLICE_X20Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.128 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.128    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2_n_6
    SLICE_X20Y104        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.389    12.570    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X20Y104        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]/C
                         clock pessimism              0.229    12.799    
                         clock uncertainty           -0.035    12.764    
    SLICE_X20Y104        FDCE (Setup_fdce_C_D)        0.101    12.865    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[29]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.772ns (13.457%)  route 4.965ns (86.543%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 12.655 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 f  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 r  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.049    10.006    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.267    10.273 r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.365    10.639    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X2Y17         RAMB36E1                                     r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.474    12.655    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y17         RAMB36E1                                     r  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.169    12.824    
                         clock uncertainty           -0.035    12.788    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    12.401    u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.916ns (31.244%)  route 4.216ns (68.756%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.486     4.830    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X21Y129        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.348     5.178 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=58, routed)          3.852     9.030    u1/mac_test0/mac_top0/icmp0/mac_rx_dataout[3]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.242     9.272 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[3]_i_3/O
                         net (fo=1, routed)           0.000     9.272    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.586 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.586    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.686 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.686    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.786 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.786    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.886 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.886    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.986 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.986    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.086 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.348 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.365    10.712    u1/mac_test0/mac_top0/icmp0/checksum_adder_return[27]
    SLICE_X44Y110        LUT4 (Prop_lut4_I3_O)        0.250    10.962 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[27]_i_1/O
                         net (fo=1, routed)           0.000    10.962    u1/mac_test0/mac_top0/icmp0/checksum_tmp[27]_i_1_n_0
    SLICE_X44Y110        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.301    12.482    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X44Y110        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]/C
                         clock pessimism              0.229    12.711    
                         clock uncertainty           -0.035    12.676    
    SLICE_X44Y110        FDCE (Setup_fdce_C_D)        0.074    12.750    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 2.307ns (36.965%)  route 3.934ns (63.035%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 12.570 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.485     4.829    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X22Y130        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDCE (Prop_fdce_C_Q)         0.433     5.262 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/Q
                         net (fo=58, routed)          3.403     8.665    u1/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[1]
    SLICE_X21Y99         LUT2 (Prop_lut2_I0_O)        0.105     8.770 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[11]_i_12/O
                         net (fo=1, routed)           0.000     8.770    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[11]_i_12_n_0
    SLICE_X21Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.102 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.103    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[11]_i_10_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.368 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.530     9.898    u1/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[6][1]
    SLICE_X20Y100        LUT5 (Prop_lut5_I3_O)        0.250    10.148 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_9/O
                         net (fo=1, routed)           0.000    10.148    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_9_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.571 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.671 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.771 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.771    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1_n_0
    SLICE_X20Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.871 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.871    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1_n_0
    SLICE_X20Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.070 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.070    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2_n_5
    SLICE_X20Y104        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.389    12.570    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X20Y104        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]/C
                         clock pessimism              0.229    12.799    
                         clock uncertainty           -0.035    12.764    
    SLICE_X20Y104        FDCE (Setup_fdce_C_D)        0.101    12.865    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[30]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.505ns (8.903%)  route 5.167ns (91.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 12.740 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 f  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 r  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.617    10.574    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/srst
    RAMB18_X1Y32         RAMB18E1                                     r  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.559    12.740    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y32         RAMB18E1                                     r  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.169    12.909    
                         clock uncertainty           -0.035    12.873    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.494    12.379    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 2.006ns (32.835%)  route 4.103ns (67.165%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.486     4.830    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X21Y129        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.348     5.178 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=58, routed)          3.852     9.030    u1/mac_test0/mac_top0/icmp0/mac_rx_dataout[3]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.242     9.272 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[3]_i_3/O
                         net (fo=1, routed)           0.000     9.272    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.586 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.586    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.686 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.686    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.786 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.786    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.886 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.886    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.986 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.986    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.086 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.186 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.186    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.443 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.251    10.694    u1/mac_test0/mac_top0/icmp0/checksum_adder_return[29]
    SLICE_X44Y111        LUT4 (Prop_lut4_I3_O)        0.245    10.939 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[29]_i_1/O
                         net (fo=1, routed)           0.000    10.939    u1/mac_test0/mac_top0/icmp0/checksum_tmp[29]_i_1_n_0
    SLICE_X44Y111        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.300    12.481    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X44Y111        FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/C
                         clock pessimism              0.229    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)        0.076    12.751    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 2.286ns (36.752%)  route 3.934ns (63.248%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 12.570 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.485     4.829    u1/mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X22Y130        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDCE (Prop_fdce_C_Q)         0.433     5.262 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[1]/Q
                         net (fo=58, routed)          3.403     8.665    u1/mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[31]_0[1]
    SLICE_X21Y99         LUT2 (Prop_lut2_I0_O)        0.105     8.770 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[11]_i_12/O
                         net (fo=1, routed)           0.000     8.770    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5[11]_i_12_n_0
    SLICE_X21Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.102 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.103    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[11]_i_10_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.368 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp5_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.530     9.898    u1/mac_test0/mac_top0/mac_rx0/udp0/mac_rx_data_d2_reg[6][1]
    SLICE_X20Y100        LUT5 (Prop_lut5_I3_O)        0.250    10.148 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_9/O
                         net (fo=1, routed)           0.000    10.148    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5[15]_i_9_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.571 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[15]_i_1_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.671 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[19]_i_1_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.771 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.771    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[23]_i_1_n_0
    SLICE_X20Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.871 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.871    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[27]_i_1_n_0
    SLICE_X20Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.049 r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.049    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[31]_i_2_n_7
    SLICE_X20Y104        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.389    12.570    u1/mac_test0/mac_top0/mac_rx0/udp0/gmii_rx_clk
    SLICE_X20Y104        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]/C
                         clock pessimism              0.229    12.799    
                         clock uncertainty           -0.035    12.764    
    SLICE_X20Y104        FDCE (Setup_fdce_C_D)        0.101    12.865    u1/mac_test0/mac_top0/mac_rx0/udp0/checksum_tmp5_reg[28]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  1.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/gmii_txd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.230%)  route 0.289ns (63.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.655     1.644    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X6Y100         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.164     1.808 r  u1/mac_test0/mac_top0/mac_tx0/mac0/mac_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.289     2.096    u1/mac_test0/gmii_txd_tmp[6]
    SLICE_X6Y96          FDCE                                         r  u1/mac_test0/gmii_txd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.998     2.237    u1/mac_test0/gmii_tx_clk
    SLICE_X6Y96          FDCE                                         r  u1/mac_test0/gmii_txd_reg[6]/C
                         clock pessimism             -0.256     1.982    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.059     2.041    u1/mac_test0/gmii_txd_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.684     1.673    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y79          FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.837 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[1]/Q
                         net (fo=2, routed)           0.113     1.950    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.999     2.239    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.728    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.883    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.763%)  route 0.115ns (41.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.684     1.673    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y79          FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.837 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[3]/Q
                         net (fo=2, routed)           0.115     1.952    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.999     2.239    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.728    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.883    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.686     1.675    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y81          FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.164     1.839 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[9]/Q
                         net (fo=2, routed)           0.113     1.952    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.999     2.239    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.728    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.883    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.826%)  route 0.115ns (41.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.685     1.674    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y80          FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164     1.838 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/Q
                         net (fo=2, routed)           0.115     1.953    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.999     2.239    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.728    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.883    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.826%)  route 0.115ns (41.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.685     1.674    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y80          FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164     1.838 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/Q
                         net (fo=2, routed)           0.115     1.953    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.999     2.239    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.728    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.883    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.826%)  route 0.115ns (41.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.685     1.674    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y80          FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164     1.838 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/Q
                         net (fo=2, routed)           0.115     1.953    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.999     2.239    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.728    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.883    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.826%)  route 0.115ns (41.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.685     1.674    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X8Y80          FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164     1.838 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/Q
                         net (fo=2, routed)           0.115     1.953    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.999     2.239    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.728    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.883    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.631%)  route 0.168ns (54.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.685     1.674    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y80          FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.141     1.815 r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.168     1.983    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[4][2]
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.001     2.241    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.511     1.730    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.913    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.932%)  route 0.146ns (47.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.652     1.641    u1/mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X42Y96         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.164     1.805 r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[4]/Q
                         net (fo=1, routed)           0.146     1.951    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X2Y38         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.965     2.205    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.509     1.696    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.879    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y54  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y54  u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y32  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y32  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y32  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y32  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y38  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y38  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y17  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y17  u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y86   u1/arbi_inst/tx_buffer_inst/tx_en_d0_reg_srl2_tx_en_d0_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y86   u1/arbi_inst/tx_buffer_inst/tx_en_d0_reg_srl2_tx_en_d0_reg_c/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y90   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y90   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y90   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y90   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y90   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y90   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y90   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X1Y91   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y86   u1/arbi_inst/tx_buffer_inst/tx_en_d0_reg_srl2_tx_en_d0_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y86   u1/arbi_inst/tx_buffer_inst/tx_en_d0_reg_srl2_tx_en_d0_reg_c/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y130  u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y130  u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y130  u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y130  u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X2Y130  u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X2Y130  u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y90   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y90   u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ref
  To Clock:  clk_out1_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        1.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.797ns (26.418%)  route 2.220ns (73.582%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 3.389 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    -1.210    u1/reset_m0/sys_clk
    SLICE_X0Y126         FDRE                                         r  u1/reset_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.348    -0.862 r  u1/reset_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.615    -0.247    u1/reset_m0/cnt_reg_n_0_[13]
    SLICE_X0Y126         LUT4 (Prop_lut4_I0_O)        0.239    -0.008 r  u1/reset_m0/cnt[27]_i_8/O
                         net (fo=1, routed)           0.445     0.437    u1/reset_m0/cnt[27]_i_8_n_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.105     0.542 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.759     1.301    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X0Y129         LUT3 (Prop_lut3_I1_O)        0.105     1.406 r  u1/reset_m0/cnt[27]_i_1/O
                         net (fo=2, routed)           0.401     1.807    u1/reset_m0/cnt[27]_i_1_n_0
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.451     3.389    u1/reset_m0/sys_clk
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[26]/C
                         clock pessimism              0.381     3.770    
                         clock uncertainty           -0.060     3.709    
    SLICE_X1Y129         FDRE (Setup_fdre_C_R)       -0.352     3.357    u1/reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.797ns (26.418%)  route 2.220ns (73.582%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 3.389 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    -1.210    u1/reset_m0/sys_clk
    SLICE_X0Y126         FDRE                                         r  u1/reset_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.348    -0.862 r  u1/reset_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.615    -0.247    u1/reset_m0/cnt_reg_n_0_[13]
    SLICE_X0Y126         LUT4 (Prop_lut4_I0_O)        0.239    -0.008 r  u1/reset_m0/cnt[27]_i_8/O
                         net (fo=1, routed)           0.445     0.437    u1/reset_m0/cnt[27]_i_8_n_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.105     0.542 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.759     1.301    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X0Y129         LUT3 (Prop_lut3_I1_O)        0.105     1.406 r  u1/reset_m0/cnt[27]_i_1/O
                         net (fo=2, routed)           0.401     1.807    u1/reset_m0/cnt[27]_i_1_n_0
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.451     3.389    u1/reset_m0/sys_clk
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[27]/C
                         clock pessimism              0.381     3.770    
                         clock uncertainty           -0.060     3.709    
    SLICE_X1Y129         FDRE (Setup_fdre_C_R)       -0.352     3.357    u1/reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.960ns (61.006%)  route 1.253ns (38.994%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 3.387 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.550    -1.211    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.348    -0.863 r  u1/reset_m0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.481    -0.382    u1/reset_m0/cnt_reg_n_0_[1]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.300 r  u1/reset_m0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.300    u1/reset_m0/cnt0_carry_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.398 r  u1/reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     0.406    u1/reset_m0/cnt0_carry__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  u1/reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.504    u1/reset_m0/cnt0_carry__1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  u1/reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.602    u1/reset_m0/cnt0_carry__2_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  u1/reset_m0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.700    u1/reset_m0/cnt0_carry__3_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  u1/reset_m0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.798    u1/reset_m0/cnt0_carry__4_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     0.978 r  u1/reset_m0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.764     1.742    u1/reset_m0/p_1_in[25]
    SLICE_X2Y128         LUT3 (Prop_lut3_I0_O)        0.260     2.002 r  u1/reset_m0/cnt[25]_i_2/O
                         net (fo=1, routed)           0.000     2.002    u1/reset_m0/cnt[25]_i_2_n_0
    SLICE_X2Y128         FDRE                                         r  u1/reset_m0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.449     3.387    u1/reset_m0/sys_clk
    SLICE_X2Y128         FDRE                                         r  u1/reset_m0/cnt_reg[25]/C
                         clock pessimism              0.367     3.754    
                         clock uncertainty           -0.060     3.693    
    SLICE_X2Y128         FDRE (Setup_fdre_C_D)        0.106     3.799    u1/reset_m0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 1.692ns (54.222%)  route 1.429ns (45.778%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 3.385 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.550    -1.211    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.348    -0.863 r  u1/reset_m0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.481    -0.382    u1/reset_m0/cnt_reg_n_0_[1]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.300 r  u1/reset_m0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.300    u1/reset_m0/cnt0_carry_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.398 r  u1/reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     0.406    u1/reset_m0/cnt0_carry__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  u1/reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.504    u1/reset_m0/cnt0_carry__1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.704 r  u1/reset_m0/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.939     1.643    u1/reset_m0/p_1_in[15]
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.266     1.909 r  u1/reset_m0/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.909    u1/reset_m0/cnt[15]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  u1/reset_m0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.447     3.385    u1/reset_m0/sys_clk
    SLICE_X0Y126         FDRE                                         r  u1/reset_m0/cnt_reg[15]/C
                         clock pessimism              0.367     3.752    
                         clock uncertainty           -0.060     3.691    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.069     3.760    u1/reset_m0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          3.760    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 1.871ns (60.225%)  route 1.236ns (39.775%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 3.387 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.550    -1.211    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.348    -0.863 r  u1/reset_m0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.481    -0.382    u1/reset_m0/cnt_reg_n_0_[1]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.300 r  u1/reset_m0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.300    u1/reset_m0/cnt0_carry_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.398 r  u1/reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     0.406    u1/reset_m0/cnt0_carry__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  u1/reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.504    u1/reset_m0/cnt0_carry__1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  u1/reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.602    u1/reset_m0/cnt0_carry__2_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  u1/reset_m0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.700    u1/reset_m0/cnt0_carry__3_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     0.880 r  u1/reset_m0/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.746     1.627    u1/reset_m0/p_1_in[21]
    SLICE_X2Y128         LUT3 (Prop_lut3_I0_O)        0.269     1.896 r  u1/reset_m0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     1.896    u1/reset_m0/cnt[21]_i_1_n_0
    SLICE_X2Y128         FDRE                                         r  u1/reset_m0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.449     3.387    u1/reset_m0/sys_clk
    SLICE_X2Y128         FDRE                                         r  u1/reset_m0/cnt_reg[21]/C
                         clock pessimism              0.367     3.754    
                         clock uncertainty           -0.060     3.693    
    SLICE_X2Y128         FDRE (Setup_fdre_C_D)        0.106     3.799    u1/reset_m0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 1.962ns (63.566%)  route 1.125ns (36.434%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 3.387 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.550    -1.211    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.348    -0.863 r  u1/reset_m0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.481    -0.382    u1/reset_m0/cnt_reg_n_0_[1]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.300 r  u1/reset_m0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.300    u1/reset_m0/cnt0_carry_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.398 r  u1/reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     0.406    u1/reset_m0/cnt0_carry__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  u1/reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.504    u1/reset_m0/cnt0_carry__1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  u1/reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.602    u1/reset_m0/cnt0_carry__2_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  u1/reset_m0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.700    u1/reset_m0/cnt0_carry__3_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     0.960 r  u1/reset_m0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.635     1.595    u1/reset_m0/p_1_in[24]
    SLICE_X2Y128         LUT3 (Prop_lut3_I0_O)        0.280     1.875 r  u1/reset_m0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     1.875    u1/reset_m0/cnt[24]_i_1_n_0
    SLICE_X2Y128         FDRE                                         r  u1/reset_m0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.449     3.387    u1/reset_m0/sys_clk
    SLICE_X2Y128         FDRE                                         r  u1/reset_m0/cnt_reg[24]/C
                         clock pessimism              0.367     3.754    
                         clock uncertainty           -0.060     3.693    
    SLICE_X2Y128         FDRE (Setup_fdre_C_D)        0.106     3.799    u1/reset_m0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 1.841ns (61.551%)  route 1.150ns (38.449%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 3.387 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.550    -1.211    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.348    -0.863 r  u1/reset_m0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.481    -0.382    u1/reset_m0/cnt_reg_n_0_[1]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.300 r  u1/reset_m0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.300    u1/reset_m0/cnt0_carry_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.398 r  u1/reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     0.406    u1/reset_m0/cnt0_carry__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  u1/reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.504    u1/reset_m0/cnt0_carry__1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  u1/reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.602    u1/reset_m0/cnt0_carry__2_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     0.862 r  u1/reset_m0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.661     1.523    u1/reset_m0/p_1_in[20]
    SLICE_X0Y128         LUT3 (Prop_lut3_I0_O)        0.257     1.780 r  u1/reset_m0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.780    u1/reset_m0/cnt[20]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u1/reset_m0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.449     3.387    u1/reset_m0/sys_clk
    SLICE_X0Y128         FDRE                                         r  u1/reset_m0/cnt_reg[20]/C
                         clock pessimism              0.367     3.754    
                         clock uncertainty           -0.060     3.693    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.032     3.725    u1/reset_m0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          3.725    
                         arrival time                          -1.780    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 1.957ns (66.114%)  route 1.003ns (33.886%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 3.387 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.550    -1.211    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.348    -0.863 r  u1/reset_m0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.481    -0.382    u1/reset_m0/cnt_reg_n_0_[1]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.300 r  u1/reset_m0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.300    u1/reset_m0/cnt0_carry_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.398 r  u1/reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     0.406    u1/reset_m0/cnt0_carry__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  u1/reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.504    u1/reset_m0/cnt0_carry__1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  u1/reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.602    u1/reset_m0/cnt0_carry__2_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  u1/reset_m0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.700    u1/reset_m0/cnt0_carry__3_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.965 r  u1/reset_m0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.514     1.479    u1/reset_m0/p_1_in[22]
    SLICE_X0Y128         LUT3 (Prop_lut3_I0_O)        0.270     1.749 r  u1/reset_m0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     1.749    u1/reset_m0/cnt[22]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u1/reset_m0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.449     3.387    u1/reset_m0/sys_clk
    SLICE_X0Y128         FDRE                                         r  u1/reset_m0/cnt_reg[22]/C
                         clock pessimism              0.367     3.754    
                         clock uncertainty           -0.060     3.693    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.069     3.762    u1/reset_m0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          3.762    
                         arrival time                          -1.749    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 1.741ns (59.845%)  route 1.168ns (40.155%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 3.387 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.550    -1.211    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.348    -0.863 r  u1/reset_m0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.481    -0.382    u1/reset_m0/cnt_reg_n_0_[1]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.300 r  u1/reset_m0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.300    u1/reset_m0/cnt0_carry_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.398 r  u1/reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.008     0.406    u1/reset_m0/cnt0_carry__0_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  u1/reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.504    u1/reset_m0/cnt0_carry__1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.769 r  u1/reset_m0/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.679     1.448    u1/reset_m0/p_1_in[14]
    SLICE_X0Y128         LUT3 (Prop_lut3_I0_O)        0.250     1.698 r  u1/reset_m0/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     1.698    u1/reset_m0/cnt[14]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u1/reset_m0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.449     3.387    u1/reset_m0/sys_clk
    SLICE_X0Y128         FDRE                                         r  u1/reset_m0/cnt_reg[14]/C
                         clock pessimism              0.367     3.754    
                         clock uncertainty           -0.060     3.693    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.030     3.723    u1/reset_m0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/rst_n_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.797ns (28.298%)  route 2.019ns (71.702%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 3.385 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    -1.210    u1/reset_m0/sys_clk
    SLICE_X0Y126         FDRE                                         r  u1/reset_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.348    -0.862 r  u1/reset_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.615    -0.247    u1/reset_m0/cnt_reg_n_0_[13]
    SLICE_X0Y126         LUT4 (Prop_lut4_I0_O)        0.239    -0.008 r  u1/reset_m0/cnt[27]_i_8/O
                         net (fo=1, routed)           0.445     0.437    u1/reset_m0/cnt[27]_i_8_n_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.105     0.542 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.560     1.102    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.105     1.207 r  u1/reset_m0/rst_n_reg_i_1/O
                         net (fo=2, routed)           0.399     1.606    u1/reset_m0/rst_n_reg_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.408 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.861    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.938 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.447     3.385    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg_lopt_replica/C
                         clock pessimism              0.367     3.752    
                         clock uncertainty           -0.060     3.691    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.059     3.632    u1/reset_m0/rst_n_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          3.632    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  2.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.646    -0.537    u1/reset_m0/sys_clk
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/reset_m0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.278    u1/reset_m0/cnt_reg_n_0_[27]
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.167 r  u1/reset_m0/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.167    u1/reset_m0/p_1_in[27]
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.918    -0.936    u1/reset_m0/sys_clk
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[27]/C
                         clock pessimism              0.399    -0.537    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.105    -0.432    u1/reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.185%)  route 0.177ns (48.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.541    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  u1/reset_m0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.177    -0.223    u1/reset_m0/cnt_reg_n_0_[0]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.045    -0.178 r  u1/reset_m0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    u1/reset_m0/cnt[0]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.913    -0.941    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[0]/C
                         clock pessimism              0.400    -0.541    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.091    -0.450    u1/reset_m0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.251ns (59.221%)  route 0.173ns (40.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.646    -0.537    u1/reset_m0/sys_clk
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u1/reset_m0/cnt_reg[26]/Q
                         net (fo=2, routed)           0.173    -0.223    u1/reset_m0/cnt_reg_n_0_[26]
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.113 r  u1/reset_m0/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.113    u1/reset_m0/p_1_in[26]
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.918    -0.936    u1/reset_m0/sys_clk
    SLICE_X1Y129         FDRE                                         r  u1/reset_m0/cnt_reg[26]/C
                         clock pessimism              0.399    -0.537    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.105    -0.432    u1/reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.360ns (61.961%)  route 0.221ns (38.039%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.541    u1/reset_m0/sys_clk
    SLICE_X0Y124         FDRE                                         r  u1/reset_m0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u1/reset_m0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.338    u1/reset_m0/cnt_reg_n_0_[7]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.227 r  u1/reset_m0/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.159    -0.068    u1/reset_m0/p_1_in[7]
    SLICE_X0Y124         LUT3 (Prop_lut3_I0_O)        0.108     0.040 r  u1/reset_m0/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.040    u1/reset_m0/cnt[7]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  u1/reset_m0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.913    -0.941    u1/reset_m0/sys_clk
    SLICE_X0Y124         FDRE                                         r  u1/reset_m0/cnt_reg[7]/C
                         clock pessimism              0.400    -0.541    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.092    -0.449    u1/reset_m0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.235ns (38.065%)  route 0.382ns (61.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.541    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u1/reset_m0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.184    u1/reset_m0/cnt_reg_n_0_[4]
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.166     0.027    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X3Y124         LUT3 (Prop_lut3_I2_O)        0.049     0.076 r  u1/reset_m0/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.076    u1/reset_m0/cnt[3]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.913    -0.941    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[3]/C
                         clock pessimism              0.400    -0.541    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.107    -0.434    u1/reset_m0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.234ns (36.656%)  route 0.404ns (63.344%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.541    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u1/reset_m0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.184    u1/reset_m0/cnt_reg_n_0_[4]
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.188     0.049    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X0Y124         LUT3 (Prop_lut3_I2_O)        0.048     0.097 r  u1/reset_m0/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.097    u1/reset_m0/cnt[9]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  u1/reset_m0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.913    -0.941    u1/reset_m0/sys_clk
    SLICE_X0Y124         FDRE                                         r  u1/reset_m0/cnt_reg[9]/C
                         clock pessimism              0.413    -0.528    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.107    -0.421    u1/reset_m0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.231ns (37.661%)  route 0.382ns (62.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.541    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u1/reset_m0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.184    u1/reset_m0/cnt_reg_n_0_[4]
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.166     0.027    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X3Y124         LUT3 (Prop_lut3_I2_O)        0.045     0.072 r  u1/reset_m0/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.072    u1/reset_m0/cnt[2]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.913    -0.941    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[2]/C
                         clock pessimism              0.400    -0.541    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.092    -0.449    u1/reset_m0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.235ns (36.502%)  route 0.409ns (63.498%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.541    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u1/reset_m0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.184    u1/reset_m0/cnt_reg_n_0_[4]
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.193     0.054    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X0Y124         LUT3 (Prop_lut3_I2_O)        0.049     0.103 r  u1/reset_m0/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.103    u1/reset_m0/cnt[8]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  u1/reset_m0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.913    -0.941    u1/reset_m0/sys_clk
    SLICE_X0Y124         FDRE                                         r  u1/reset_m0/cnt_reg[8]/C
                         clock pessimism              0.413    -0.528    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.107    -0.421    u1/reset_m0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.237ns (37.389%)  route 0.397ns (62.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.541    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u1/reset_m0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.184    u1/reset_m0/cnt_reg_n_0_[4]
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.181     0.042    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X3Y124         LUT3 (Prop_lut3_I2_O)        0.051     0.093 r  u1/reset_m0/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.093    u1/reset_m0/cnt[5]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.913    -0.941    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[5]/C
                         clock pessimism              0.400    -0.541    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.107    -0.434    u1/reset_m0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 u1/reset_m0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/reset_m0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.231ns (36.357%)  route 0.404ns (63.643%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.541    u1/reset_m0/sys_clk
    SLICE_X3Y124         FDRE                                         r  u1/reset_m0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u1/reset_m0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.184    u1/reset_m0/cnt_reg_n_0_[4]
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.188     0.049    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X0Y124         LUT3 (Prop_lut3_I2_O)        0.045     0.094 r  u1/reset_m0/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.094    u1/reset_m0/cnt[6]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  u1/reset_m0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.913    -0.941    u1/reset_m0/sys_clk
    SLICE_X0Y124         FDRE                                         r  u1/reset_m0/cnt_reg[6]/C
                         clock pessimism              0.413    -0.528    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.091    -0.437    u1/reset_m0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.531    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { refclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    refclk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y124     u1/reset_m0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y128     u1/reset_m0/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y128     u1/reset_m0/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y126     u1/reset_m0/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y128     u1/reset_m0/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y128     u1/reset_m0/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y128     u1/reset_m0/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y124     u1/reset_m0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y124     u1/reset_m0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y124     u1/reset_m0/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y124     u1/reset_m0/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y124     u1/reset_m0/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y124     u1/reset_m0/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y124     u1/reset_m0/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y124     u1/reset_m0/cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y124     u1/reset_m0/cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y124     u1/reset_m0/cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_ref
  To Clock:  clk_out2_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack       16.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.640ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdc_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.715ns (51.708%)  route 1.602ns (48.292%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 18.393 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.560    -1.201    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.348    -0.853 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.823    -0.030    u1/smi_config_inst/smi_inst/mdc_cnt_reg_n_0_[1]
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.665     0.635 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.635    u1/smi_config_inst/smi_inst/mdc_cnt_reg[4]_i_2_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.735 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.735    u1/smi_config_inst/smi_inst/mdc_cnt_reg[8]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.835 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    u1/smi_config_inst/smi_inst/mdc_cnt_reg[12]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.092 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.779     1.871    u1/smi_config_inst/smi_inst/data0[14]
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.245     2.116 r  u1/smi_config_inst/smi_inst/mdc_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.116    u1/smi_config_inst/smi_inst/mdc_cnt[14]
    SLICE_X1Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.455    18.393    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[14]/C
                         clock pessimism              0.406    18.799    
                         clock uncertainty           -0.074    18.725    
    SLICE_X1Y116         FDCE (Setup_fdce_C_D)        0.030    18.755    u1/smi_config_inst/smi_inst/mdc_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                          -2.116    
  -------------------------------------------------------------------
                         slack                                 16.640    

Slack (MET) :             16.679ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdc_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.615ns (49.663%)  route 1.637ns (50.337%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 18.393 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.560    -1.201    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.348    -0.853 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.823    -0.030    u1/smi_config_inst/smi_inst/mdc_cnt_reg_n_0_[1]
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.665     0.635 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.635    u1/smi_config_inst/smi_inst/mdc_cnt_reg[4]_i_2_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.735 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.735    u1/smi_config_inst/smi_inst/mdc_cnt_reg[8]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.992 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.814     1.806    u1/smi_config_inst/smi_inst/data0[10]
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.245     2.051 r  u1/smi_config_inst/smi_inst/mdc_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.051    u1/smi_config_inst/smi_inst/mdc_cnt[10]
    SLICE_X3Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.455    18.393    u1/smi_config_inst/smi_inst/clk
    SLICE_X3Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[10]/C
                         clock pessimism              0.381    18.774    
                         clock uncertainty           -0.074    18.700    
    SLICE_X3Y116         FDCE (Setup_fdce_C_D)        0.030    18.730    u1/smi_config_inst/smi_inst/mdc_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 16.679    

Slack (MET) :             16.690ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.948ns (60.456%)  route 1.274ns (39.544%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 18.381 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.206ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.555    -1.206    u1/smi_config_inst/clk_out2
    SLICE_X4Y119         FDCE                                         r  u1/smi_config_inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDCE (Prop_fdce_C_Q)         0.379    -0.827 r  u1/smi_config_inst/timer_reg[2]/Q
                         net (fo=2, routed)           0.530    -0.297    u1/smi_config_inst/timer_reg_n_0_[2]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.265 r  u1/smi_config_inst/timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.265    u1/smi_config_inst/timer_reg[4]_i_2_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.363 r  u1/smi_config_inst/timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.363    u1/smi_config_inst/timer_reg[8]_i_2_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.461 r  u1/smi_config_inst/timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.461    u1/smi_config_inst/timer_reg[12]_i_2_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.559 r  u1/smi_config_inst/timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.559    u1/smi_config_inst/timer_reg[16]_i_2_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.657 r  u1/smi_config_inst/timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.657    u1/smi_config_inst/timer_reg[20]_i_2_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.755 r  u1/smi_config_inst/timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.008     0.763    u1/smi_config_inst/timer_reg[24]_i_2_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.023 r  u1/smi_config_inst/timer_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.736     1.759    u1/smi_config_inst/timer_reg[28]_i_2_n_4
    SLICE_X4Y125         LUT5 (Prop_lut5_I2_O)        0.257     2.016 r  u1/smi_config_inst/timer[28]_i_1/O
                         net (fo=1, routed)           0.000     2.016    u1/smi_config_inst/timer[28]
    SLICE_X4Y125         FDCE                                         r  u1/smi_config_inst/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.443    18.381    u1/smi_config_inst/clk_out2
    SLICE_X4Y125         FDCE                                         r  u1/smi_config_inst/timer_reg[28]/C
                         clock pessimism              0.367    18.748    
                         clock uncertainty           -0.074    18.674    
    SLICE_X4Y125         FDCE (Setup_fdce_C_D)        0.032    18.706    u1/smi_config_inst/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         18.706    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 16.690    

Slack (MET) :             16.701ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.982ns (61.708%)  route 1.230ns (38.292%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 18.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.206ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.555    -1.206    u1/smi_config_inst/clk_out2
    SLICE_X4Y119         FDCE                                         r  u1/smi_config_inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDCE (Prop_fdce_C_Q)         0.379    -0.827 r  u1/smi_config_inst/timer_reg[2]/Q
                         net (fo=2, routed)           0.530    -0.297    u1/smi_config_inst/timer_reg_n_0_[2]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.265 r  u1/smi_config_inst/timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.265    u1/smi_config_inst/timer_reg[4]_i_2_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.363 r  u1/smi_config_inst/timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.363    u1/smi_config_inst/timer_reg[8]_i_2_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.461 r  u1/smi_config_inst/timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.461    u1/smi_config_inst/timer_reg[12]_i_2_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.559 r  u1/smi_config_inst/timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.559    u1/smi_config_inst/timer_reg[16]_i_2_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.657 r  u1/smi_config_inst/timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.657    u1/smi_config_inst/timer_reg[20]_i_2_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.755 r  u1/smi_config_inst/timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.008     0.763    u1/smi_config_inst/timer_reg[24]_i_2_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.861 r  u1/smi_config_inst/timer_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.861    u1/smi_config_inst/timer_reg[28]_i_2_n_0
    SLICE_X5Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.061 r  u1/smi_config_inst/timer_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.692     1.753    u1/smi_config_inst/timer_reg[31]_i_2_n_5
    SLICE_X4Y126         LUT5 (Prop_lut5_I2_O)        0.253     2.006 r  u1/smi_config_inst/timer[31]_i_1/O
                         net (fo=1, routed)           0.000     2.006    u1/smi_config_inst/timer[31]
    SLICE_X4Y126         FDCE                                         r  u1/smi_config_inst/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.444    18.382    u1/smi_config_inst/clk_out2
    SLICE_X4Y126         FDCE                                         r  u1/smi_config_inst/timer_reg[31]/C
                         clock pessimism              0.367    18.749    
                         clock uncertainty           -0.074    18.675    
    SLICE_X4Y126         FDCE (Setup_fdce_C_D)        0.032    18.707    u1/smi_config_inst/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         18.707    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                 16.701    

Slack (MET) :             16.702ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdc_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 1.629ns (50.447%)  route 1.600ns (49.553%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 18.393 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.560    -1.201    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.348    -0.853 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.823    -0.030    u1/smi_config_inst/smi_inst/mdc_cnt_reg_n_0_[1]
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.665     0.635 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.635    u1/smi_config_inst/smi_inst/mdc_cnt_reg[4]_i_2_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.735 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.735    u1/smi_config_inst/smi_inst/mdc_cnt_reg[8]_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.835 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    u1/smi_config_inst/smi_inst/mdc_cnt_reg[12]_i_2_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.013 r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.778     1.790    u1/smi_config_inst/smi_inst/data0[13]
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.238     2.028 r  u1/smi_config_inst/smi_inst/mdc_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.028    u1/smi_config_inst/smi_inst/mdc_cnt[13]
    SLICE_X3Y115         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.455    18.393    u1/smi_config_inst/smi_inst/clk
    SLICE_X3Y115         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[13]/C
                         clock pessimism              0.381    18.774    
                         clock uncertainty           -0.074    18.700    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.030    18.730    u1/smi_config_inst/smi_inst/mdc_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                 16.702    

Slack (MET) :             16.715ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 1.958ns (61.266%)  route 1.238ns (38.734%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 18.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.206ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.555    -1.206    u1/smi_config_inst/clk_out2
    SLICE_X4Y119         FDCE                                         r  u1/smi_config_inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDCE (Prop_fdce_C_Q)         0.379    -0.827 r  u1/smi_config_inst/timer_reg[2]/Q
                         net (fo=2, routed)           0.530    -0.297    u1/smi_config_inst/timer_reg_n_0_[2]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.265 r  u1/smi_config_inst/timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.265    u1/smi_config_inst/timer_reg[4]_i_2_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.363 r  u1/smi_config_inst/timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.363    u1/smi_config_inst/timer_reg[8]_i_2_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.461 r  u1/smi_config_inst/timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.461    u1/smi_config_inst/timer_reg[12]_i_2_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.559 r  u1/smi_config_inst/timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.559    u1/smi_config_inst/timer_reg[16]_i_2_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.657 r  u1/smi_config_inst/timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.657    u1/smi_config_inst/timer_reg[20]_i_2_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.755 r  u1/smi_config_inst/timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.008     0.763    u1/smi_config_inst/timer_reg[24]_i_2_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.861 r  u1/smi_config_inst/timer_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.861    u1/smi_config_inst/timer_reg[28]_i_2_n_0
    SLICE_X5Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.041 r  u1/smi_config_inst/timer_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.700     1.741    u1/smi_config_inst/timer_reg[31]_i_2_n_7
    SLICE_X4Y126         LUT5 (Prop_lut5_I2_O)        0.249     1.990 r  u1/smi_config_inst/timer[29]_i_1/O
                         net (fo=1, routed)           0.000     1.990    u1/smi_config_inst/timer[29]
    SLICE_X4Y126         FDCE                                         r  u1/smi_config_inst/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.444    18.382    u1/smi_config_inst/clk_out2
    SLICE_X4Y126         FDCE                                         r  u1/smi_config_inst/timer_reg[29]/C
                         clock pessimism              0.367    18.749    
                         clock uncertainty           -0.074    18.675    
    SLICE_X4Y126         FDCE (Setup_fdce_C_D)        0.030    18.705    u1/smi_config_inst/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         18.705    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 16.715    

Slack (MET) :             16.772ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 1.946ns (61.997%)  route 1.193ns (38.003%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 18.381 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.206ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.555    -1.206    u1/smi_config_inst/clk_out2
    SLICE_X4Y119         FDCE                                         r  u1/smi_config_inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDCE (Prop_fdce_C_Q)         0.379    -0.827 r  u1/smi_config_inst/timer_reg[2]/Q
                         net (fo=2, routed)           0.530    -0.297    u1/smi_config_inst/timer_reg_n_0_[2]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.265 r  u1/smi_config_inst/timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.265    u1/smi_config_inst/timer_reg[4]_i_2_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.363 r  u1/smi_config_inst/timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.363    u1/smi_config_inst/timer_reg[8]_i_2_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.461 r  u1/smi_config_inst/timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.461    u1/smi_config_inst/timer_reg[12]_i_2_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.559 r  u1/smi_config_inst/timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.559    u1/smi_config_inst/timer_reg[16]_i_2_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.657 r  u1/smi_config_inst/timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.657    u1/smi_config_inst/timer_reg[20]_i_2_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.755 r  u1/smi_config_inst/timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.008     0.763    u1/smi_config_inst/timer_reg[24]_i_2_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.028 r  u1/smi_config_inst/timer_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.655     1.683    u1/smi_config_inst/timer_reg[28]_i_2_n_6
    SLICE_X4Y125         LUT5 (Prop_lut5_I2_O)        0.250     1.933 r  u1/smi_config_inst/timer[26]_i_1/O
                         net (fo=1, routed)           0.000     1.933    u1/smi_config_inst/timer[26]
    SLICE_X4Y125         FDCE                                         r  u1/smi_config_inst/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.443    18.381    u1/smi_config_inst/clk_out2
    SLICE_X4Y125         FDCE                                         r  u1/smi_config_inst/timer_reg[26]/C
                         clock pessimism              0.367    18.748    
                         clock uncertainty           -0.074    18.674    
    SLICE_X4Y125         FDCE (Setup_fdce_C_D)        0.030    18.704    u1/smi_config_inst/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         18.704    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                 16.772    

Slack (MET) :             16.804ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/smi_inst/write_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdio_out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.799ns (25.541%)  route 2.329ns (74.459%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 18.392 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.558    -1.203    u1/smi_config_inst/smi_inst/clk
    SLICE_X0Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.379    -0.824 f  u1/smi_config_inst/smi_inst/write_cnt_reg[1]/Q
                         net (fo=16, routed)          0.883     0.059    u1/smi_config_inst/smi_inst/write_cnt_reg[1]
    SLICE_X1Y119         LUT3 (Prop_lut3_I0_O)        0.105     0.164 r  u1/smi_config_inst/smi_inst/mdio_out_i_13/O
                         net (fo=1, routed)           0.547     0.711    u1/smi_config_inst/smi_inst/mdio_out_i_13_n_0
    SLICE_X0Y119         LUT5 (Prop_lut5_I4_O)        0.105     0.816 r  u1/smi_config_inst/smi_inst/mdio_out_i_7/O
                         net (fo=1, routed)           0.520     1.336    u1/smi_config_inst/smi_inst/mdio_out_i_7_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I0_O)        0.105     1.441 r  u1/smi_config_inst/smi_inst/mdio_out_i_3/O
                         net (fo=1, routed)           0.379     1.820    u1/smi_config_inst/smi_inst/mdio_out_i_3_n_0
    SLICE_X0Y117         LUT6 (Prop_lut6_I1_O)        0.105     1.925 r  u1/smi_config_inst/smi_inst/mdio_out_i_1/O
                         net (fo=1, routed)           0.000     1.925    u1/smi_config_inst/smi_inst/mdio_out_i_1_n_0
    SLICE_X0Y117         FDPE                                         r  u1/smi_config_inst/smi_inst/mdio_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.454    18.392    u1/smi_config_inst/smi_inst/clk
    SLICE_X0Y117         FDPE                                         r  u1/smi_config_inst/smi_inst/mdio_out_reg/C
                         clock pessimism              0.381    18.773    
                         clock uncertainty           -0.074    18.699    
    SLICE_X0Y117         FDPE (Setup_fdpe_C_D)        0.030    18.729    u1/smi_config_inst/smi_inst/mdio_out_reg
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                 16.804    

Slack (MET) :             16.805ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.748ns (23.421%)  route 2.446ns (76.579%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 18.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.212ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.549    -1.212    u1/smi_config_inst/clk_out2
    SLICE_X6Y123         FDCE                                         r  u1/smi_config_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDCE (Prop_fdce_C_Q)         0.433    -0.779 f  u1/smi_config_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=43, routed)          1.563     0.784    u1/smi_config_inst/state[3]
    SLICE_X6Y122         LUT2 (Prop_lut2_I0_O)        0.105     0.889 f  u1/smi_config_inst/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.329     1.217    u1/smi_config_inst/FSM_sequential_state[3]_i_14_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.105     1.322 r  u1/smi_config_inst/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.554     1.877    u1/smi_config_inst/FSM_sequential_state[3]_i_7_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I4_O)        0.105     1.982 r  u1/smi_config_inst/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.982    u1/smi_config_inst/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y123         FDCE                                         r  u1/smi_config_inst/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.444    18.382    u1/smi_config_inst/clk_out2
    SLICE_X6Y123         FDCE                                         r  u1/smi_config_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.406    18.788    
                         clock uncertainty           -0.074    18.714    
    SLICE_X6Y123         FDCE (Setup_fdce_C_D)        0.072    18.786    u1/smi_config_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                 16.805    

Slack (MET) :             16.818ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 2.044ns (66.024%)  route 1.052ns (33.976%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 18.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.206ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.555    -1.206    u1/smi_config_inst/clk_out2
    SLICE_X4Y119         FDCE                                         r  u1/smi_config_inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDCE (Prop_fdce_C_Q)         0.379    -0.827 r  u1/smi_config_inst/timer_reg[2]/Q
                         net (fo=2, routed)           0.530    -0.297    u1/smi_config_inst/timer_reg_n_0_[2]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.265 r  u1/smi_config_inst/timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.265    u1/smi_config_inst/timer_reg[4]_i_2_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.363 r  u1/smi_config_inst/timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.363    u1/smi_config_inst/timer_reg[8]_i_2_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.461 r  u1/smi_config_inst/timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.461    u1/smi_config_inst/timer_reg[12]_i_2_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.559 r  u1/smi_config_inst/timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.559    u1/smi_config_inst/timer_reg[16]_i_2_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.657 r  u1/smi_config_inst/timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.657    u1/smi_config_inst/timer_reg[20]_i_2_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.755 r  u1/smi_config_inst/timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.008     0.763    u1/smi_config_inst/timer_reg[24]_i_2_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.861 r  u1/smi_config_inst/timer_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.861    u1/smi_config_inst/timer_reg[28]_i_2_n_0
    SLICE_X5Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.126 r  u1/smi_config_inst/timer_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.514     1.640    u1/smi_config_inst/timer_reg[31]_i_2_n_6
    SLICE_X4Y126         LUT5 (Prop_lut5_I2_O)        0.250     1.890 r  u1/smi_config_inst/timer[30]_i_1/O
                         net (fo=1, routed)           0.000     1.890    u1/smi_config_inst/timer[30]
    SLICE_X4Y126         FDCE                                         r  u1/smi_config_inst/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.444    18.382    u1/smi_config_inst/clk_out2
    SLICE_X4Y126         FDCE                                         r  u1/smi_config_inst/timer_reg[30]/C
                         clock pessimism              0.367    18.749    
                         clock uncertainty           -0.074    18.675    
    SLICE_X4Y126         FDCE (Setup_fdce_C_D)        0.032    18.707    u1/smi_config_inst/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         18.707    
                         arrival time                          -1.890    
  -------------------------------------------------------------------
                         slack                                 16.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.671%)  route 0.102ns (35.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.647    -0.536    u1/smi_config_inst/smi_inst/clk
    SLICE_X4Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  u1/smi_config_inst/smi_inst/done_reg/Q
                         net (fo=1, routed)           0.102    -0.294    u1/smi_config_inst/done
    SLICE_X6Y119         LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  u1/smi_config_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    u1/smi_config_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X6Y119         FDCE                                         r  u1/smi_config_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.918    -0.936    u1/smi_config_inst/clk_out2
    SLICE_X6Y119         FDCE                                         r  u1/smi_config_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.413    -0.523    
    SLICE_X6Y119         FDCE (Hold_fdce_C_D)         0.120    -0.403    u1/smi_config_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/mdio_in_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdio_in_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.646    -0.537    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y119         FDCE                                         r  u1/smi_config_inst/smi_inst/mdio_in_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  u1/smi_config_inst/smi_inst/mdio_in_reg_c_0/Q
                         net (fo=1, routed)           0.114    -0.282    u1/smi_config_inst/smi_inst/mdio_in_reg_c_0_n_0
    SLICE_X5Y117         FDCE                                         r  u1/smi_config_inst/smi_inst/mdio_in_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.920    -0.934    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y117         FDCE                                         r  u1/smi_config_inst/smi_inst/mdio_in_reg_c_1/C
                         clock pessimism              0.413    -0.521    
    SLICE_X5Y117         FDCE (Hold_fdce_C_D)         0.070    -0.451    u1/smi_config_inst/smi_inst/mdio_in_reg_c_1
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/mdio_in_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdio_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.460%)  route 0.094ns (33.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.648    -0.535    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y117         FDCE                                         r  u1/smi_config_inst/smi_inst/mdio_in_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u1/smi_config_inst/smi_inst/mdio_in_reg_c_1/Q
                         net (fo=1, routed)           0.094    -0.300    u1/smi_config_inst/smi_inst/mdio_in_reg_c_1_n_0
    SLICE_X7Y116         LUT2 (Prop_lut2_I1_O)        0.045    -0.255 r  u1/smi_config_inst/smi_inst/mdio_in_reg_gate/O
                         net (fo=1, routed)           0.000    -0.255    u1/smi_config_inst/smi_inst/mdio_in_reg_gate_n_0
    SLICE_X7Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdio_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.921    -0.933    u1/smi_config_inst/smi_inst/clk
    SLICE_X7Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdio_in_reg[3]/C
                         clock pessimism              0.413    -0.520    
    SLICE_X7Y116         FDCE (Hold_fdce_C_D)         0.091    -0.429    u1/smi_config_inst/smi_inst/mdio_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.175%)  route 0.118ns (38.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.648    -0.535    u1/smi_config_inst/smi_inst/clk
    SLICE_X3Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.276    u1/smi_config_inst/smi_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  u1/smi_config_inst/smi_inst/done_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u1/smi_config_inst/smi_inst/done0
    SLICE_X4Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X4Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/done_reg/C
                         clock pessimism              0.437    -0.498    
    SLICE_X4Y118         FDCE (Hold_fdce_C_D)         0.092    -0.406    u1/smi_config_inst/smi_inst/done_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.396%)  route 0.138ns (42.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.648    -0.535    u1/smi_config_inst/smi_inst/clk
    SLICE_X3Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=11, routed)          0.138    -0.256    u1/smi_config_inst/smi_inst/p_1_in
    SLICE_X1Y117         LUT6 (Prop_lut6_I1_O)        0.045    -0.211 r  u1/smi_config_inst/smi_inst/write_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    u1/smi_config_inst/smi_inst/p_0_in__1[2]
    SLICE_X1Y117         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.921    -0.933    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y117         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[2]/C
                         clock pessimism              0.413    -0.520    
    SLICE_X1Y117         FDCE (Hold_fdce_C_D)         0.091    -0.429    u1/smi_config_inst/smi_inst/write_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/mdc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdc_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.636%)  route 0.152ns (54.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.649    -0.534    u1/smi_config_inst/smi_inst/clk
    SLICE_X3Y117         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  u1/smi_config_inst/smi_inst/mdc_reg/Q
                         net (fo=5, routed)           0.152    -0.254    u1/smi_config_inst/smi_inst/mdc
    SLICE_X5Y117         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.920    -0.934    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y117         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_d0_reg/C
                         clock pessimism              0.437    -0.497    
    SLICE_X5Y117         FDCE (Hold_fdce_C_D)         0.013    -0.484    u1/smi_config_inst/smi_inst/mdc_d0_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/read_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.024%)  route 0.128ns (37.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.647    -0.536    u1/smi_config_inst/smi_inst/clk
    SLICE_X6Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  u1/smi_config_inst/smi_inst/read_cnt_reg[1]/Q
                         net (fo=5, routed)           0.128    -0.244    u1/smi_config_inst/smi_inst/read_cnt_reg_n_0_[1]
    SLICE_X5Y118         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  u1/smi_config_inst/smi_inst/read_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    u1/smi_config_inst/smi_inst/read_cnt[3]
    SLICE_X5Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[3]/C
                         clock pessimism              0.413    -0.522    
    SLICE_X5Y118         FDCE (Hold_fdce_C_D)         0.092    -0.430    u1/smi_config_inst/smi_inst/read_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/read_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.840%)  route 0.129ns (38.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.647    -0.536    u1/smi_config_inst/smi_inst/clk
    SLICE_X6Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  u1/smi_config_inst/smi_inst/read_cnt_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.243    u1/smi_config_inst/smi_inst/read_cnt_reg_n_0_[1]
    SLICE_X5Y118         LUT4 (Prop_lut4_I3_O)        0.045    -0.198 r  u1/smi_config_inst/smi_inst/read_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    u1/smi_config_inst/smi_inst/read_cnt[2]
    SLICE_X5Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[2]/C
                         clock pessimism              0.413    -0.522    
    SLICE_X5Y118         FDCE (Hold_fdce_C_D)         0.091    -0.431    u1/smi_config_inst/smi_inst/read_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/read_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.355%)  route 0.137ns (39.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.647    -0.536    u1/smi_config_inst/smi_inst/clk
    SLICE_X6Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  u1/smi_config_inst/smi_inst/read_cnt_reg[0]/Q
                         net (fo=6, routed)           0.137    -0.235    u1/smi_config_inst/smi_inst/read_cnt_reg_n_0_[0]
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.190 r  u1/smi_config_inst/smi_inst/read_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    u1/smi_config_inst/smi_inst/read_cnt[4]
    SLICE_X5Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[4]/C
                         clock pessimism              0.413    -0.522    
    SLICE_X5Y118         FDCE (Hold_fdce_C_D)         0.092    -0.430    u1/smi_config_inst/smi_inst/read_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdio_out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.535%)  route 0.161ns (46.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.648    -0.535    u1/smi_config_inst/smi_inst/clk
    SLICE_X3Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.161    -0.233    u1/smi_config_inst/smi_inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y117         LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  u1/smi_config_inst/smi_inst/mdio_out_i_1/O
                         net (fo=1, routed)           0.000    -0.188    u1/smi_config_inst/smi_inst/mdio_out_i_1_n_0
    SLICE_X0Y117         FDPE                                         r  u1/smi_config_inst/smi_inst/mdio_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.921    -0.933    u1/smi_config_inst/smi_inst/clk
    SLICE_X0Y117         FDPE                                         r  u1/smi_config_inst/smi_inst/mdio_out_reg/C
                         clock pessimism              0.413    -0.520    
    SLICE_X0Y117         FDPE (Hold_fdpe_C_D)         0.091    -0.429    u1/smi_config_inst/smi_inst/mdio_out_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_ref
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    refclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y125     u1/smi_config_inst/tm_cnt_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y119     u1/smi_config_inst/tm_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y119     u1/smi_config_inst/tm_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y121     u1/smi_config_inst/tm_cnt_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X6Y115     u1/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_mdio_in_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X6Y115     u1/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_mdio_in_reg_c_0/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y119     u1/smi_config_inst/tm_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y119     u1/smi_config_inst/tm_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y120     u1/smi_config_inst/tm_cnt_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X6Y115     u1/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_mdio_in_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X6Y115     u1/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_mdio_in_reg_c_0/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y125     u1/smi_config_inst/tm_cnt_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y123     u1/smi_config_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y123     u1/smi_config_inst/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y123     u1/smi_config_inst/phy_init_end_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y115     u1/smi_config_inst/smi_inst/mdc_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y116     u1/smi_config_inst/smi_inst/mdc_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y116     u1/smi_config_inst/smi_inst/mdc_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y117     u1/smi_config_inst/smi_inst/mdc_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ref
  To Clock:  clkfbout_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { refclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    refclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  refclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_ref
  To Clock:  rgmii_rxc

Setup :            7  Failing Endpoints,  Worst Slack       -1.685ns,  Total Violation       -5.514ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/speed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/arbi_inst/speed_d0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@24.000ns - clk_out2_clk_ref rise@20.000ns)
  Data Path Delay:        11.291ns  (logic 0.379ns (3.357%)  route 10.912ns (96.643%))
  Logic Levels:           0  
  Clock Path Skew:        5.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 28.633 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.208ns = ( 18.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    20.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    15.634 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    17.158    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    17.239 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.553    18.792    u1/smi_config_inst/clk_out2
    SLICE_X0Y122         FDPE                                         r  u1/smi_config_inst/speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDPE (Prop_fdpe_C_Q)         0.379    19.171 r  u1/smi_config_inst/speed_reg[0]/Q
                         net (fo=5, routed)          10.912    30.083    u1/arbi_inst/speed[0]
    SLICE_X4Y116         FDCE                                         r  u1/arbi_inst/speed_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     24.000    24.000 r  
    V18                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370    25.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    27.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.452    28.633    u1/arbi_inst/clk
    SLICE_X4Y116         FDCE                                         r  u1/arbi_inst/speed_d0_reg[0]/C
                         clock pessimism              0.000    28.633    
                         clock uncertainty           -0.164    28.469    
    SLICE_X4Y116         FDCE (Setup_fdce_C_D)       -0.072    28.397    u1/arbi_inst/speed_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         28.397    
                         arrival time                         -30.083    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -1.171ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/link_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/arbi_inst/link_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@24.000ns - clk_out2_clk_ref rise@20.000ns)
  Data Path Delay:        10.801ns  (logic 0.379ns (3.509%)  route 10.422ns (96.491%))
  Logic Levels:           0  
  Clock Path Skew:        5.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 28.633 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.208ns = ( 18.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    20.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    15.634 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    17.158    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    17.239 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.553    18.792    u1/smi_config_inst/clk_out2
    SLICE_X0Y122         FDCE                                         r  u1/smi_config_inst/link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.379    19.171 r  u1/smi_config_inst/link_reg/Q
                         net (fo=5, routed)          10.422    29.593    u1/arbi_inst/link
    SLICE_X4Y116         FDCE                                         r  u1/arbi_inst/link_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     24.000    24.000 r  
    V18                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370    25.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    27.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.452    28.633    u1/arbi_inst/clk
    SLICE_X4Y116         FDCE                                         r  u1/arbi_inst/link_d0_reg/C
                         clock pessimism              0.000    28.633    
                         clock uncertainty           -0.164    28.469    
    SLICE_X4Y116         FDCE (Setup_fdce_C_D)       -0.047    28.422    u1/arbi_inst/link_d0_reg
  -------------------------------------------------------------------
                         required time                         28.422    
                         arrival time                         -29.593    
  -------------------------------------------------------------------
                         slack                                 -1.171    

Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/arbi_inst/speed_d0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@24.000ns - clk_out2_clk_ref rise@20.000ns)
  Data Path Delay:        10.481ns  (logic 0.379ns (3.616%)  route 10.102ns (96.384%))
  Logic Levels:           0  
  Clock Path Skew:        5.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 28.633 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.204ns = ( 18.796 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    20.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    15.634 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    17.158    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    17.239 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.557    18.796    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.379    19.175 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)          10.102    29.277    u1/arbi_inst/speed[1]
    SLICE_X5Y115         FDCE                                         r  u1/arbi_inst/speed_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     24.000    24.000 r  
    V18                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370    25.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    27.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.452    28.633    u1/arbi_inst/clk
    SLICE_X5Y115         FDCE                                         r  u1/arbi_inst/speed_d0_reg[1]/C
                         clock pessimism              0.000    28.633    
                         clock uncertainty           -0.164    28.469    
    SLICE_X5Y115         FDCE (Setup_fdce_C_D)       -0.047    28.422    u1/arbi_inst/speed_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         28.422    
                         arrival time                         -29.277    
  -------------------------------------------------------------------
                         slack                                 -0.854    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@24.000ns - clk_out2_clk_ref rise@20.000ns)
  Data Path Delay:        10.254ns  (logic 0.484ns (4.720%)  route 9.770ns (95.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 28.642 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.204ns = ( 18.796 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    20.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    15.634 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    17.158    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    17.239 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.557    18.796    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.379    19.175 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)           9.770    28.945    u1/util_gmii_to_rgmii_m0/speed_selection[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.105    29.050 r  u1/util_gmii_to_rgmii_m0/gmii_txd_low[2]_i_1/O
                         net (fo=1, routed)           0.000    29.050    u1/util_gmii_to_rgmii_m0/gmii_txd_low[2]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     24.000    24.000 r  
    V18                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370    25.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    27.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.461    28.642    u1/util_gmii_to_rgmii_m0/gmii_rx_clk
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]/C
                         clock pessimism              0.000    28.642    
                         clock uncertainty           -0.164    28.478    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.032    28.510    u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]
  -------------------------------------------------------------------
                         required time                         28.510    
                         arrival time                         -29.050    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@24.000ns - clk_out2_clk_ref rise@20.000ns)
  Data Path Delay:        10.257ns  (logic 0.487ns (4.748%)  route 9.770ns (95.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 28.642 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.204ns = ( 18.796 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    20.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    15.634 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    17.158    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    17.239 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.557    18.796    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.379    19.175 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)           9.770    28.945    u1/util_gmii_to_rgmii_m0/speed_selection[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.108    29.053 r  u1/util_gmii_to_rgmii_m0/gmii_txd_low[3]_i_1/O
                         net (fo=1, routed)           0.000    29.053    u1/util_gmii_to_rgmii_m0/gmii_txd_low[3]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     24.000    24.000 r  
    V18                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370    25.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    27.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.461    28.642    u1/util_gmii_to_rgmii_m0/gmii_rx_clk
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[3]/C
                         clock pessimism              0.000    28.642    
                         clock uncertainty           -0.164    28.478    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.069    28.547    u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[3]
  -------------------------------------------------------------------
                         required time                         28.547    
                         arrival time                         -29.053    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@24.000ns - clk_out2_clk_ref rise@20.000ns)
  Data Path Delay:        10.100ns  (logic 0.484ns (4.792%)  route 9.616ns (95.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 28.642 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.204ns = ( 18.796 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    20.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    15.634 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    17.158    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    17.239 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.557    18.796    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.379    19.175 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)           9.616    28.791    u1/util_gmii_to_rgmii_m0/speed_selection[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.105    28.896 r  u1/util_gmii_to_rgmii_m0/gmii_txd_low[0]_i_1/O
                         net (fo=1, routed)           0.000    28.896    u1/util_gmii_to_rgmii_m0/gmii_txd_low[0]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     24.000    24.000 r  
    V18                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370    25.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    27.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.461    28.642    u1/util_gmii_to_rgmii_m0/gmii_rx_clk
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[0]/C
                         clock pessimism              0.000    28.642    
                         clock uncertainty           -0.164    28.478    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.030    28.508    u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[0]
  -------------------------------------------------------------------
                         required time                         28.508    
                         arrival time                         -28.896    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@24.000ns - clk_out2_clk_ref rise@20.000ns)
  Data Path Delay:        10.121ns  (logic 0.505ns (4.989%)  route 9.616ns (95.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 28.642 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.204ns = ( 18.796 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    20.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    15.634 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    17.158    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    17.239 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.557    18.796    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.379    19.175 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)           9.616    28.791    u1/util_gmii_to_rgmii_m0/speed_selection[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.126    28.917 r  u1/util_gmii_to_rgmii_m0/gmii_txd_low[1]_i_1/O
                         net (fo=1, routed)           0.000    28.917    u1/util_gmii_to_rgmii_m0/gmii_txd_low[1]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     24.000    24.000 r  
    V18                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370    25.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    27.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.461    28.642    u1/util_gmii_to_rgmii_m0/gmii_rx_clk
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[1]/C
                         clock pessimism              0.000    28.642    
                         clock uncertainty           -0.164    28.478    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.069    28.547    u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[1]
  -------------------------------------------------------------------
                         required time                         28.547    
                         arrival time                         -28.917    
  -------------------------------------------------------------------
                         slack                                 -0.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 0.388ns (4.524%)  route 8.188ns (95.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    -4.592 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    -3.139    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.452    -1.610    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.304    -1.306 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)           8.188     6.882    u1/util_gmii_to_rgmii_m0/speed_selection[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.084     6.966 r  u1/util_gmii_to_rgmii_m0/gmii_txd_low[0]_i_1/O
                         net (fo=1, routed)           0.000     6.966    u1/util_gmii_to_rgmii_m0/gmii_txd_low[0]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.569     4.913    u1/util_gmii_to_rgmii_m0/gmii_rx_clk
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[0]/C
                         clock pessimism              0.000     4.913    
                         clock uncertainty            0.164     5.076    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.220     5.296    u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.296    
                         arrival time                           6.966    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 0.405ns (4.713%)  route 8.188ns (95.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    -4.592 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    -3.139    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.452    -1.610    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.304    -1.306 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)           8.188     6.882    u1/util_gmii_to_rgmii_m0/speed_selection[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.101     6.983 r  u1/util_gmii_to_rgmii_m0/gmii_txd_low[1]_i_1/O
                         net (fo=1, routed)           0.000     6.983    u1/util_gmii_to_rgmii_m0/gmii_txd_low[1]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.569     4.913    u1/util_gmii_to_rgmii_m0/gmii_rx_clk
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[1]/C
                         clock pessimism              0.000     4.913    
                         clock uncertainty            0.164     5.076    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.237     5.313    u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.313    
                         arrival time                           6.983    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 0.391ns (4.483%)  route 8.331ns (95.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    -4.592 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    -3.139    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.452    -1.610    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.304    -1.306 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)           8.331     7.025    u1/util_gmii_to_rgmii_m0/speed_selection[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.087     7.112 r  u1/util_gmii_to_rgmii_m0/gmii_txd_low[3]_i_1/O
                         net (fo=1, routed)           0.000     7.112    u1/util_gmii_to_rgmii_m0/gmii_txd_low[3]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.569     4.913    u1/util_gmii_to_rgmii_m0/gmii_rx_clk
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[3]/C
                         clock pessimism              0.000     4.913    
                         clock uncertainty            0.164     5.076    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.237     5.313    u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.313    
                         arrival time                           7.112    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.811ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 0.388ns (4.450%)  route 8.331ns (95.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    -4.592 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    -3.139    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.452    -1.610    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.304    -1.306 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)           8.331     7.025    u1/util_gmii_to_rgmii_m0/speed_selection[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.084     7.109 r  u1/util_gmii_to_rgmii_m0/gmii_txd_low[2]_i_1/O
                         net (fo=1, routed)           0.000     7.109    u1/util_gmii_to_rgmii_m0/gmii_txd_low[2]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.569     4.913    u1/util_gmii_to_rgmii_m0/gmii_rx_clk
    SLICE_X1Y101         FDRE                                         r  u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]/C
                         clock pessimism              0.000     4.913    
                         clock uncertainty            0.164     5.076    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.222     5.298    u1/util_gmii_to_rgmii_m0/gmii_txd_low_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.298    
                         arrival time                           7.109    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/arbi_inst/speed_d0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 0.304ns (3.399%)  route 8.641ns (96.601%))
  Logic Levels:           0  
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    -4.592 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    -3.139    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.452    -1.610    u1/smi_config_inst/clk_out2
    SLICE_X3Y119         FDPE                                         r  u1/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_fdpe_C_Q)         0.304    -1.306 r  u1/smi_config_inst/speed_reg[1]/Q
                         net (fo=9, routed)           8.641     7.334    u1/arbi_inst/speed[1]
    SLICE_X5Y115         FDCE                                         r  u1/arbi_inst/speed_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.559     4.903    u1/arbi_inst/clk
    SLICE_X5Y115         FDCE                                         r  u1/arbi_inst/speed_d0_reg[1]/C
                         clock pessimism              0.000     4.903    
                         clock uncertainty            0.164     5.066    
    SLICE_X5Y115         FDCE (Hold_fdce_C_D)         0.158     5.224    u1/arbi_inst/speed_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.224    
                         arrival time                           7.334    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.239ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/link_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/arbi_inst/link_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 0.304ns (3.349%)  route 8.772ns (96.651%))
  Logic Levels:           0  
  Clock Path Skew:        6.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    -4.592 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    -3.139    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.449    -1.613    u1/smi_config_inst/clk_out2
    SLICE_X0Y122         FDCE                                         r  u1/smi_config_inst/link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.304    -1.309 r  u1/smi_config_inst/link_reg/Q
                         net (fo=5, routed)           8.772     7.463    u1/arbi_inst/link
    SLICE_X4Y116         FDCE                                         r  u1/arbi_inst/link_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDCE                                         r  u1/arbi_inst/link_d0_reg/C
                         clock pessimism              0.000     4.902    
                         clock uncertainty            0.164     5.065    
    SLICE_X4Y116         FDCE (Hold_fdce_C_D)         0.158     5.223    u1/arbi_inst/link_d0_reg
  -------------------------------------------------------------------
                         required time                         -5.223    
                         arrival time                           7.463    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.564ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/speed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/arbi_inst/speed_d0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.141ns (2.576%)  route 5.332ns (97.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.645    -0.538    u1/smi_config_inst/clk_out2
    SLICE_X0Y122         FDPE                                         r  u1/smi_config_inst/speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDPE (Prop_fdpe_C_Q)         0.141    -0.397 r  u1/smi_config_inst/speed_reg[0]/Q
                         net (fo=5, routed)           5.332     4.935    u1/arbi_inst/speed[0]
    SLICE_X4Y116         FDCE                                         r  u1/arbi_inst/speed_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.921     2.160    u1/arbi_inst/clk
    SLICE_X4Y116         FDCE                                         r  u1/arbi_inst/speed_d0_reg[0]/C
                         clock pessimism              0.000     2.160    
                         clock uncertainty            0.164     2.324    
    SLICE_X4Y116         FDCE (Hold_fdce_C_D)         0.047     2.371    u1/arbi_inst/speed_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           4.935    
  -------------------------------------------------------------------
                         slack                                  2.564    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ref
  To Clock:  clk_out2_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        1.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.400ns  (logic 0.484ns (20.167%)  route 1.916ns (79.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 18.381 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.430    16.190    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X6Y124         FDCE                                         f  u1/smi_config_inst/timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.443    18.381    u1/smi_config_inst/clk_out2
    SLICE_X6Y124         FDCE                                         r  u1/smi_config_inst/timer_reg[0]/C
                         clock pessimism              0.226    18.607    
                         clock uncertainty           -0.194    18.413    
    SLICE_X6Y124         FDCE (Recov_fdce_C_CLR)     -0.258    18.155    u1/smi_config_inst/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         18.155    
                         arrival time                         -16.190    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.400ns  (logic 0.484ns (20.167%)  route 1.916ns (79.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 18.381 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.430    16.190    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X6Y124         FDCE                                         f  u1/smi_config_inst/timer_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.443    18.381    u1/smi_config_inst/clk_out2
    SLICE_X6Y124         FDCE                                         r  u1/smi_config_inst/timer_reg[21]/C
                         clock pessimism              0.226    18.607    
                         clock uncertainty           -0.194    18.413    
    SLICE_X6Y124         FDCE (Recov_fdce_C_CLR)     -0.258    18.155    u1/smi_config_inst/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         18.155    
                         arrival time                         -16.190    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.321ns  (logic 0.484ns (20.849%)  route 1.837ns (79.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 18.386 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.352    16.111    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X4Y120         FDCE                                         f  u1/smi_config_inst/timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.448    18.386    u1/smi_config_inst/clk_out2
    SLICE_X4Y120         FDCE                                         r  u1/smi_config_inst/timer_reg[5]/C
                         clock pessimism              0.226    18.612    
                         clock uncertainty           -0.194    18.418    
    SLICE_X4Y120         FDCE (Recov_fdce_C_CLR)     -0.331    18.087    u1/smi_config_inst/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         18.087    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.321ns  (logic 0.484ns (20.849%)  route 1.837ns (79.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 18.386 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.352    16.111    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X4Y120         FDCE                                         f  u1/smi_config_inst/timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.448    18.386    u1/smi_config_inst/clk_out2
    SLICE_X4Y120         FDCE                                         r  u1/smi_config_inst/timer_reg[6]/C
                         clock pessimism              0.226    18.612    
                         clock uncertainty           -0.194    18.418    
    SLICE_X4Y120         FDCE (Recov_fdce_C_CLR)     -0.331    18.087    u1/smi_config_inst/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         18.087    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.321ns  (logic 0.484ns (20.849%)  route 1.837ns (79.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 18.386 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.352    16.111    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X4Y120         FDCE                                         f  u1/smi_config_inst/timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.448    18.386    u1/smi_config_inst/clk_out2
    SLICE_X4Y120         FDCE                                         r  u1/smi_config_inst/timer_reg[7]/C
                         clock pessimism              0.226    18.612    
                         clock uncertainty           -0.194    18.418    
    SLICE_X4Y120         FDCE (Recov_fdce_C_CLR)     -0.331    18.087    u1/smi_config_inst/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         18.087    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.321ns  (logic 0.484ns (20.849%)  route 1.837ns (79.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 18.386 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.352    16.111    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X4Y120         FDCE                                         f  u1/smi_config_inst/timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.448    18.386    u1/smi_config_inst/clk_out2
    SLICE_X4Y120         FDCE                                         r  u1/smi_config_inst/timer_reg[8]/C
                         clock pessimism              0.226    18.612    
                         clock uncertainty           -0.194    18.418    
    SLICE_X4Y120         FDCE (Recov_fdce_C_CLR)     -0.331    18.087    u1/smi_config_inst/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         18.087    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.291ns  (logic 0.484ns (21.122%)  route 1.807ns (78.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 18.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.322    16.081    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X7Y123         FDCE                                         f  u1/smi_config_inst/timer_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.444    18.382    u1/smi_config_inst/clk_out2
    SLICE_X7Y123         FDCE                                         r  u1/smi_config_inst/timer_reg[19]/C
                         clock pessimism              0.226    18.608    
                         clock uncertainty           -0.194    18.414    
    SLICE_X7Y123         FDCE (Recov_fdce_C_CLR)     -0.331    18.083    u1/smi_config_inst/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                         -16.081    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.309ns  (logic 0.484ns (20.957%)  route 1.825ns (79.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 18.387 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.340    16.099    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X6Y119         FDCE                                         f  u1/smi_config_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.449    18.387    u1/smi_config_inst/clk_out2
    SLICE_X6Y119         FDCE                                         r  u1/smi_config_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.226    18.613    
                         clock uncertainty           -0.194    18.419    
    SLICE_X6Y119         FDCE (Recov_fdce_C_CLR)     -0.258    18.161    u1/smi_config_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.161    
                         arrival time                         -16.099    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.291ns  (logic 0.484ns (21.122%)  route 1.807ns (78.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 18.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.322    16.081    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X6Y123         FDCE                                         f  u1/smi_config_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.444    18.382    u1/smi_config_inst/clk_out2
    SLICE_X6Y123         FDCE                                         r  u1/smi_config_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.226    18.608    
                         clock uncertainty           -0.194    18.414    
    SLICE_X6Y123         FDCE (Recov_fdce_C_CLR)     -0.258    18.156    u1/smi_config_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.156    
                         arrival time                         -16.081    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out1_clk_ref rise@15.000ns)
  Data Path Delay:        2.291ns  (logic 0.484ns (21.122%)  route 1.807ns (78.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 18.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns = ( 13.790 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    10.634 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.158    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.239 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.551    13.790    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.379    14.169 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.485    14.654    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.105    14.759 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          1.322    16.081    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X6Y123         FDCE                                         f  u1/smi_config_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.444    18.382    u1/smi_config_inst/clk_out2
    SLICE_X6Y123         FDCE                                         r  u1/smi_config_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.226    18.608    
                         clock uncertainty           -0.194    18.414    
    SLICE_X6Y123         FDCE (Recov_fdce_C_CLR)     -0.258    18.156    u1/smi_config_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.156    
                         arrival time                         -16.081    
  -------------------------------------------------------------------
                         slack                                  2.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.770%)  route 0.418ns (69.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.194     0.064    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X3Y122         FDCE                                         f  u1/smi_config_inst/timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.916    -0.938    u1/smi_config_inst/clk_out2
    SLICE_X3Y122         FDCE                                         r  u1/smi_config_inst/timer_reg[14]/C
                         clock pessimism              0.722    -0.216    
                         clock uncertainty            0.194    -0.023    
    SLICE_X3Y122         FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    u1/smi_config_inst/timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/phy_init_end_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.938%)  route 0.480ns (72.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.255     0.126    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X3Y123         FDCE                                         f  u1/smi_config_inst/phy_init_end_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.914    -0.940    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
                         clock pessimism              0.722    -0.218    
                         clock uncertainty            0.194    -0.025    
    SLICE_X3Y123         FDCE (Remov_fdce_C_CLR)     -0.092    -0.117    u1/smi_config_inst/phy_init_end_reg
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/tm_cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.584%)  route 0.541ns (74.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.317     0.187    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X2Y124         FDCE                                         f  u1/smi_config_inst/tm_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.913    -0.941    u1/smi_config_inst/clk_out2
    SLICE_X2Y124         FDCE                                         r  u1/smi_config_inst/tm_cnt_reg[20]/C
                         clock pessimism              0.722    -0.219    
                         clock uncertainty            0.194    -0.026    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.067    -0.093    u1/smi_config_inst/tm_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/tm_cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.584%)  route 0.541ns (74.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.317     0.187    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X2Y124         FDCE                                         f  u1/smi_config_inst/tm_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.913    -0.941    u1/smi_config_inst/clk_out2
    SLICE_X2Y124         FDCE                                         r  u1/smi_config_inst/tm_cnt_reg[21]/C
                         clock pessimism              0.722    -0.219    
                         clock uncertainty            0.194    -0.026    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.067    -0.093    u1/smi_config_inst/tm_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/tm_cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.584%)  route 0.541ns (74.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.317     0.187    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X2Y124         FDCE                                         f  u1/smi_config_inst/tm_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.913    -0.941    u1/smi_config_inst/clk_out2
    SLICE_X2Y124         FDCE                                         r  u1/smi_config_inst/tm_cnt_reg[22]/C
                         clock pessimism              0.722    -0.219    
                         clock uncertainty            0.194    -0.026    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.067    -0.093    u1/smi_config_inst/tm_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/tm_cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.584%)  route 0.541ns (74.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.317     0.187    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X2Y124         FDCE                                         f  u1/smi_config_inst/tm_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.913    -0.941    u1/smi_config_inst/clk_out2
    SLICE_X2Y124         FDCE                                         r  u1/smi_config_inst/tm_cnt_reg[23]/C
                         clock pessimism              0.722    -0.219    
                         clock uncertainty            0.194    -0.026    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.067    -0.093    u1/smi_config_inst/tm_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[22]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.035%)  route 0.557ns (74.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.333     0.203    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X4Y124         FDCE                                         f  u1/smi_config_inst/timer_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.912    -0.942    u1/smi_config_inst/clk_out2
    SLICE_X4Y124         FDCE                                         r  u1/smi_config_inst/timer_reg[22]/C
                         clock pessimism              0.722    -0.220    
                         clock uncertainty            0.194    -0.027    
    SLICE_X4Y124         FDCE (Remov_fdce_C_CLR)     -0.092    -0.119    u1/smi_config_inst/timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[23]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.035%)  route 0.557ns (74.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.333     0.203    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X4Y124         FDCE                                         f  u1/smi_config_inst/timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.912    -0.942    u1/smi_config_inst/clk_out2
    SLICE_X4Y124         FDCE                                         r  u1/smi_config_inst/timer_reg[23]/C
                         clock pessimism              0.722    -0.220    
                         clock uncertainty            0.194    -0.027    
    SLICE_X4Y124         FDCE (Remov_fdce_C_CLR)     -0.092    -0.119    u1/smi_config_inst/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/timer_reg[24]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.035%)  route 0.557ns (74.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.333     0.203    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X4Y124         FDCE                                         f  u1/smi_config_inst/timer_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.912    -0.942    u1/smi_config_inst/clk_out2
    SLICE_X4Y124         FDCE                                         r  u1/smi_config_inst/timer_reg[24]/C
                         clock pessimism              0.722    -0.220    
                         clock uncertainty            0.194    -0.027    
    SLICE_X4Y124         FDCE (Remov_fdce_C_CLR)     -0.092    -0.119    u1/smi_config_inst/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/smi_config_inst/tm_cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.752%)  route 0.597ns (76.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.540    u1/reset_m0/sys_clk
    SLICE_X0Y123         FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.224    -0.175    u1/reset_m0/e_reset
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=74, routed)          0.373     0.243    u1/smi_config_inst/rst_n_reg_reg
    SLICE_X2Y123         FDCE                                         f  u1/smi_config_inst/tm_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.914    -0.940    u1/smi_config_inst/clk_out2
    SLICE_X2Y123         FDCE                                         r  u1/smi_config_inst/tm_cnt_reg[16]/C
                         clock pessimism              0.722    -0.218    
                         clock uncertainty            0.194    -0.025    
    SLICE_X2Y123         FDCE (Remov_fdce_C_CLR)     -0.067    -0.092    u1/smi_config_inst/tm_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_ref
  To Clock:  clk_out2_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack       17.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.389ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdc_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.484ns (22.099%)  route 1.706ns (77.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 18.393 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          1.076     0.980    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X1Y116         FDCE                                         f  u1/smi_config_inst/smi_inst/mdc_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.455    18.393    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[14]/C
                         clock pessimism              0.381    18.774    
                         clock uncertainty           -0.074    18.700    
    SLICE_X1Y116         FDCE (Recov_fdce_C_CLR)     -0.331    18.369    u1/smi_config_inst/smi_inst/mdc_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 17.389    

Slack (MET) :             17.389ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.484ns (22.099%)  route 1.706ns (77.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 18.393 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          1.076     0.980    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X1Y116         FDCE                                         f  u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.455    18.393    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y116         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]/C
                         clock pessimism              0.381    18.774    
                         clock uncertainty           -0.074    18.700    
    SLICE_X1Y116         FDCE (Recov_fdce_C_CLR)     -0.331    18.369    u1/smi_config_inst/smi_inst/mdc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 17.389    

Slack (MET) :             17.414ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.484ns (22.365%)  route 1.680ns (77.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 18.392 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          1.050     0.954    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X1Y117         FDCE                                         f  u1/smi_config_inst/smi_inst/write_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.454    18.392    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y117         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[2]/C
                         clock pessimism              0.381    18.773    
                         clock uncertainty           -0.074    18.699    
    SLICE_X1Y117         FDCE (Recov_fdce_C_CLR)     -0.331    18.368    u1/smi_config_inst/smi_inst/write_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 17.414    

Slack (MET) :             17.450ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdio_out_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.484ns (22.327%)  route 1.684ns (77.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 18.392 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          1.054     0.958    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X0Y117         FDPE                                         f  u1/smi_config_inst/smi_inst/mdio_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.454    18.392    u1/smi_config_inst/smi_inst/clk
    SLICE_X0Y117         FDPE                                         r  u1/smi_config_inst/smi_inst/mdio_out_reg/C
                         clock pessimism              0.381    18.773    
                         clock uncertainty           -0.074    18.699    
    SLICE_X0Y117         FDPE (Recov_fdpe_C_PRE)     -0.292    18.407    u1/smi_config_inst/smi_inst/mdio_out_reg
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                 17.450    

Slack (MET) :             17.652ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.484ns (25.132%)  route 1.442ns (74.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 18.391 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.812     0.716    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X0Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/write_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.453    18.391    u1/smi_config_inst/smi_inst/clk
    SLICE_X0Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[0]/C
                         clock pessimism              0.381    18.772    
                         clock uncertainty           -0.074    18.698    
    SLICE_X0Y118         FDCE (Recov_fdce_C_CLR)     -0.331    18.367    u1/smi_config_inst/smi_inst/write_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 17.652    

Slack (MET) :             17.652ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.484ns (25.132%)  route 1.442ns (74.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 18.391 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.812     0.716    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X0Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/write_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.453    18.391    u1/smi_config_inst/smi_inst/clk
    SLICE_X0Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[1]/C
                         clock pessimism              0.381    18.772    
                         clock uncertainty           -0.074    18.698    
    SLICE_X0Y118         FDCE (Recov_fdce_C_CLR)     -0.331    18.367    u1/smi_config_inst/smi_inst/write_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 17.652    

Slack (MET) :             17.655ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.484ns (25.181%)  route 1.438ns (74.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 18.391 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.808     0.712    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X1Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/write_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.453    18.391    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[3]/C
                         clock pessimism              0.381    18.772    
                         clock uncertainty           -0.074    18.698    
    SLICE_X1Y118         FDCE (Recov_fdce_C_CLR)     -0.331    18.367    u1/smi_config_inst/smi_inst/write_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 17.655    

Slack (MET) :             17.655ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.484ns (25.181%)  route 1.438ns (74.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 18.391 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.808     0.712    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X1Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/write_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.453    18.391    u1/smi_config_inst/smi_inst/clk
    SLICE_X1Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]/C
                         clock pessimism              0.381    18.772    
                         clock uncertainty           -0.074    18.698    
    SLICE_X1Y118         FDCE (Recov_fdce_C_CLR)     -0.331    18.367    u1/smi_config_inst/smi_inst/write_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 17.655    

Slack (MET) :             17.775ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdc_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.484ns (26.817%)  route 1.321ns (73.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 18.393 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.691     0.595    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X3Y115         FDCE                                         f  u1/smi_config_inst/smi_inst/mdc_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.455    18.393    u1/smi_config_inst/smi_inst/clk
    SLICE_X3Y115         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[0]/C
                         clock pessimism              0.381    18.774    
                         clock uncertainty           -0.074    18.700    
    SLICE_X3Y115         FDCE (Recov_fdce_C_CLR)     -0.331    18.369    u1/smi_config_inst/smi_inst/mdc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 17.775    

Slack (MET) :             17.775ns  (required time - arrival time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdc_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_ref rise@20.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.484ns (26.817%)  route 1.321ns (73.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 18.393 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.366 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.842    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.551    -1.210    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.379    -0.831 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.630    -0.201    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.105    -0.096 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.691     0.595    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X3Y115         FDCE                                         f  u1/smi_config_inst/smi_inst/mdc_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.808    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399    15.408 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    16.861    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.938 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         1.455    18.393    u1/smi_config_inst/smi_inst/clk
    SLICE_X3Y115         FDCE                                         r  u1/smi_config_inst/smi_inst/mdc_cnt_reg[13]/C
                         clock pessimism              0.381    18.774    
                         clock uncertainty           -0.074    18.700    
    SLICE_X3Y115         FDCE (Recov_fdce_C_CLR)     -0.331    18.369    u1/smi_config_inst/smi_inst/mdc_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 17.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.766%)  route 0.536ns (74.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.210     0.182    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X6Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/read_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X6Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[0]/C
                         clock pessimism              0.437    -0.498    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    u1/smi_config_inst/smi_inst/read_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.766%)  route 0.536ns (74.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.210     0.182    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X6Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/read_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X6Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[1]/C
                         clock pessimism              0.437    -0.498    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    u1/smi_config_inst/smi_inst/read_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.057%)  route 0.528ns (73.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.202     0.174    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X5Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/read_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[2]/C
                         clock pessimism              0.437    -0.498    
    SLICE_X5Y118         FDCE (Remov_fdce_C_CLR)     -0.092    -0.590    u1/smi_config_inst/smi_inst/read_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.057%)  route 0.528ns (73.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.202     0.174    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X5Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/read_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[3]/C
                         clock pessimism              0.437    -0.498    
    SLICE_X5Y118         FDCE (Remov_fdce_C_CLR)     -0.092    -0.590    u1/smi_config_inst/smi_inst/read_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/read_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.057%)  route 0.528ns (73.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.202     0.174    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X5Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/read_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/read_cnt_reg[4]/C
                         clock pessimism              0.437    -0.498    
    SLICE_X5Y118         FDCE (Remov_fdce_C_CLR)     -0.092    -0.590    u1/smi_config_inst/smi_inst/read_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.921%)  route 0.532ns (74.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.206     0.177    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X4Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X4Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.437    -0.498    
    SLICE_X4Y118         FDCE (Remov_fdce_C_CLR)     -0.092    -0.590    u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.921%)  route 0.532ns (74.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.206     0.177    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X4Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X4Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.437    -0.498    
    SLICE_X4Y118         FDCE (Remov_fdce_C_CLR)     -0.092    -0.590    u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/done_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.921%)  route 0.532ns (74.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.206     0.177    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X4Y118         FDCE                                         f  u1/smi_config_inst/smi_inst/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.919    -0.935    u1/smi_config_inst/smi_inst/clk
    SLICE_X4Y118         FDCE                                         r  u1/smi_config_inst/smi_inst/done_reg/C
                         clock pessimism              0.437    -0.498    
    SLICE_X4Y118         FDCE (Remov_fdce_C_CLR)     -0.092    -0.590    u1/smi_config_inst/smi_inst/done_reg
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdio_in_reg_c/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.845%)  route 0.534ns (74.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.208     0.179    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X5Y119         FDCE                                         f  u1/smi_config_inst/smi_inst/mdio_in_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.918    -0.936    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y119         FDCE                                         r  u1/smi_config_inst/smi_inst/mdio_in_reg_c/C
                         clock pessimism              0.437    -0.499    
    SLICE_X5Y119         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    u1/smi_config_inst/smi_inst/mdio_in_reg_c
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/mdio_in_reg_c_0/CLR
                            (removal check against rising-edge clock clk_out2_clk_ref  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.845%)  route 0.534ns (74.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.740 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.209    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.643    -0.540    u1/smi_config_inst/clk_out2
    SLICE_X3Y123         FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  u1/smi_config_inst/phy_init_end_reg/Q
                         net (fo=7, routed)           0.326    -0.073    u1/smi_config_inst/smi_inst/rst_n
    SLICE_X6Y119         LUT1 (Prop_lut1_I0_O)        0.045    -0.028 f  u1/smi_config_inst/smi_inst/mdc_i_2/O
                         net (fo=51, routed)          0.208     0.179    u1/smi_config_inst/smi_inst/mdc_i_2_n_0
    SLICE_X5Y119         FDCE                                         f  u1/smi_config_inst/smi_inst/mdio_in_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    refclk/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  refclk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    refclk/inst/clk_in1_clk_ref
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.462 r  refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.883    refclk/inst/clk_out2_clk_ref
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  refclk/inst/clkout2_buf/O
                         net (fo=127, routed)         0.918    -0.936    u1/smi_config_inst/smi_inst/clk
    SLICE_X5Y119         FDCE                                         r  u1/smi_config_inst/smi_inst/mdio_in_reg_c_0/C
                         clock pessimism              0.437    -0.499    
    SLICE_X5Y119         FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    u1/smi_config_inst/smi_inst/mdio_in_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.771    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[2]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.505ns (8.644%)  route 5.337ns (91.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.786    10.744    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y77         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.509    12.690    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y77         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[2]/C
                         clock pessimism              0.169    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X24Y77         FDCE (Recov_fdce_C_CLR)     -0.493    12.331    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[3]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.505ns (8.644%)  route 5.337ns (91.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.786    10.744    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y77         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.509    12.690    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y77         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[3]/C
                         clock pessimism              0.169    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X24Y77         FDCE (Recov_fdce_C_CLR)     -0.493    12.331    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[4]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.505ns (8.644%)  route 5.337ns (91.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.786    10.744    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y77         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.509    12.690    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y77         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[4]/C
                         clock pessimism              0.169    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X24Y77         FDCE (Recov_fdce_C_CLR)     -0.493    12.331    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[5]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.505ns (8.644%)  route 5.337ns (91.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.786    10.744    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y77         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.509    12.690    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y77         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[5]/C
                         clock pessimism              0.169    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X24Y77         FDCE (Recov_fdce_C_CLR)     -0.493    12.331    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[6]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.505ns (8.644%)  route 5.337ns (91.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.786    10.744    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y77         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.509    12.690    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y77         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[6]/C
                         clock pessimism              0.169    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X24Y77         FDCE (Recov_fdce_C_CLR)     -0.493    12.331    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[6]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[7]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.505ns (8.644%)  route 5.337ns (91.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.786    10.744    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y77         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.509    12.690    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y77         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[7]/C
                         clock pessimism              0.169    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X24Y77         FDCE (Recov_fdce_C_CLR)     -0.493    12.331    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[8]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.505ns (8.644%)  route 5.337ns (91.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.786    10.744    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y77         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.509    12.690    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y77         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[8]/C
                         clock pessimism              0.169    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X24Y77         FDCE (Recov_fdce_C_CLR)     -0.493    12.331    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[9]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.505ns (8.644%)  route 5.337ns (91.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 12.690 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.786    10.744    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y77         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.509    12.690    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y77         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[9]/C
                         clock pessimism              0.169    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X24Y77         FDCE (Recov_fdce_C_CLR)     -0.493    12.331    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[15]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.505ns (8.643%)  route 5.338ns (91.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 12.696 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.787    10.745    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y83         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.515    12.696    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y83         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[15]/C
                         clock pessimism              0.169    12.865    
                         clock uncertainty           -0.035    12.830    
    SLICE_X24Y83         FDCE (Recov_fdce_C_CLR)     -0.493    12.337    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[15]
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 u1/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.505ns (8.643%)  route 5.338ns (91.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 12.696 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.263    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.344 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.558     4.902    u1/arbi_inst/clk
    SLICE_X4Y116         FDPE                                         r  u1/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDPE (Prop_fdpe_C_Q)         0.379     5.281 r  u1/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.551     5.831    u1/arbi_inst/e_rst_en
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.126     5.957 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2840, routed)        4.787    10.745    u1/mac_test0/mac_top0/mac_tx0/udp0/rst_n
    SLICE_X24Y83         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    V18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         1.370     9.370 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.104    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.181 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        1.515    12.696    u1/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X24Y83         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]/C
                         clock pessimism              0.169    12.865    
                         clock uncertainty           -0.035    12.830    
    SLICE_X24Y83         FDCE (Recov_fdce_C_CLR)     -0.493    12.337    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  1.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.590%)  route 0.279ns (66.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.279     2.130    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y101         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.930     2.169    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y101         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.256     1.914    
    SLICE_X2Y101         FDPE (Remov_fdpe_C_PRE)     -0.071     1.843    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.590%)  route 0.279ns (66.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.279     2.130    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y101         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.930     2.169    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y101         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]/C
                         clock pessimism             -0.256     1.914    
    SLICE_X2Y101         FDPE (Remov_fdpe_C_PRE)     -0.071     1.843    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[23]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.590%)  route 0.279ns (66.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.279     2.130    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y101         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.930     2.169    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y101         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[23]/C
                         clock pessimism             -0.256     1.914    
    SLICE_X2Y101         FDPE (Remov_fdpe_C_PRE)     -0.071     1.843    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.590%)  route 0.279ns (66.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.279     2.130    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y101         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.930     2.169    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y101         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]/C
                         clock pessimism             -0.256     1.914    
    SLICE_X2Y101         FDPE (Remov_fdpe_C_PRE)     -0.071     1.843    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.185%)  route 0.326ns (69.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.326     2.177    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y101         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.929     2.168    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y101         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]/C
                         clock pessimism             -0.256     1.913    
    SLICE_X4Y101         FDPE (Remov_fdpe_C_PRE)     -0.095     1.818    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.185%)  route 0.326ns (69.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.326     2.177    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y101         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.929     2.168    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y101         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]/C
                         clock pessimism             -0.256     1.913    
    SLICE_X4Y101         FDPE (Remov_fdpe_C_PRE)     -0.095     1.818    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[31]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.185%)  route 0.326ns (69.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.326     2.177    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y101         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.929     2.168    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y101         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[31]/C
                         clock pessimism             -0.256     1.913    
    SLICE_X4Y101         FDPE (Remov_fdpe_C_PRE)     -0.095     1.818    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.185%)  route 0.326ns (69.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.326     2.177    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y101         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.929     2.168    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y101         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]/C
                         clock pessimism             -0.256     1.913    
    SLICE_X4Y101         FDPE (Remov_fdpe_C_PRE)     -0.095     1.818    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.548%)  route 0.353ns (71.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.353     2.204    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y102         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.930     2.169    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y102         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[1]/C
                         clock pessimism             -0.256     1.914    
    SLICE_X2Y102         FDPE (Remov_fdpe_C_PRE)     -0.071     1.843    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.548%)  route 0.353ns (71.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.963    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.989 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.721     1.710    u1/mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X5Y99          FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.851 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.353     2.204    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y102         FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    V18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    V18                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.211    u1/util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.240 r  u1/util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=3214, routed)        0.930     2.169    u1/mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y102         FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.256     1.914    
    SLICE_X2Y102         FDPE (Remov_fdpe_C_PRE)     -0.071     1.843    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.362    





