Analysis & Synthesis report for DE0_CV
Thu Jan  5 14:34:25 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path
 10. Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0
 11. Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1
 12. Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2
 13. Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3
 14. Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4
 15. Parameter Settings for User Entity Instance: pll250_0002:pll250_inst|altera_pll:altera_pll_i
 16. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h5"
 17. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h4"
 18. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h3"
 19. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h2"
 20. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h1"
 21. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_OR:g8"
 22. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7"
 23. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_2x1MUX:g5"
 24. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_OR:g32"
 25. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0"
 26. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1"
 27. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_XOR:g0"
 28. Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0"
 29. Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|_32bit_ADD:a|full_adder:FA31"
 30. Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|_32bit_ADD:a"
 31. Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4"
 32. Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3"
 33. Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2"
 34. Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1"
 35. Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0"
 36. Port Connectivity Checks: "pll250_0002:pll250_inst|altera_pll:altera_pll_i"
 37. Port Connectivity Checks: "pll250_0002:pll250_inst"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jan  5 14:34:25 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; DE0_CV                                         ;
; Top-level Entity Name           ; DE0_CV                                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 404                                            ;
; Total pins                      ; 52                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DE0_CV             ; DE0_CV             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Remove Duplicate Registers                                                      ; Off                ; On                 ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                                     ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; _32bit_SUB.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_SUB.v               ;         ;
; _32bit_XOR.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_XOR.v               ;         ;
; _32bit_ADD.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_ADD.v               ;         ;
; full_adder.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/full_adder.v               ;         ;
; half_adder.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/half_adder.v               ;         ;
; _32bit_REG.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_REG.v               ;         ;
; _32bit_OR.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_OR.v                ;         ;
; _32bit_SLT.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_SLT.v               ;         ;
; _32bit_2x1MUX.v                  ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_2x1MUX.v            ;         ;
; _32bit_DIV.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_DIV.v               ;         ;
; DIV_datpath.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DIV_datpath.v              ;         ;
; DIV_control.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DIV_control.v              ;         ;
; display.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/display.v                  ;         ;
; decimal_to_7seg.v                ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/decimal_to_7seg.v          ;         ;
; DE0_CV.v                         ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v                   ;         ;
; delay_datapath.v                 ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/delay_datapath.v           ;         ;
; LowtoHigh_control.v              ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/LowtoHigh_control.v        ;         ;
; LowtoHigh.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/LowtoHigh.v                ;         ;
; singlepath_plode_wrapper.v       ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_plode_wrapper.v ;         ;
; pll250/pll250_0002.v             ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/pll250/pll250_0002.v       ; pll250  ;
; singlepath_3.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v             ;         ;
; singlepath_3_5.v                 ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_5.v           ;         ;
; altera_pll.v                     ; yes             ; Megafunction           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                                           ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                  ;
+---------------------------------------------+----------------------------------------------------------------+
; Resource                                    ; Usage                                                          ;
+---------------------------------------------+----------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 442                                                            ;
;                                             ;                                                                ;
; Combinational ALUT usage for logic          ; 781                                                            ;
;     -- 7 input functions                    ; 1                                                              ;
;     -- 6 input functions                    ; 101                                                            ;
;     -- 5 input functions                    ; 88                                                             ;
;     -- 4 input functions                    ; 209                                                            ;
;     -- <=3 input functions                  ; 382                                                            ;
;                                             ;                                                                ;
; Dedicated logic registers                   ; 404                                                            ;
;                                             ;                                                                ;
; I/O pins                                    ; 52                                                             ;
;                                             ;                                                                ;
; Total DSP Blocks                            ; 0                                                              ;
;                                             ;                                                                ;
; Total PLLs                                  ; 1                                                              ;
;     -- PLLs                                 ; 1                                                              ;
;                                             ;                                                                ;
; Maximum fan-out node                        ; pll250_0002:pll250_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 405                                                            ;
; Total fan-out                               ; 4339                                                           ;
; Average fan-out                             ; 3.35                                                           ;
+---------------------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |DE0_CV                                         ; 781 (0)             ; 404 (0)                   ; 0                 ; 0          ; 52   ; 0            ; |DE0_CV                                                                                                                                       ; DE0_CV            ; work         ;
;    |LowtoHigh:htl|                              ; 217 (0)             ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl                                                                                                                         ; LowtoHigh         ; work         ;
;       |LowtoHigh_control:control|               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl|LowtoHigh_control:control                                                                                               ; LowtoHigh_control ; work         ;
;       |delay_datapath:datapath|                 ; 215 (0)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl|delay_datapath:datapath                                                                                                 ; delay_datapath    ; work         ;
;          |_32bit_REG:r|                         ; 41 (41)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl|delay_datapath:datapath|_32bit_REG:r                                                                                    ; _32bit_REG        ; work         ;
;          |singlepath_3_5:path|                  ; 174 (4)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path                                                                             ; singlepath_3_5    ; work         ;
;             |singlepath_3:p0|                   ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0                                                             ; singlepath_3      ; work         ;
;             |singlepath_3:p1|                   ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1                                                             ; singlepath_3      ; work         ;
;             |singlepath_3:p2|                   ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2                                                             ; singlepath_3      ; work         ;
;             |singlepath_3:p3|                   ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3                                                             ; singlepath_3      ; work         ;
;             |singlepath_3:p4|                   ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4                                                             ; singlepath_3      ; work         ;
;    |decimal_to_7seg:dectoseg|                   ; 522 (0)             ; 370 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg                                                                                                              ; decimal_to_7seg   ; work         ;
;       |_32bit_DIV:h0|                           ; 93 (0)              ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0                                                                                                ; _32bit_DIV        ; work         ;
;          |DIV_control:g0|                       ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_control:g0                                                                                 ; DIV_control       ; work         ;
;          |DIV_datpath:g1|                       ; 87 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1                                                                                 ; DIV_datpath       ; work         ;
;             |_32bit_2x1MUX:g5|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_2x1MUX:g5                                                                ; _32bit_2x1MUX     ; work         ;
;             |_32bit_ADD:g7|                     ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7                                                                   ; _32bit_ADD        ; work         ;
;                |full_adder:FA10|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA13|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA16|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA19|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA22|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA25|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA28|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA4|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4|half_adder:second_sum                              ; half_adder        ; work         ;
;                |full_adder:FA7|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7|half_adder:second_sum                              ; half_adder        ; work         ;
;             |_32bit_REG:g0|                     ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_REG:g0                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_REG:g6|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_REG:g6                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_SLT:g3|                     ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SLT:g3                                                                   ; _32bit_SLT        ; work         ;
;                |_32bit_SUB:c0|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0                                                     ; _32bit_SUB        ; work         ;
;                   |_32bit_ADD:g1|               ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1                                       ; _32bit_ADD        ; work         ;
;                      |full_adder:FA30|          ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30                       ; full_adder        ; work         ;
;                         |half_adder:second_sum| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum ; half_adder        ; work         ;
;                      |full_adder:FA3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA3                        ; full_adder        ; work         ;
;             |_32bit_SUB:g2|                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2                                                                   ; _32bit_SUB        ; work         ;
;                |_32bit_ADD:g1|                  ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1                                                     ; _32bit_ADD        ; work         ;
;                   |full_adder:FA10|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA11|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA12|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA13|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA14|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA15|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA16|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA17|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA18|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA19|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA20|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA21|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA22|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA23|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA24|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA25|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA26|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA27|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA28|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA29|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA2|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA30|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA31|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA3|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA4|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA5|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA6|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA7|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA8|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA9|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9|half_adder:second_sum                ; half_adder        ; work         ;
;       |_32bit_DIV:h1|                           ; 94 (0)              ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1                                                                                                ; _32bit_DIV        ; work         ;
;          |DIV_control:g0|                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_control:g0                                                                                 ; DIV_control       ; work         ;
;          |DIV_datpath:g1|                       ; 87 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1                                                                                 ; DIV_datpath       ; work         ;
;             |_32bit_2x1MUX:g5|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_2x1MUX:g5                                                                ; _32bit_2x1MUX     ; work         ;
;             |_32bit_ADD:g7|                     ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7                                                                   ; _32bit_ADD        ; work         ;
;                |full_adder:FA10|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA13|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA16|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA19|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA22|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA25|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA28|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA4|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4|half_adder:second_sum                              ; half_adder        ; work         ;
;                |full_adder:FA7|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7|half_adder:second_sum                              ; half_adder        ; work         ;
;             |_32bit_REG:g0|                     ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_REG:g0                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_REG:g6|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_REG:g6                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_SLT:g3|                     ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SLT:g3                                                                   ; _32bit_SLT        ; work         ;
;                |_32bit_SUB:c0|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0                                                     ; _32bit_SUB        ; work         ;
;                   |_32bit_ADD:g1|               ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1                                       ; _32bit_ADD        ; work         ;
;                      |full_adder:FA30|          ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30                       ; full_adder        ; work         ;
;                         |half_adder:second_sum| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum ; half_adder        ; work         ;
;                      |full_adder:FA3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA3                        ; full_adder        ; work         ;
;             |_32bit_SUB:g2|                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2                                                                   ; _32bit_SUB        ; work         ;
;                |_32bit_ADD:g1|                  ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1                                                     ; _32bit_ADD        ; work         ;
;                   |full_adder:FA10|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA11|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA12|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA13|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA14|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA15|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA16|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA17|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA18|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA19|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA20|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA21|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA22|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA23|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA24|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA25|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA26|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA27|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA28|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA29|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA2|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA30|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA31|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA3|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA4|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA5|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA6|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA7|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA8|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA9|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h1|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9|half_adder:second_sum                ; half_adder        ; work         ;
;       |_32bit_DIV:h2|                           ; 94 (0)              ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2                                                                                                ; _32bit_DIV        ; work         ;
;          |DIV_control:g0|                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_control:g0                                                                                 ; DIV_control       ; work         ;
;          |DIV_datpath:g1|                       ; 87 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1                                                                                 ; DIV_datpath       ; work         ;
;             |_32bit_2x1MUX:g5|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_2x1MUX:g5                                                                ; _32bit_2x1MUX     ; work         ;
;             |_32bit_ADD:g7|                     ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7                                                                   ; _32bit_ADD        ; work         ;
;                |full_adder:FA10|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA13|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA16|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA19|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA22|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA25|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA28|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA4|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4|half_adder:second_sum                              ; half_adder        ; work         ;
;                |full_adder:FA7|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7|half_adder:second_sum                              ; half_adder        ; work         ;
;             |_32bit_REG:g0|                     ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_REG:g0                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_REG:g6|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_REG:g6                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_SLT:g3|                     ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SLT:g3                                                                   ; _32bit_SLT        ; work         ;
;                |_32bit_SUB:c0|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0                                                     ; _32bit_SUB        ; work         ;
;                   |_32bit_ADD:g1|               ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1                                       ; _32bit_ADD        ; work         ;
;                      |full_adder:FA30|          ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30                       ; full_adder        ; work         ;
;                         |half_adder:second_sum| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum ; half_adder        ; work         ;
;                      |full_adder:FA3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA3                        ; full_adder        ; work         ;
;             |_32bit_SUB:g2|                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2                                                                   ; _32bit_SUB        ; work         ;
;                |_32bit_ADD:g1|                  ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1                                                     ; _32bit_ADD        ; work         ;
;                   |full_adder:FA10|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA11|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA12|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA13|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA14|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA15|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA16|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA17|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA18|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA19|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA20|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA21|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA22|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA23|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA24|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA25|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA26|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA27|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA28|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA29|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA2|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA30|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA31|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA3|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA4|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA5|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA6|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA7|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA8|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA9|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h2|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9|half_adder:second_sum                ; half_adder        ; work         ;
;       |_32bit_DIV:h3|                           ; 94 (0)              ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3                                                                                                ; _32bit_DIV        ; work         ;
;          |DIV_control:g0|                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_control:g0                                                                                 ; DIV_control       ; work         ;
;          |DIV_datpath:g1|                       ; 87 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1                                                                                 ; DIV_datpath       ; work         ;
;             |_32bit_2x1MUX:g5|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_2x1MUX:g5                                                                ; _32bit_2x1MUX     ; work         ;
;             |_32bit_ADD:g7|                     ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7                                                                   ; _32bit_ADD        ; work         ;
;                |full_adder:FA10|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA13|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA16|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA19|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA22|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA25|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA28|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA4|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4|half_adder:second_sum                              ; half_adder        ; work         ;
;                |full_adder:FA7|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7|half_adder:second_sum                              ; half_adder        ; work         ;
;             |_32bit_REG:g0|                     ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_REG:g0                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_REG:g6|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_REG:g6                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_SLT:g3|                     ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SLT:g3                                                                   ; _32bit_SLT        ; work         ;
;                |_32bit_SUB:c0|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0                                                     ; _32bit_SUB        ; work         ;
;                   |_32bit_ADD:g1|               ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1                                       ; _32bit_ADD        ; work         ;
;                      |full_adder:FA30|          ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30                       ; full_adder        ; work         ;
;                         |half_adder:second_sum| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum ; half_adder        ; work         ;
;                      |full_adder:FA3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA3                        ; full_adder        ; work         ;
;             |_32bit_SUB:g2|                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2                                                                   ; _32bit_SUB        ; work         ;
;                |_32bit_ADD:g1|                  ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1                                                     ; _32bit_ADD        ; work         ;
;                   |full_adder:FA10|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA11|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA12|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA13|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA14|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA15|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA16|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA17|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA18|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA19|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA20|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA21|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA22|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA23|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA24|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA25|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA26|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA27|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA28|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA29|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA2|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA30|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA31|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA3|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA4|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA5|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA6|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA7|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA8|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA9|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h3|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9|half_adder:second_sum                ; half_adder        ; work         ;
;       |_32bit_DIV:h4|                           ; 94 (0)              ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4                                                                                                ; _32bit_DIV        ; work         ;
;          |DIV_control:g0|                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_control:g0                                                                                 ; DIV_control       ; work         ;
;          |DIV_datpath:g1|                       ; 87 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1                                                                                 ; DIV_datpath       ; work         ;
;             |_32bit_2x1MUX:g5|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_2x1MUX:g5                                                                ; _32bit_2x1MUX     ; work         ;
;             |_32bit_ADD:g7|                     ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7                                                                   ; _32bit_ADD        ; work         ;
;                |full_adder:FA10|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA10|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA13|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA13|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA16|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA16|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA19|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA19|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA22|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA22|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA25|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA25|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA28|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28                                                   ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA28|half_adder:second_sum                             ; half_adder        ; work         ;
;                |full_adder:FA4|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA4|half_adder:second_sum                              ; half_adder        ; work         ;
;                |full_adder:FA7|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7                                                    ; full_adder        ; work         ;
;                   |half_adder:second_sum|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_ADD:g7|full_adder:FA7|half_adder:second_sum                              ; half_adder        ; work         ;
;             |_32bit_REG:g0|                     ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_REG:g0                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_REG:g6|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_REG:g6                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_SLT:g3|                     ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SLT:g3                                                                   ; _32bit_SLT        ; work         ;
;                |_32bit_SUB:c0|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0                                                     ; _32bit_SUB        ; work         ;
;                   |_32bit_ADD:g1|               ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1                                       ; _32bit_ADD        ; work         ;
;                      |full_adder:FA30|          ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30                       ; full_adder        ; work         ;
;                         |half_adder:second_sum| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum ; half_adder        ; work         ;
;                      |full_adder:FA3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA3                        ; full_adder        ; work         ;
;             |_32bit_SUB:g2|                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2                                                                   ; _32bit_SUB        ; work         ;
;                |_32bit_ADD:g1|                  ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1                                                     ; _32bit_ADD        ; work         ;
;                   |full_adder:FA10|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA11|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA12|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA13|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA14|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA15|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA16|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA17|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA18|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA19|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA20|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA21|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA22|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA23|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA24|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA25|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA26|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA27|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA28|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA29|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA2|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA30|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA31|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA3|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA4|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA5|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA6|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA7|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA8|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA9|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h4|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9|half_adder:second_sum                ; half_adder        ; work         ;
;       |_32bit_DIV:h5|                           ; 53 (0)              ; 35 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5                                                                                                ; _32bit_DIV        ; work         ;
;          |DIV_control:g0|                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_control:g0                                                                                 ; DIV_control       ; work         ;
;          |DIV_datpath:g1|                       ; 46 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1                                                                                 ; DIV_datpath       ; work         ;
;             |_32bit_REG:g0|                     ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_REG:g0                                                                   ; _32bit_REG        ; work         ;
;             |_32bit_SLT:g3|                     ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SLT:g3                                                                   ; _32bit_SLT        ; work         ;
;                |_32bit_SUB:c0|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0                                                     ; _32bit_SUB        ; work         ;
;                   |_32bit_ADD:g1|               ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1                                       ; _32bit_ADD        ; work         ;
;                      |full_adder:FA30|          ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30                       ; full_adder        ; work         ;
;                         |half_adder:second_sum| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum ; half_adder        ; work         ;
;                      |full_adder:FA3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0|_32bit_ADD:g1|full_adder:FA3                        ; full_adder        ; work         ;
;             |_32bit_SUB:g2|                     ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2                                                                   ; _32bit_SUB        ; work         ;
;                |_32bit_ADD:g1|                  ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1                                                     ; _32bit_ADD        ; work         ;
;                   |full_adder:FA10|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA10|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA11|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA11|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA12|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA12|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA13|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA13|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA14|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA14|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA15|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA15|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA16|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA16|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA17|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA17|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA18|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA18|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA19|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA19|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA20|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA20|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA21|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA21|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA22|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA22|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA23|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA23|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA24|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA24|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA25|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA25|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA26|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA26|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA27|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA27|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA28|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA28|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA29|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA29|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA2|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA2|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA30|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA30|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA31|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31                                     ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA31|half_adder:second_sum               ; half_adder        ; work         ;
;                   |full_adder:FA3|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA3|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA4|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA4|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA5|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA5|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA6|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA6|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA7|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA7|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA8|              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA8|half_adder:second_sum                ; half_adder        ; work         ;
;                   |full_adder:FA9|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9                                      ; full_adder        ; work         ;
;                      |half_adder:second_sum|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|decimal_to_7seg:dectoseg|_32bit_DIV:h5|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1|full_adder:FA9|half_adder:second_sum                ; half_adder        ; work         ;
;    |display:g0|                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|display:g0                                                                                                                            ; display           ; work         ;
;    |display:g1|                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|display:g1                                                                                                                            ; display           ; work         ;
;    |display:g2|                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|display:g2                                                                                                                            ; display           ; work         ;
;    |display:g3|                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|display:g3                                                                                                                            ; display           ; work         ;
;    |display:g4|                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|display:g4                                                                                                                            ; display           ; work         ;
;    |display:g5|                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|display:g5                                                                                                                            ; display           ; work         ;
;    |pll250_0002:pll250_inst|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|pll250_0002:pll250_inst                                                                                                               ; pll250_0002       ; pll250       ;
;       |altera_pll:altera_pll_i|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|pll250_0002:pll250_inst|altera_pll:altera_pll_i                                                                                       ; altera_pll        ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 404   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 186   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 346   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path ;
+------------------------------+-------+------+------------------------------------+
; Assignment                   ; Value ; From ; To                                 ;
+------------------------------+-------+------+------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w1                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w1                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w2                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w2                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w3                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w3                                 ;
+------------------------------+-------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0 ;
+------------------------------+-------+------+----------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                 ;
+------------------------------+-------+------+----------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1302                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1302                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Vcc~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Vcc~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11278                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11278                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11260                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11260                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11321                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11321                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11213                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11213                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11168                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11168                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11115                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11115                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11299                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11299                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11044                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11044                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10737                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10737                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11328                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11328                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10671                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10671                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N5683                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N5683                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N6779                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N6779                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N4471                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N4471                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11242                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11242                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10989                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10989                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10928                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10928                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N644                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N644                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10873                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10873                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1833                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1833                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N8114                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N8114                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10789                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10789                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10509                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10509                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10170                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10170                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9432                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9432                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9066                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9066                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9642                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9642                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9958                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9958                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10431                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10431                                             ;
+------------------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1 ;
+------------------------------+-------+------+----------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                 ;
+------------------------------+-------+------+----------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1302                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1302                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Vcc~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Vcc~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11278                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11278                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11260                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11260                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11321                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11321                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11213                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11213                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11168                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11168                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11115                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11115                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11299                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11299                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11044                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11044                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10737                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10737                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11328                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11328                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10671                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10671                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N5683                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N5683                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N6779                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N6779                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N4471                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N4471                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11242                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11242                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10989                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10989                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10928                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10928                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N644                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N644                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10873                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10873                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1833                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1833                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N8114                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N8114                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10789                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10789                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10509                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10509                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10170                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10170                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9432                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9432                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9066                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9066                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9642                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9642                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9958                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9958                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10431                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10431                                             ;
+------------------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2 ;
+------------------------------+-------+------+----------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                 ;
+------------------------------+-------+------+----------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1302                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1302                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Vcc~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Vcc~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11278                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11278                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11260                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11260                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11321                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11321                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11213                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11213                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11168                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11168                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11115                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11115                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11299                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11299                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11044                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11044                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10737                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10737                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11328                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11328                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10671                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10671                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N5683                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N5683                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N6779                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N6779                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N4471                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N4471                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11242                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11242                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10989                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10989                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10928                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10928                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N644                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N644                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10873                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10873                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1833                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1833                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N8114                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N8114                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10789                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10789                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10509                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10509                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10170                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10170                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9432                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9432                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9066                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9066                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9642                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9642                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9958                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9958                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10431                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10431                                             ;
+------------------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3 ;
+------------------------------+-------+------+----------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                 ;
+------------------------------+-------+------+----------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1302                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1302                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Vcc~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Vcc~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11278                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11278                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11260                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11260                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11321                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11321                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11213                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11213                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11168                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11168                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11115                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11115                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11299                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11299                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11044                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11044                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10737                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10737                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11328                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11328                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10671                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10671                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N5683                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N5683                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N6779                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N6779                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N4471                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N4471                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11242                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11242                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10989                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10989                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10928                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10928                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N644                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N644                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10873                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10873                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1833                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1833                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N8114                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N8114                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10789                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10789                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10509                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10509                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10170                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10170                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9432                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9432                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9066                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9066                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9642                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9642                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9958                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9958                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10431                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10431                                             ;
+------------------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4 ;
+------------------------------+-------+------+----------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                 ;
+------------------------------+-------+------+----------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1302                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1302                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Vcc~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Vcc~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd~buf0                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd~buf0                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11278                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11278                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11260                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11260                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11321                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11321                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11213                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11213                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11168                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11168                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11115                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11115                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11299                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11299                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11044                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11044                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10737                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10737                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11328                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11328                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10671                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10671                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N5683                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N5683                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N6779                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N6779                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N4471                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N4471                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11242                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11242                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10989                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10989                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10928                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10928                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N644                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N644                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10873                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10873                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N11314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N11314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10314                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10314                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N1833                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N1833                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N8114                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N8114                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10789                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10789                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10509                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10509                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10170                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10170                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9432                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9432                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9066                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9066                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9642                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9642                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N9958                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N9958                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N10431                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N10431                                             ;
+------------------------------+-------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll250_0002:pll250_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------+
; Parameter Name                       ; Value                  ; Type                         ;
+--------------------------------------+------------------------+------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                       ;
; fractional_vco_multiplier            ; false                  ; String                       ;
; pll_type                             ; General                ; String                       ;
; pll_subtype                          ; General                ; String                       ;
; number_of_clocks                     ; 1                      ; Signed Integer               ;
; operation_mode                       ; direct                 ; String                       ;
; deserialization_factor               ; 4                      ; Signed Integer               ;
; data_rate                            ; 0                      ; Signed Integer               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer               ;
; output_clock_frequency0              ; 250.000000 MHz         ; String                       ;
; phase_shift0                         ; 0 ps                   ; String                       ;
; duty_cycle0                          ; 50                     ; Signed Integer               ;
; output_clock_frequency1              ; 0 MHz                  ; String                       ;
; phase_shift1                         ; 0 ps                   ; String                       ;
; duty_cycle1                          ; 50                     ; Signed Integer               ;
; output_clock_frequency2              ; 0 MHz                  ; String                       ;
; phase_shift2                         ; 0 ps                   ; String                       ;
; duty_cycle2                          ; 50                     ; Signed Integer               ;
; output_clock_frequency3              ; 0 MHz                  ; String                       ;
; phase_shift3                         ; 0 ps                   ; String                       ;
; duty_cycle3                          ; 50                     ; Signed Integer               ;
; output_clock_frequency4              ; 0 MHz                  ; String                       ;
; phase_shift4                         ; 0 ps                   ; String                       ;
; duty_cycle4                          ; 50                     ; Signed Integer               ;
; output_clock_frequency5              ; 0 MHz                  ; String                       ;
; phase_shift5                         ; 0 ps                   ; String                       ;
; duty_cycle5                          ; 50                     ; Signed Integer               ;
; output_clock_frequency6              ; 0 MHz                  ; String                       ;
; phase_shift6                         ; 0 ps                   ; String                       ;
; duty_cycle6                          ; 50                     ; Signed Integer               ;
; output_clock_frequency7              ; 0 MHz                  ; String                       ;
; phase_shift7                         ; 0 ps                   ; String                       ;
; duty_cycle7                          ; 50                     ; Signed Integer               ;
; output_clock_frequency8              ; 0 MHz                  ; String                       ;
; phase_shift8                         ; 0 ps                   ; String                       ;
; duty_cycle8                          ; 50                     ; Signed Integer               ;
; output_clock_frequency9              ; 0 MHz                  ; String                       ;
; phase_shift9                         ; 0 ps                   ; String                       ;
; duty_cycle9                          ; 50                     ; Signed Integer               ;
; output_clock_frequency10             ; 0 MHz                  ; String                       ;
; phase_shift10                        ; 0 ps                   ; String                       ;
; duty_cycle10                         ; 50                     ; Signed Integer               ;
; output_clock_frequency11             ; 0 MHz                  ; String                       ;
; phase_shift11                        ; 0 ps                   ; String                       ;
; duty_cycle11                         ; 50                     ; Signed Integer               ;
; output_clock_frequency12             ; 0 MHz                  ; String                       ;
; phase_shift12                        ; 0 ps                   ; String                       ;
; duty_cycle12                         ; 50                     ; Signed Integer               ;
; output_clock_frequency13             ; 0 MHz                  ; String                       ;
; phase_shift13                        ; 0 ps                   ; String                       ;
; duty_cycle13                         ; 50                     ; Signed Integer               ;
; output_clock_frequency14             ; 0 MHz                  ; String                       ;
; phase_shift14                        ; 0 ps                   ; String                       ;
; duty_cycle14                         ; 50                     ; Signed Integer               ;
; output_clock_frequency15             ; 0 MHz                  ; String                       ;
; phase_shift15                        ; 0 ps                   ; String                       ;
; duty_cycle15                         ; 50                     ; Signed Integer               ;
; output_clock_frequency16             ; 0 MHz                  ; String                       ;
; phase_shift16                        ; 0 ps                   ; String                       ;
; duty_cycle16                         ; 50                     ; Signed Integer               ;
; output_clock_frequency17             ; 0 MHz                  ; String                       ;
; phase_shift17                        ; 0 ps                   ; String                       ;
; duty_cycle17                         ; 50                     ; Signed Integer               ;
; clock_name_0                         ;                        ; String                       ;
; clock_name_1                         ;                        ; String                       ;
; clock_name_2                         ;                        ; String                       ;
; clock_name_3                         ;                        ; String                       ;
; clock_name_4                         ;                        ; String                       ;
; clock_name_5                         ;                        ; String                       ;
; clock_name_6                         ;                        ; String                       ;
; clock_name_7                         ;                        ; String                       ;
; clock_name_8                         ;                        ; String                       ;
; clock_name_global_0                  ; false                  ; String                       ;
; clock_name_global_1                  ; false                  ; String                       ;
; clock_name_global_2                  ; false                  ; String                       ;
; clock_name_global_3                  ; false                  ; String                       ;
; clock_name_global_4                  ; false                  ; String                       ;
; clock_name_global_5                  ; false                  ; String                       ;
; clock_name_global_6                  ; false                  ; String                       ;
; clock_name_global_7                  ; false                  ; String                       ;
; clock_name_global_8                  ; false                  ; String                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer               ;
; m_cnt_bypass_en                      ; false                  ; String                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer               ;
; n_cnt_bypass_en                      ; false                  ; String                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en0                     ; false                  ; String                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en1                     ; false                  ; String                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en2                     ; false                  ; String                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en3                     ; false                  ; String                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en4                     ; false                  ; String                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en5                     ; false                  ; String                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en6                     ; false                  ; String                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en7                     ; false                  ; String                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en8                     ; false                  ; String                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en9                     ; false                  ; String                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en10                    ; false                  ; String                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en11                    ; false                  ; String                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en12                    ; false                  ; String                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en13                    ; false                  ; String                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en14                    ; false                  ; String                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en15                    ; false                  ; String                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en16                    ; false                  ; String                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en17                    ; false                  ; String                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer               ;
; pll_vco_div                          ; 1                      ; Signed Integer               ;
; pll_slf_rst                          ; false                  ; String                       ;
; pll_bw_sel                           ; low                    ; String                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                       ;
; pll_cp_current                       ; 0                      ; Signed Integer               ;
; pll_bwctrl                           ; 0                      ; Signed Integer               ;
; pll_fractional_division              ; 1                      ; Signed Integer               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                       ;
; mimic_fbclk_type                     ; gclk                   ; String                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer               ;
; refclk1_frequency                    ; 0 MHz                  ; String                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                       ;
+--------------------------------------+------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h5"                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; resultDiv ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; resultMod ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (4 bits) it drives; bit(s) "resultMod[31..4]" have no fanouts ;
; B[31..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[2]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h4"                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; resultMod ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (4 bits) it drives; bit(s) "resultMod[31..4]" have no fanouts ;
; B[31..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[2]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h3"                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; resultMod ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (4 bits) it drives; bit(s) "resultMod[31..4]" have no fanouts ;
; B[31..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[2]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h2"                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; resultMod ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (4 bits) it drives; bit(s) "resultMod[31..4]" have no fanouts ;
; B[31..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[2]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h1"                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; resultMod ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (4 bits) it drives; bit(s) "resultMod[31..4]" have no fanouts ;
; B[31..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[2]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_OR:g8" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_ADD:g7" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                          ;
; C0   ; Input ; Info     ; Stuck at VCC                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_2x1MUX:g5" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_OR:g32" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SLT:g3|_32bit_SUB:c0"           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_ADD:g1" ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; C0   ; Input ; Info     ; Stuck at VCC                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_XOR:g0" ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decimal_to_7seg:dectoseg|_32bit_DIV:h0"                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; resultMod ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (4 bits) it drives; bit(s) "resultMod[31..4]" have no fanouts ;
; B[31..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[2]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; B[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; B[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|_32bit_ADD:a|full_adder:FA31"                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|_32bit_ADD:a" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                                         ;
; C0   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Vcc  ; Input ; Info     ; Stuck at VCC                                                                ;
; gnd  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Vcc  ; Input ; Info     ; Stuck at VCC                                                                ;
; gnd  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Vcc  ; Input ; Info     ; Stuck at VCC                                                                ;
; gnd  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Vcc  ; Input ; Info     ; Stuck at VCC                                                                ;
; gnd  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Vcc  ; Input ; Info     ; Stuck at VCC                                                                ;
; gnd  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll250_0002:pll250_inst|altera_pll:altera_pll_i"                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll250_0002:pll250_inst" ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 404                         ;
;     ENA               ; 160                         ;
;     ENA SLD           ; 186                         ;
;     plain             ; 58                          ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 782                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 781                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 196                         ;
;         3 data inputs ; 127                         ;
;         4 data inputs ; 209                         ;
;         5 data inputs ; 88                          ;
;         6 data inputs ; 101                         ;
; boundary_port         ; 52                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 165.00                      ;
; Average LUT depth     ; 27.86                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Jan  5 14:34:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_sub.v
    Info (12023): Found entity 1: _32bit_SUB File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_SUB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_xor.v
    Info (12023): Found entity 1: _32bit_XOR File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_XOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_add.v
    Info (12023): Found entity 1: _32bit_ADD File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_ADD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.v
    Info (12023): Found entity 1: half_adder File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/half_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_reg.v
    Info (12023): Found entity 1: _32bit_REG File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_or.v
    Info (12023): Found entity 1: _32bit_OR File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_OR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_slt.v
    Info (12023): Found entity 1: _32bit_SLT File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_SLT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v
    Info (12023): Found entity 1: _32bit_2x1MUX File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_2x1MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_div.v
    Info (12023): Found entity 1: _32bit_DIV File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_DIV.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_datpath.v
    Info (12023): Found entity 1: DIV_datpath File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DIV_datpath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_control.v
    Info (12023): Found entity 1: DIV_control File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DIV_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v
    Info (12023): Found entity 1: _32bit_DIV_testbench File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_DIV_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/display.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file div_test.v
    Info (12023): Found entity 1: DIV_test File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DIV_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decimal_to_7seg.v
    Info (12023): Found entity 1: decimal_to_7seg File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/decimal_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dectoseg_test.v
    Info (12023): Found entity 1: decToSeg_test File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/decToSeg_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dectoseg_testbench.v
    Info (12023): Found entity 1: decToSeg_testbench File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/decToSeg_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv.v
    Info (12023): Found entity 1: DE0_CV File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file path1.v
    Info (12023): Found entity 1: path1 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/path1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file path1_testbench.v
    Info (12023): Found entity 1: path1_testbench File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/path1_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_control.v
    Info (12023): Found entity 1: delay_control File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/delay_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_datapath.v
    Info (12023): Found entity 1: delay_datapath File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/delay_datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: delay File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_testbench.v
    Info (12023): Found entity 1: delay_testbench File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/delay_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_plode.v
    Info (12023): Found entity 1: singlepath_plode File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_plode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v
    Info (12023): Found entity 1: singlepath_plode_testbench File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_plode_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lowtohigh_control.v
    Info (12023): Found entity 1: LowtoHigh_control File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/LowtoHigh_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lowtohigh.v
    Info (12023): Found entity 1: LowtoHigh File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/LowtoHigh.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v
    Info (12023): Found entity 1: LowtoHigh_testbench File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/LowtoHigh_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hightolow_testbench.v
    Info (12023): Found entity 1: HightoLow_testbench File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/HightoLow_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hightolow_control.v
    Info (12023): Found entity 1: HightoLow_control File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/HightoLow_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hightolow.v
    Info (12023): Found entity 1: HightoLow File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/HightoLow.v Line: 1
Warning (10090): Verilog HDL syntax warning at singlepath_plode_wrapper.v(58): extra block comment delimiter characters /* within block comment File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_plode_wrapper.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_plode_wrapper.v
    Info (12023): Found entity 1: singlepath_plode_wrapper File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_plode_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll250.v
    Info (12023): Found entity 1: pll250 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/pll250.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll250/pll250_0002.v
    Info (12023): Found entity 1: pll250_0002 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/pll250/pll250_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_5n.v
    Info (12023): Found entity 1: singlepath_1_5n File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_1_5n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_10.v
    Info (12023): Found entity 1: singlepath_1_10 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_1_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_20.v
    Info (12023): Found entity 1: singlepath_1_20 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_1_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_50.v
    Info (12023): Found entity 1: singlepath_1_50 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_1_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_100.v
    Info (12023): Found entity 1: singlepath_1_100 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_1_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2.v
    Info (12023): Found entity 1: singlepath_2 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_5n.v
    Info (12023): Found entity 1: singlepath_2_5n File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_2_5n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_10.v
    Info (12023): Found entity 1: singlepath_2_10 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_2_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_20.v
    Info (12023): Found entity 1: singlepath_2_20 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_2_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_50.v
    Info (12023): Found entity 1: singlepath_2_50 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_2_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_100.v
    Info (12023): Found entity 1: singlepath_2_100 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_2_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3.v
    Info (12023): Found entity 1: singlepath_3 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_5.v
    Info (12023): Found entity 1: singlepath_3_5 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_10.v
    Info (12023): Found entity 1: singlepath_3_10 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_20.v
    Info (12023): Found entity 1: singlepath_3_20 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_50.v
    Info (12023): Found entity 1: singlepath_3_50 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_100.v
    Info (12023): Found entity 1: singlepath_3_100 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1.v
    Info (12023): Found entity 1: spypath_3_1 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_5n.v
    Info (12023): Found entity 1: spypath_3_1_5n File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_1_5n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_10.v
    Info (12023): Found entity 1: spypath_3_1_10 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_1_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_20.v
    Info (12023): Found entity 1: spypath_3_1_20 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_1_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_50.v
    Info (12023): Found entity 1: spypath_3_1_50 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_1_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_100.v
    Info (12023): Found entity 1: spypath_3_1_100 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_1_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2.v
    Info (12023): Found entity 1: spypath_3_2 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_5n.v
    Info (12023): Found entity 1: spypath_3_2_5n File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_2_5n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_10.v
    Info (12023): Found entity 1: spypath_3_2_10 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_2_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_20.v
    Info (12023): Found entity 1: spypath_3_2_20 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_2_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_50.v
    Info (12023): Found entity 1: spypath_3_2_50 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_2_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_100.v
    Info (12023): Found entity 1: spypath_3_2_100 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/spypath_3_2_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file not3_34.v
    Info (12023): Found entity 1: not3_17 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/not3_34.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_5.v
    Info (12023): Found entity 1: not3_17_5n File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/not3_34_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_10.v
    Info (12023): Found entity 1: not3_17_10 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/not3_34_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_20.v
    Info (12023): Found entity 1: not3_17_20 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/not3_34_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_50.v
    Info (12023): Found entity 1: not3_17_50 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/not3_34_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_100.v
    Info (12023): Found entity 1: not3_17_100 File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/not3_34_100.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at DE0_CV.v(33): created implicit net for "rst" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at DE0_CV.v(79): created implicit net for "fin" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 79
Warning (10236): Verilog HDL Implicit Net warning at LowtoHigh_control.v(21): created implicit net for "ws1" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/LowtoHigh_control.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at LowtoHigh_control.v(22): created implicit net for "ws2" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/LowtoHigh_control.v Line: 22
Info (12127): Elaborating entity "DE0_CV" for the top level hierarchy
Warning (10034): Output port "SD_CLK" at DE0_CV.v(23) has no driver File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 23
Info (12128): Elaborating entity "pll250_0002" for hierarchy "pll250_0002:pll250_inst" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 36
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll250_0002:pll250_inst|altera_pll:altera_pll_i" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/pll250/pll250_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll250_0002:pll250_inst|altera_pll:altera_pll_i" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/pll250/pll250_0002.v Line: 85
Info (12133): Instantiated megafunction "pll250_0002:pll250_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/pll250/pll250_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "250.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "LowtoHigh" for hierarchy "LowtoHigh:htl" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 79
Info (12128): Elaborating entity "LowtoHigh_control" for hierarchy "LowtoHigh:htl|LowtoHigh_control:control" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/LowtoHigh.v Line: 9
Info (12128): Elaborating entity "delay_datapath" for hierarchy "LowtoHigh:htl|delay_datapath:datapath" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/LowtoHigh.v Line: 10
Info (12128): Elaborating entity "singlepath_3_5" for hierarchy "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/delay_datapath.v Line: 22
Info (12128): Elaborating entity "singlepath_3" for hierarchy "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_5.v Line: 7
Info (12128): Elaborating entity "_32bit_REG" for hierarchy "LowtoHigh:htl|delay_datapath:datapath|_32bit_REG:r" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/delay_datapath.v Line: 56
Info (12128): Elaborating entity "_32bit_ADD" for hierarchy "LowtoHigh:htl|delay_datapath:datapath|_32bit_ADD:a" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/delay_datapath.v Line: 57
Info (12128): Elaborating entity "full_adder" for hierarchy "LowtoHigh:htl|delay_datapath:datapath|_32bit_ADD:a|full_adder:FA0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_ADD.v Line: 8
Info (12128): Elaborating entity "half_adder" for hierarchy "LowtoHigh:htl|delay_datapath:datapath|_32bit_ADD:a|full_adder:FA0|half_adder:first_sum" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/full_adder.v Line: 6
Info (12128): Elaborating entity "decimal_to_7seg" for hierarchy "decimal_to_7seg:dectoseg" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 80
Info (12128): Elaborating entity "_32bit_DIV" for hierarchy "decimal_to_7seg:dectoseg|_32bit_DIV:h0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/decimal_to_7seg.v Line: 12
Info (12128): Elaborating entity "DIV_control" for hierarchy "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_control:g0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_DIV.v Line: 10
Info (12128): Elaborating entity "DIV_datpath" for hierarchy "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_DIV.v Line: 11
Info (12128): Elaborating entity "_32bit_2x1MUX" for hierarchy "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_2x1MUX:g1" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DIV_datpath.v Line: 14
Info (12128): Elaborating entity "_32bit_SUB" for hierarchy "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DIV_datpath.v Line: 16
Info (12128): Elaborating entity "_32bit_XOR" for hierarchy "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SUB:g2|_32bit_XOR:g0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/_32bit_SUB.v Line: 6
Info (12128): Elaborating entity "_32bit_SLT" for hierarchy "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_SLT:g3" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DIV_datpath.v Line: 18
Info (12128): Elaborating entity "_32bit_OR" for hierarchy "decimal_to_7seg:dectoseg|_32bit_DIV:h0|DIV_datpath:g1|_32bit_OR:g32" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DIV_datpath.v Line: 20
Info (12128): Elaborating entity "display" for hierarchy "display:g0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 88
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CLOCK4_50" has no driver File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 12
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 24
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 26
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 26
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 26
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 26
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|Vcc~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|N11314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|gnd~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|N11213" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|N10671" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|N10314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|N9066" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|N1833" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|N1302" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p4|N644" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|w3" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_5.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|Vcc~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|N11314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|gnd~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|N11213" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|N10671" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|N10314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|N9066" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|N1833" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|N1302" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p3|N644" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|w2" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_5.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|Vcc~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|N11314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|gnd~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|N11213" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|N10671" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|N10314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|N9066" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|N1833" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|N1302" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p2|N644" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|w1" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_5.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|Vcc~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|N11314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|gnd~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|N11213" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|N10671" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|N10314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|N9066" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|N1833" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|N1302" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p1|N644" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|w0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3_5.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0|Vcc~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0|N11314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0|gnd~buf0" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 5
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0|N11213" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0|N10671" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0|N10314" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0|N9066" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0|N1833" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
    Info (17048): Logic cell "LowtoHigh:htl|delay_datapath:datapath|singlepath_3_5:path|singlepath_3:p0|N1302" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/singlepath_3.v Line: 7
Warning (20013): Ignored 6 assignments for entity "pll250" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 was ignored
Info (144001): Generated suppressed messages file C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll250_0002:pll250_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.v Line: 11
Info (21057): Implemented 834 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 43 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 781 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Thu Jan  5 14:34:25 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Lenovo/Downloads/Compressed/FPGA-Spy-Hardware-Delay-74372601d3bf36ae413c610186b1237dd75cb367/DE0_CV.map.smsg.


