// Seed: 2506894616
module module_0 (
    output wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri id_7
    , id_15,
    input tri id_8
    , id_16,
    output tri1 id_9,
    output wand id_10,
    input wire id_11,
    input supply1 id_12,
    input wire id_13
);
  assign id_9 = id_12;
  assign module_1.id_4 = 0;
  assign id_15 = 1;
  logic id_17;
  ;
  uwire id_18 = 1;
  logic id_19 = id_3, id_20;
endmodule
module module_1 #(
    parameter id_18 = 32'd22
) (
    output tri1 id_0,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    output uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input uwire id_13,
    output wor id_14,
    input tri id_15,
    input tri id_16,
    input supply0 id_17,
    output tri0 _id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input wand id_23,
    input wand id_24
);
  logic [id_18 : 1] id_26;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_3,
      id_2,
      id_23,
      id_19,
      id_0,
      id_17,
      id_4,
      id_8,
      id_6,
      id_13,
      id_4,
      id_7
  );
endmodule
