set_property SRC_FILE_INFO {cfile:c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0/synth/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_ooc.xdc rfile:../../../../../versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0/synth/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_ooc.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.xdc rfile:../../../../../versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.xdc id:2 order:EARLY scoped_inst:inst} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_synth_1/dont_touch.xdc rfile:../../../dont_touch.xdc id:3} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl id:4 order:LATE scoped_inst:inst/rx_rate_port_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl id:5 order:LATE scoped_inst:inst/tx_rate_port_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:6 order:LATE scoped_inst:{inst/multilinks_rx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:7 order:LATE scoped_inst:{inst/multilinks_rx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:8 order:LATE scoped_inst:{inst/multilinks_rx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:9 order:LATE scoped_inst:{inst/multilinks_rx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:10 order:LATE scoped_inst:{inst/multilinks_tx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:11 order:LATE scoped_inst:{inst/multilinks_tx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:12 order:LATE scoped_inst:{inst/multilinks_tx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:13 order:LATE scoped_inst:{inst/multilinks_tx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:14 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:15 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:16 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:17 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:18 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:19 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_reset_synchronizer_prbs_match_all_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:20 order:LATE scoped_inst:inst/gpo_in_sync_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:21 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_bit_synchronizer_gtpowergood_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:22 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:23 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:24 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_bit_synchronizer_gtwiz_reset_rx_active_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:25 order:LATE scoped_inst:inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:26 order:LATE scoped_inst:inst/xpm_cdc_sync_rst_inst_ch0_rxmst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:27 order:LATE scoped_inst:inst/xpm_cdc_sync_rst_inst_ch0_txmst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:28 order:LATE scoped_inst:inst/xpm_cdc_sync_rst_inst_ch1_rxmst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:29 order:LATE scoped_inst:inst/xpm_cdc_sync_rst_inst_ch1_txmst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:30 order:LATE scoped_inst:inst/xpm_cdc_sync_rst_inst_ch2_rxmst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:31 order:LATE scoped_inst:inst/xpm_cdc_sync_rst_inst_ch2_txmst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:32 order:LATE scoped_inst:inst/xpm_cdc_sync_rst_inst_ch3_rxmst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:33 order:LATE scoped_inst:inst/xpm_cdc_sync_rst_inst_ch3_txmst unmanaged:yes} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.330 -name apb3clk [get_ports apb3clk]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.011 -name gt_txusrclk [get_ports gt_txusrclk]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.011 -name gt_rxusrclk [get_ports gt_rxusrclk]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
set_false_path -to [get_pins [list {inst/multilinks_rx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_rx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_rx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_rx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_tx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_tx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_tx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_tx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_reset_synchronizer_prbs_match_all_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE}]]
set_property src_info {type:SCOPED_XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list {inst/multilinks_rx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_rx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_rx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_rx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_tx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_tx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_tx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/multilinks_tx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp/arststages_ff_reg[0]/PRE} \
          {inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_reset_synchronizer_prbs_match_all_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/arststages_ff_reg[0]/PRE}]]
set_property src_info {type:XDC file:3 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst]
current_instance inst/rx_rate_port_sync
set_property src_info {type:SCOPED_XDC file:4 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]
current_instance
current_instance inst/tx_rate_port_sync
set_property src_info {type:SCOPED_XDC file:5 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0][*]}]
current_instance
set_property src_info {type:SCOPED_XDC file:6 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {inst/multilinks_rx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/src_arst}]
set_property src_info {type:SCOPED_XDC file:7 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {inst/multilinks_rx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/src_arst}]
set_property src_info {type:SCOPED_XDC file:8 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {inst/multilinks_rx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/src_arst}]
set_property src_info {type:SCOPED_XDC file:9 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {inst/multilinks_rx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/src_arst}]
set_property src_info {type:SCOPED_XDC file:10 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {inst/multilinks_tx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/src_arst}]
set_property src_info {type:SCOPED_XDC file:11 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {inst/multilinks_tx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/src_arst}]
set_property src_info {type:SCOPED_XDC file:12 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {inst/multilinks_tx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/src_arst}]
set_property src_info {type:SCOPED_XDC file:13 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {inst/multilinks_tx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/src_arst}]
set_property src_info {type:SCOPED_XDC file:14 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:15 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx/src_arst]
set_property src_info {type:SCOPED_XDC file:16 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp/src_arst]
set_property src_info {type:SCOPED_XDC file:17 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx/src_arst]
set_property src_info {type:SCOPED_XDC file:18 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp/src_arst]
set_property src_info {type:SCOPED_XDC file:19 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_reset_synchronizer_prbs_match_all_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async/src_arst]
current_instance inst/gpo_in_sync_inst
set_property src_info {type:SCOPED_XDC file:20 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_bit_synchronizer_gtpowergood_inst
set_property src_info {type:SCOPED_XDC file:21 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1
set_property src_info {type:SCOPED_XDC file:22 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1
set_property src_info {type:SCOPED_XDC file:23 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_bit_synchronizer_gtwiz_reset_rx_active_inst
set_property src_info {type:SCOPED_XDC file:24 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
set_property src_info {type:SCOPED_XDC file:25 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/xpm_cdc_sync_rst_inst_ch0_rxmst
set_property src_info {type:SCOPED_XDC file:26 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/xpm_cdc_sync_rst_inst_ch0_txmst
set_property src_info {type:SCOPED_XDC file:27 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/xpm_cdc_sync_rst_inst_ch1_rxmst
set_property src_info {type:SCOPED_XDC file:28 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/xpm_cdc_sync_rst_inst_ch1_txmst
set_property src_info {type:SCOPED_XDC file:29 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/xpm_cdc_sync_rst_inst_ch2_rxmst
set_property src_info {type:SCOPED_XDC file:30 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/xpm_cdc_sync_rst_inst_ch2_txmst
set_property src_info {type:SCOPED_XDC file:31 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/xpm_cdc_sync_rst_inst_ch3_rxmst
set_property src_info {type:SCOPED_XDC file:32 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/xpm_cdc_sync_rst_inst_ch3_txmst
set_property src_info {type:SCOPED_XDC file:33 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/rx_rate_port_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/tx_rate_port_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/multilinks_tx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/multilinks_tx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/multilinks_tx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/multilinks_tx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_stimulus_inst/lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/multilinks_rx[0].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/multilinks_rx[1].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/multilinks_rx[2].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/multilinks_rx[3].versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_checking_inst/lr0_example_checking_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_reset_synchronizer_prbs_match_all_inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_xpm_internal_async]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/gpo_in_sync_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_bit_synchronizer_gtpowergood_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/use_master_reset.versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_bit_synchronizer_gtwiz_reset_rx_active_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_inst/inst/versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0_gtreset_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/xpm_cdc_sync_rst_inst_ch0_rxmst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/xpm_cdc_sync_rst_inst_ch0_txmst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/xpm_cdc_sync_rst_inst_ch1_rxmst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/xpm_cdc_sync_rst_inst_ch1_txmst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/xpm_cdc_sync_rst_inst_ch2_rxmst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/xpm_cdc_sync_rst_inst_ch2_txmst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/xpm_cdc_sync_rst_inst_ch3_rxmst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/xpm_cdc_sync_rst_inst_ch3_txmst]
