#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56520492f810 .scope module, "transmitter_tb" "transmitter_tb" 2 4;
 .timescale -9 -12;
P_0x56520492f9a0 .param/l "data_width" 0 2 5, +C4<00000000000000000000000000001000>;
L_0x7ff1fd3b7018 .functor BUFT 1, C4<01111000>, C4<0>, C4<0>, C4<0>;
v0x565204947ff0_0 .net "data_in", 7 0, L_0x7ff1fd3b7018;  1 drivers
v0x565204948120_0 .net "enable", 0 0, L_0x5652049487e0;  1 drivers
v0x565204948230_0 .var "rst_n", 0 0;
v0x565204948320_0 .var "tx_clk", 0 0;
v0x565204948410_0 .net "tx_out", 0 0, v0x565204947e80_0;  1 drivers
S_0x56520492fa40 .scope module, "tg1" "transmitter_gen" 2 21, 3 2 0, S_0x56520492f810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tx_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 8 "data_generated";
v0x565204916710_0 .net *"_ivl_10", 1 0, L_0x565204948620;  1 drivers
L_0x7ff1fd3b7060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x565204916810_0 .net/2u *"_ivl_2", 4 0, L_0x7ff1fd3b7060;  1 drivers
v0x565204919040_0 .net *"_ivl_4", 0 0, L_0x565204948500;  1 drivers
L_0x7ff1fd3b70a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5652049190e0_0 .net/2s *"_ivl_6", 1 0, L_0x7ff1fd3b70a8;  1 drivers
L_0x7ff1fd3b70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565204946c90_0 .net/2s *"_ivl_8", 1 0, L_0x7ff1fd3b70f0;  1 drivers
v0x565204946dc0_0 .net "data_generated", 7 0, L_0x7ff1fd3b7018;  alias, 1 drivers
v0x565204946ea0_0 .net "enable", 0 0, L_0x5652049487e0;  alias, 1 drivers
v0x565204946f60_0 .var "gen_counter", 4 0;
v0x565204947040_0 .net "rst_n", 0 0, v0x565204948230_0;  1 drivers
v0x565204947100_0 .net "tx_clk", 0 0, v0x565204948320_0;  1 drivers
E_0x5652048ef3d0/0 .event negedge, v0x565204947040_0;
E_0x5652048ef3d0/1 .event posedge, v0x565204947100_0;
E_0x5652048ef3d0 .event/or E_0x5652048ef3d0/0, E_0x5652048ef3d0/1;
L_0x565204948500 .cmp/eq 5, v0x565204946f60_0, L_0x7ff1fd3b7060;
L_0x565204948620 .functor MUXZ 2, L_0x7ff1fd3b70f0, L_0x7ff1fd3b70a8, L_0x565204948500, C4<>;
L_0x5652049487e0 .part L_0x565204948620, 0, 1;
S_0x565204947240 .scope module, "tm1" "transmitter" 2 12, 4 3 0, S_0x56520492f810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tx_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "tx_out";
P_0x5652049473f0 .param/l "IDLE" 1 4 13, C4<000>;
P_0x565204947430 .param/l "S1" 1 4 14, C4<001>;
P_0x565204947470 .param/l "S2" 1 4 15, C4<010>;
P_0x5652049474b0 .param/l "S3" 1 4 16, C4<011>;
P_0x5652049474f0 .param/l "S4" 1 4 17, C4<100>;
P_0x565204947530 .param/l "data_width" 0 4 4, +C4<00000000000000000000000000001000>;
v0x5652049478c0_0 .var "count_data", 3 0;
v0x5652049479c0_0 .net "data_in", 7 0, L_0x7ff1fd3b7018;  alias, 1 drivers
v0x565204947a80_0 .net "enable", 0 0, L_0x5652049487e0;  alias, 1 drivers
v0x565204947b80_0 .var "nstate", 3 0;
v0x565204947c20_0 .net "rst_n", 0 0, v0x565204948230_0;  alias, 1 drivers
v0x565204947d10_0 .var "state", 3 0;
v0x565204947db0_0 .net "tx_clk", 0 0, v0x565204948320_0;  alias, 1 drivers
v0x565204947e80_0 .var "tx_out", 0 0;
E_0x565204928180 .event edge, v0x565204947d10_0, v0x5652049478c0_0, v0x565204946dc0_0;
E_0x5652049129b0 .event edge, v0x565204947d10_0, v0x565204946ea0_0, v0x5652049478c0_0;
    .scope S_0x565204947240;
T_0 ;
    %wait E_0x5652048ef3d0;
    %load/vec4 v0x565204947c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565204947d10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x565204947b80_0;
    %assign/vec4 v0x565204947d10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x565204947240;
T_1 ;
    %wait E_0x5652049129b0;
    %load/vec4 v0x565204947d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565204947b80_0, 0, 4;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x565204947a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0x565204947b80_0, 0, 4;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565204947b80_0, 0, 4;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x5652049478c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v0x565204947b80_0, 0, 4;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x565204947b80_0, 0, 4;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565204947b80_0, 0, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x565204947240;
T_2 ;
    %wait E_0x565204928180;
    %load/vec4 v0x565204947d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565204947e80_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565204947e80_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565204947e80_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x5652049479c0_0;
    %load/vec4 v0x5652049478c0_0;
    %part/u 1;
    %store/vec4 v0x565204947e80_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565204947e80_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565204947e80_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x565204947240;
T_3 ;
    %wait E_0x5652048ef3d0;
    %load/vec4 v0x565204947c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5652049478c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5652049478c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x565204947d10_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5652049478c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5652049478c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5652049478c0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56520492fa40;
T_4 ;
    %wait E_0x5652048ef3d0;
    %load/vec4 v0x565204947040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x565204946f60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x565204946f60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x565204946f60_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56520492f810;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565204948320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565204948230_0, 0;
    %vpi_call 2 49 "$dumpfile", "transmitter.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars" {0 0 0};
    %delay 45000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x565204948230_0, 0;
    %delay 4000000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x56520492f810;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0x565204948320_0;
    %inv;
    %assign/vec4 v0x565204948320_0, 0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "transmitter_tb.v";
    "./transmitter_gen.v";
    "./transmitter.v";
