# This file was automatically generated by SDx
write_user_impl_clock_constraint "" "clk_wiz_0_clk_out1 {is_user_set false clk_id 11 freq 100.000000}" "" "../../../output"
