$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk_i $end
  $var wire  4 & counter [3:0] $end
  $var wire  1 % ctrl $end
  $var wire  1 $ rst_ni $end
  $scope module blinker $end
   $var wire  1 # clk_i $end
   $var wire  4 & counter [3:0] $end
   $var wire  1 % ctrl $end
   $var wire  1 $ rst_ni $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b0000 &
#1
1#
1$
b1111 &
#2
0#
#3
1#
b1110 &
#4
0#
#5
1#
b1101 &
#6
0#
1%
#7
1#
b1110 &
#8
0#
#9
1#
b1111 &
#10
0#
#11
1#
b0000 &
#12
0#
#13
1#
b0001 &
#14
0#
#15
1#
b0010 &
#16
0#
#17
1#
b0011 &
#18
0#
#19
1#
b0100 &
