SIMLOG:: Cycle           4 PC: 00000000 I: 0000c000 R: 1   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000002 I: 0000c100 R: 1   1 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000004 I: 0000c200 R: 1   2 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000006 I: 0000c300 R: 1   3 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           8 PC: 00000008 I: 0000c400 R: 1   4 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           9 PC: 0000000a I: 0000c500 R: 1   5 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          10 PC: 0000000c I: 0000c600 R: 1   6 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          11 PC: 0000000e I: 0000c700 R: 1   7 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          12 PC: 00000010 I: 0000c3ad R: 1   3 0000ffad M: 0 0 0000ffad 00000000
SIMLOG:: Cycle          13 PC: 00000012 I: 00009301 R: 1   3 0000ad01 M: 0 0 0000ad01 00000000
SIMLOG:: Cycle          14 PC: 00000014 I: 0000bb92 R: 1   4 00002b40 M: 0 0 00002b40 00000000
SIMLOG:: Cycle          15 PC: 00000016 I: 00000000 R: 0   0 00000018 M: 0 0 00000018 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          15

SIMLOG:: inst_count          12

