                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:32 2022
                              5 ;--------------------------------------------------------
                              6 	.module _divulonglong
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl __divulonglong_PARM_2
                             24 	.globl __divulonglong_PARM_1
                             25 	.globl __divulonglong
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in ram 
                             32 ;--------------------------------------------------------
                             33 ;--------------------------------------------------------
                             34 ; absolute ram data
                             35 ;--------------------------------------------------------
                             36 	.area IABS    (ABS)
                             37 	.area IABS    (ABS)
                             38 ;--------------------------------------------------------
                             39 ; absolute external ram data
                             40 ;--------------------------------------------------------
                             41 	.area XABS    (ABS)
                             42 ;--------------------------------------------------------
                             43 ; external initialized ram data
                             44 ;--------------------------------------------------------
                             45 	.area XISEG
                             46 ;--------------------------------------------------------
                             47 ; extended address mode data
                             48 ;--------------------------------------------------------
                             49 	.area XSEG
   0000                      50 __divulonglong_PARM_1:
   0000                      51 	.ds 8
   0008                      52 __divulonglong_PARM_2:
   0008                      53 	.ds 8
   0010                      54 __divulonglong_reste_1_2:
   0010                      55 	.ds 8
   0018                      56 __divulonglong_c_1_2:
   0018                      57 	.ds 1
                             58 ;--------------------------------------------------------
                             59 ; global & static initialisations
                             60 ;--------------------------------------------------------
                             61 	.area HOME    (CODE)
                             62 	.area GSINIT  (CODE)
                             63 	.area GSFINAL (CODE)
                             64 	.area GSINIT  (CODE)
                             65 ;--------------------------------------------------------
                             66 ; Home
                             67 ;--------------------------------------------------------
                             68 	.area HOME    (CODE)
                             69 	.area HOME    (CODE)
                             70 ;--------------------------------------------------------
                             71 ; code
                             72 ;--------------------------------------------------------
                             73 	.area CSEG    (CODE)
                             74 ;------------------------------------------------------------
                             75 ;Allocation info for local variables in function '_divulonglong'
                             76 ;------------------------------------------------------------
                             77 ;x                         Allocated with name '__divulonglong_PARM_1'
                             78 ;y                         Allocated with name '__divulonglong_PARM_2'
                             79 ;reste                     Allocated with name '__divulonglong_reste_1_2'
                             80 ;count                     Allocated to registers x 
                             81 ;c                         Allocated with name '__divulonglong_c_1_2'
                             82 ;------------------------------------------------------------
                             83 ;../_divulonglong.c:39: _divulonglong (unsigned long long x, unsigned long long y)
                             84 ;	-----------------------------------------
                             85 ;	 function _divulonglong
                             86 ;	-----------------------------------------
                             87 ;	Register assignment is optimal.
                             88 ;	Stack space usage: 0 bytes.
   0000                      89 __divulonglong:
                             90 ;../_divulonglong.c:41: unsigned long long reste = 0L;
   0000 45r00r10      [ 3]   91 	ldhx	#__divulonglong_reste_1_2
   0003 4F            [ 1]   92 	clra
   0004 F7            [ 2]   93 	sta	,x
   0005 E7 01         [ 3]   94 	sta	1,x
   0007 E7 02         [ 3]   95 	sta	2,x
   0009 E7 03         [ 3]   96 	sta	3,x
   000B E7 04         [ 3]   97 	sta	4,x
   000D E7 05         [ 3]   98 	sta	5,x
   000F E7 06         [ 3]   99 	sta	6,x
   0011 E7 07         [ 3]  100 	sta	7,x
                            101 ;../_divulonglong.c:42: unsigned char count = 64;
   0013 AE 40         [ 2]  102 	ldx	#0x40
                            103 ;../_divulonglong.c:45: do
   0015                     104 00105$:
                            105 ;../_divulonglong.c:48: c = MSB_SET(x);
   0015 C6r00r00      [ 4]  106 	lda	__divulonglong_PARM_1
   0018 49            [ 1]  107 	rola
   0019 4F            [ 1]  108 	clra
   001A 49            [ 1]  109 	rola
   001B C7r00r18      [ 4]  110 	sta	__divulonglong_c_1_2
                            111 ;../_divulonglong.c:49: x <<= 1;
   001E C6r00r00      [ 4]  112 	lda	__divulonglong_PARM_1
   0021 C7r00r00      [ 4]  113 	sta	__rlulonglong_PARM_1
   0024 C6r00r01      [ 4]  114 	lda	(__divulonglong_PARM_1 + 1)
   0027 C7r00r01      [ 4]  115 	sta	(__rlulonglong_PARM_1 + 1)
   002A C6r00r02      [ 4]  116 	lda	(__divulonglong_PARM_1 + 2)
   002D C7r00r02      [ 4]  117 	sta	(__rlulonglong_PARM_1 + 2)
   0030 C6r00r03      [ 4]  118 	lda	(__divulonglong_PARM_1 + 3)
   0033 C7r00r03      [ 4]  119 	sta	(__rlulonglong_PARM_1 + 3)
   0036 C6r00r04      [ 4]  120 	lda	(__divulonglong_PARM_1 + 4)
   0039 C7r00r04      [ 4]  121 	sta	(__rlulonglong_PARM_1 + 4)
   003C C6r00r05      [ 4]  122 	lda	(__divulonglong_PARM_1 + 5)
   003F C7r00r05      [ 4]  123 	sta	(__rlulonglong_PARM_1 + 5)
   0042 C6r00r06      [ 4]  124 	lda	(__divulonglong_PARM_1 + 6)
   0045 C7r00r06      [ 4]  125 	sta	(__rlulonglong_PARM_1 + 6)
   0048 C6r00r07      [ 4]  126 	lda	(__divulonglong_PARM_1 + 7)
   004B C7r00r07      [ 4]  127 	sta	(__rlulonglong_PARM_1 + 7)
   004E A6 01         [ 2]  128 	lda	#0x01
   0050 C7r00r00      [ 4]  129 	sta	__rlulonglong_PARM_2
   0053 89            [ 2]  130 	pshx
   0054 CDr00r00      [ 5]  131 	jsr	__rlulonglong
   0057 C7r00r07      [ 4]  132 	sta	(__divulonglong_PARM_1 + 7)
   005A CFr00r06      [ 4]  133 	stx	(__divulonglong_PARM_1 + 6)
   005D B6*00         [ 3]  134 	lda	*___SDCC_hc08_ret2
   005F C7r00r05      [ 4]  135 	sta	(__divulonglong_PARM_1 + 5)
   0062 B6*00         [ 3]  136 	lda	*___SDCC_hc08_ret3
   0064 C7r00r04      [ 4]  137 	sta	(__divulonglong_PARM_1 + 4)
   0067 B6*00         [ 3]  138 	lda	*___SDCC_hc08_ret4
   0069 C7r00r03      [ 4]  139 	sta	(__divulonglong_PARM_1 + 3)
   006C B6*00         [ 3]  140 	lda	*___SDCC_hc08_ret5
   006E C7r00r02      [ 4]  141 	sta	(__divulonglong_PARM_1 + 2)
   0071 B6*00         [ 3]  142 	lda	*___SDCC_hc08_ret6
   0073 C7r00r01      [ 4]  143 	sta	(__divulonglong_PARM_1 + 1)
   0076 B6*00         [ 3]  144 	lda	*___SDCC_hc08_ret7
   0078 C7r00r00      [ 4]  145 	sta	__divulonglong_PARM_1
   007B 88            [ 2]  146 	pulx
                            147 ;../_divulonglong.c:50: reste <<= 1;
   007C C6r00r10      [ 4]  148 	lda	__divulonglong_reste_1_2
   007F C7r00r00      [ 4]  149 	sta	__rlulonglong_PARM_1
   0082 C6r00r11      [ 4]  150 	lda	(__divulonglong_reste_1_2 + 1)
   0085 C7r00r01      [ 4]  151 	sta	(__rlulonglong_PARM_1 + 1)
   0088 C6r00r12      [ 4]  152 	lda	(__divulonglong_reste_1_2 + 2)
   008B C7r00r02      [ 4]  153 	sta	(__rlulonglong_PARM_1 + 2)
   008E C6r00r13      [ 4]  154 	lda	(__divulonglong_reste_1_2 + 3)
   0091 C7r00r03      [ 4]  155 	sta	(__rlulonglong_PARM_1 + 3)
   0094 C6r00r14      [ 4]  156 	lda	(__divulonglong_reste_1_2 + 4)
   0097 C7r00r04      [ 4]  157 	sta	(__rlulonglong_PARM_1 + 4)
   009A C6r00r15      [ 4]  158 	lda	(__divulonglong_reste_1_2 + 5)
   009D C7r00r05      [ 4]  159 	sta	(__rlulonglong_PARM_1 + 5)
   00A0 C6r00r16      [ 4]  160 	lda	(__divulonglong_reste_1_2 + 6)
   00A3 C7r00r06      [ 4]  161 	sta	(__rlulonglong_PARM_1 + 6)
   00A6 C6r00r17      [ 4]  162 	lda	(__divulonglong_reste_1_2 + 7)
   00A9 C7r00r07      [ 4]  163 	sta	(__rlulonglong_PARM_1 + 7)
   00AC A6 01         [ 2]  164 	lda	#0x01
   00AE C7r00r00      [ 4]  165 	sta	__rlulonglong_PARM_2
   00B1 89            [ 2]  166 	pshx
   00B2 CDr00r00      [ 5]  167 	jsr	__rlulonglong
   00B5 C7r00r17      [ 4]  168 	sta	(__divulonglong_reste_1_2 + 7)
   00B8 CFr00r16      [ 4]  169 	stx	(__divulonglong_reste_1_2 + 6)
   00BB B6*00         [ 3]  170 	lda	*___SDCC_hc08_ret2
   00BD C7r00r15      [ 4]  171 	sta	(__divulonglong_reste_1_2 + 5)
   00C0 B6*00         [ 3]  172 	lda	*___SDCC_hc08_ret3
   00C2 C7r00r14      [ 4]  173 	sta	(__divulonglong_reste_1_2 + 4)
   00C5 B6*00         [ 3]  174 	lda	*___SDCC_hc08_ret4
   00C7 C7r00r13      [ 4]  175 	sta	(__divulonglong_reste_1_2 + 3)
   00CA B6*00         [ 3]  176 	lda	*___SDCC_hc08_ret5
   00CC C7r00r12      [ 4]  177 	sta	(__divulonglong_reste_1_2 + 2)
   00CF B6*00         [ 3]  178 	lda	*___SDCC_hc08_ret6
   00D1 C7r00r11      [ 4]  179 	sta	(__divulonglong_reste_1_2 + 1)
   00D4 B6*00         [ 3]  180 	lda	*___SDCC_hc08_ret7
   00D6 C7r00r10      [ 4]  181 	sta	__divulonglong_reste_1_2
   00D9 88            [ 2]  182 	pulx
                            183 ;../_divulonglong.c:51: if (c)
   00DA C6r00r18      [ 4]  184 	lda	__divulonglong_c_1_2
   00DD 27 08         [ 3]  185 	beq	00102$
                            186 ;../_divulonglong.c:52: reste |= 1L;
   00DF C6r00r17      [ 4]  187 	lda	(__divulonglong_reste_1_2 + 7)
   00E2 AA 01         [ 2]  188 	ora	#0x01
   00E4 C7r00r17      [ 4]  189 	sta	(__divulonglong_reste_1_2 + 7)
   00E7                     190 00102$:
                            191 ;../_divulonglong.c:54: if (reste >= y)
   00E7 C6r00r17      [ 4]  192 	lda	(__divulonglong_reste_1_2 + 7)
   00EA C0r00r0F      [ 4]  193 	sub	(__divulonglong_PARM_2 + 7)
   00ED C6r00r16      [ 4]  194 	lda	(__divulonglong_reste_1_2 + 6)
   00F0 C2r00r0E      [ 4]  195 	sbc	(__divulonglong_PARM_2 + 6)
   00F3 C6r00r15      [ 4]  196 	lda	(__divulonglong_reste_1_2 + 5)
   00F6 C2r00r0D      [ 4]  197 	sbc	(__divulonglong_PARM_2 + 5)
   00F9 C6r00r14      [ 4]  198 	lda	(__divulonglong_reste_1_2 + 4)
   00FC C2r00r0C      [ 4]  199 	sbc	(__divulonglong_PARM_2 + 4)
   00FF C6r00r13      [ 4]  200 	lda	(__divulonglong_reste_1_2 + 3)
   0102 C2r00r0B      [ 4]  201 	sbc	(__divulonglong_PARM_2 + 3)
   0105 C6r00r12      [ 4]  202 	lda	(__divulonglong_reste_1_2 + 2)
   0108 C2r00r0A      [ 4]  203 	sbc	(__divulonglong_PARM_2 + 2)
   010B C6r00r11      [ 4]  204 	lda	(__divulonglong_reste_1_2 + 1)
   010E C2r00r09      [ 4]  205 	sbc	(__divulonglong_PARM_2 + 1)
   0111 C6r00r10      [ 4]  206 	lda	__divulonglong_reste_1_2
   0114 C2r00r08      [ 4]  207 	sbc	__divulonglong_PARM_2
   0117 25 50         [ 3]  208 	bcs	00106$
                            209 ;../_divulonglong.c:56: reste -= y;
   0119 C6r00r17      [ 4]  210 	lda	(__divulonglong_reste_1_2 + 7)
   011C C0r00r0F      [ 4]  211 	sub	(__divulonglong_PARM_2 + 7)
   011F C7r00r17      [ 4]  212 	sta	(__divulonglong_reste_1_2 + 7)
   0122 C6r00r16      [ 4]  213 	lda	(__divulonglong_reste_1_2 + 6)
   0125 C2r00r0E      [ 4]  214 	sbc	(__divulonglong_PARM_2 + 6)
   0128 C7r00r16      [ 4]  215 	sta	(__divulonglong_reste_1_2 + 6)
   012B C6r00r15      [ 4]  216 	lda	(__divulonglong_reste_1_2 + 5)
   012E C2r00r0D      [ 4]  217 	sbc	(__divulonglong_PARM_2 + 5)
   0131 C7r00r15      [ 4]  218 	sta	(__divulonglong_reste_1_2 + 5)
   0134 C6r00r14      [ 4]  219 	lda	(__divulonglong_reste_1_2 + 4)
   0137 C2r00r0C      [ 4]  220 	sbc	(__divulonglong_PARM_2 + 4)
   013A C7r00r14      [ 4]  221 	sta	(__divulonglong_reste_1_2 + 4)
   013D C6r00r13      [ 4]  222 	lda	(__divulonglong_reste_1_2 + 3)
   0140 C2r00r0B      [ 4]  223 	sbc	(__divulonglong_PARM_2 + 3)
   0143 C7r00r13      [ 4]  224 	sta	(__divulonglong_reste_1_2 + 3)
   0146 C6r00r12      [ 4]  225 	lda	(__divulonglong_reste_1_2 + 2)
   0149 C2r00r0A      [ 4]  226 	sbc	(__divulonglong_PARM_2 + 2)
   014C C7r00r12      [ 4]  227 	sta	(__divulonglong_reste_1_2 + 2)
   014F C6r00r11      [ 4]  228 	lda	(__divulonglong_reste_1_2 + 1)
   0152 C2r00r09      [ 4]  229 	sbc	(__divulonglong_PARM_2 + 1)
   0155 C7r00r11      [ 4]  230 	sta	(__divulonglong_reste_1_2 + 1)
   0158 C6r00r10      [ 4]  231 	lda	__divulonglong_reste_1_2
   015B C2r00r08      [ 4]  232 	sbc	__divulonglong_PARM_2
   015E C7r00r10      [ 4]  233 	sta	__divulonglong_reste_1_2
                            234 ;../_divulonglong.c:58: x |= 1L;
   0161 C6r00r07      [ 4]  235 	lda	(__divulonglong_PARM_1 + 7)
   0164 AA 01         [ 2]  236 	ora	#0x01
   0166 C7r00r07      [ 4]  237 	sta	(__divulonglong_PARM_1 + 7)
   0169                     238 00106$:
                            239 ;../_divulonglong.c:61: while (--count);
   0169 9F            [ 1]  240 	txa
   016A A0 01         [ 2]  241 	sub	#0x01
   016C 97            [ 1]  242 	tax
   016D 4D            [ 1]  243 	tsta
   016E 27 03         [ 3]  244 	beq	00128$
   0170 CCr00r15      [ 3]  245 	jmp	00105$
   0173                     246 00128$:
                            247 ;../_divulonglong.c:62: return x;
   0173 C6r00r00      [ 4]  248 	lda	__divulonglong_PARM_1
   0176 B7*00         [ 3]  249 	sta	*___SDCC_hc08_ret7
   0178 C6r00r01      [ 4]  250 	lda	(__divulonglong_PARM_1 + 1)
   017B B7*00         [ 3]  251 	sta	*___SDCC_hc08_ret6
   017D C6r00r02      [ 4]  252 	lda	(__divulonglong_PARM_1 + 2)
   0180 B7*00         [ 3]  253 	sta	*___SDCC_hc08_ret5
   0182 C6r00r03      [ 4]  254 	lda	(__divulonglong_PARM_1 + 3)
   0185 B7*00         [ 3]  255 	sta	*___SDCC_hc08_ret4
   0187 C6r00r04      [ 4]  256 	lda	(__divulonglong_PARM_1 + 4)
   018A B7*00         [ 3]  257 	sta	*___SDCC_hc08_ret3
   018C C6r00r05      [ 4]  258 	lda	(__divulonglong_PARM_1 + 5)
   018F B7*00         [ 3]  259 	sta	*___SDCC_hc08_ret2
   0191 CEr00r06      [ 4]  260 	ldx	(__divulonglong_PARM_1 + 6)
   0194 C6r00r07      [ 4]  261 	lda	(__divulonglong_PARM_1 + 7)
   0197 81            [ 4]  262 	rts
                            263 	.area CSEG    (CODE)
                            264 	.area CONST   (CODE)
                            265 	.area XINIT   (CODE)
                            266 	.area CABS    (ABS,CODE)
