--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SW<4>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<2>       |    2.695(R)|      SLOW  |    0.810(R)|      SLOW  |SW_4_IBUF_BUFG    |   0.000|
SW<3>       |    2.725(R)|      SLOW  |    0.757(R)|      SLOW  |SW_4_IBUF_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_50mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    5.390(R)|      SLOW  |   -0.849(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
BTN<1>      |    5.663(R)|      SLOW  |   -0.630(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
BTN<2>      |    5.885(R)|      SLOW  |   -1.275(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
BTN<3>      |    5.480(R)|      SLOW  |   -1.331(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SW<0>       |    7.799(R)|      SLOW  |   -1.157(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SW<1>       |    8.105(R)|      SLOW  |   -2.219(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SW<2>       |   11.935(R)|      SLOW  |   -1.158(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SW<3>       |   11.479(R)|      SLOW  |   -1.400(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SW<5>       |    7.697(R)|      SLOW  |   -1.063(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
SW<6>       |    7.518(R)|      SLOW  |   -0.500(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
SW<7>       |    7.550(R)|      SLOW  |   -1.194(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_50mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |         9.183(R)|      SLOW  |         4.369(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
AN<1>       |         9.428(R)|      SLOW  |         4.396(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
AN<2>       |         9.233(R)|      SLOW  |         4.510(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
AN<3>       |         9.195(R)|      SLOW  |         4.253(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
LED<0>      |        22.147(R)|      SLOW  |         7.127(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<0>  |        12.978(R)|      SLOW  |         5.279(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<1>  |        13.159(R)|      SLOW  |         5.281(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<2>  |        13.076(R)|      SLOW  |         5.426(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<3>  |        12.628(R)|      SLOW  |         5.023(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<4>  |        12.821(R)|      SLOW  |         5.167(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<5>  |        13.556(R)|      SLOW  |         5.467(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<6>  |        12.828(R)|      SLOW  |         5.069(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<7>  |        11.369(R)|      SLOW  |         4.816(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SW<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |   11.800|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<4>          |    6.367|    6.367|         |         |
clk_50mhz      |    7.577|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<1>          |LED<7>         |    5.849|
---------------+---------------+---------+


Analysis completed Thu Mar 19 15:22:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



