Revision: 48241e786121e1c4c050d9cfad3d22de270a3e75
Patch-set: 2
File: runtime/arch/arm64/quick_entrypoints_arm64.S

570:4-570:12
Tue May 27 16:26:51 2014 +0000
Author: Dave Allison <1036486@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: dfed10cb_8d9921f4
Bytes: 20
bic x10, x10, #0xf ?

570:4-570:12
Tue May 27 18:34:45 2014 +0000
Author: Andreas Gampe <1041833@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: dfed10cb_8d9921f4
UUID: 7ffd0472_e638c6e9
Bytes: 64
Is that possible in ARM64? I thought it's a three-register op...

570:4-570:12
Tue May 27 19:31:46 2014 +0000
Author: Dave Allison <1036486@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: 7ffd0472_e638c6e9
UUID: 9ff71899_d1d624cf
Bytes: 110
You're right.  There is only the shifted-register version.  My mistake - thought there would be more symmetry.

