dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "Net_103" macrocell 0 3 0 2
set_location "\Counter:CounterUDB:overflow_status\" macrocell 1 3 0 0
set_location "\Counter:CounterUDB:underflow_reg_i\" macrocell 0 5 1 1
set_location "\PWM1:PWMUDB:genblk8:stsreg\" statusicell 0 5 4 
set_location "\PWM2:PWMUDB:genblk8:stsreg\" statusicell 1 5 4 
set_location "\Counter:CounterUDB:disable_run_i\" macrocell 0 3 1 3
set_location "\Counter:CounterUDB:underflow_status\" macrocell 0 5 0 3
set_location "\Counter:CounterUDB:sSTSReg:stsreg\" statusicell 0 3 4 
set_location "\Counter:CounterUDB:upcnt_stored\" macrocell 0 3 1 0
set_location "\PWM1:PWMUDB:prevCompare1\" macrocell 0 5 0 1
set_location "\PWM2:PWMUDB:prevCompare1\" macrocell 1 3 1 3
set_location "\PWM1:PWMUDB:status_0\" macrocell 1 5 0 2
set_location "\PWM2:PWMUDB:status_0\" macrocell 1 5 0 0
set_location "\Counter:CounterUDB:sC8:counterdp:u0\" datapathcell 0 3 2 
set_location "Net_345" macrocell 0 3 1 2
set_location "\PWM2:PWMUDB:runmode_enable\" macrocell 1 5 1 1
set_location "\PWM1:PWMUDB:runmode_enable\" macrocell 1 5 0 3
set_location "\PWM1:PWMUDB:sP8:pwmdp:u0\" datapathcell 0 5 2 
set_location "\PWM2:PWMUDB:sP8:pwmdp:u0\" datapathcell 1 5 2 
set_location "\Counter:CounterUDB:count_enable\" macrocell 0 3 0 0
set_location "Net_276" macrocell 0 3 0 1
set_location "\Counter:CounterUDB:overflow_reg_i\" macrocell 1 3 0 1
set_location "\Counter:CounterUDB:status_0\" macrocell 0 5 0 2
set_location "\Counter:CounterUDB:upcnt_det\" macrocell 0 3 0 3
set_location "\PWM1:PWMUDB:status_2\" macrocell 0 5 0 0
set_location "\PWM2:PWMUDB:status_2\" macrocell 1 5 1 0
set_location "\Counter:CounterUDB:dwncnt_stored\" macrocell 0 3 1 1
set_location "\Counter:CounterUDB:prevCompare\" macrocell 0 5 1 0
set_location "\I2CS:I2C_FF\" i2ccell -1 -1 0
set_location "\PWM1:PWMUDB:genblk1:ctrlreg\" controlcell 0 5 6 
set_location "\PWM2:PWMUDB:genblk1:ctrlreg\" controlcell 1 5 6 
set_location "ClockBlock" clockblockcell -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "scl(0)" iocell 12 4
set_location "\Counter:CounterUDB:sCTRLReg:ctrlreg\" controlcell 0 3 6 
set_io "step(0)" iocell 2 3
set_location "\I2CS:I2C_IRQ\" interrupt -1 -1 15
set_io "Dir_step(0)" iocell 2 4
# Note: port 12 is the logical name for port 7
set_io "sda(0)" iocell 12 5
