
==============================================================================
XRT Build Version: 2.5.309 (2019.2_PU2)
       Build Date: 2020-02-24 02:54:37
          Hash ID: 9a03790c11f066a5597b133db737cf4683ad84c8
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2.1) on Thu Dec  5 04:48:12 MST 2019
   Version:                2.5.309
   Kernels:                kernel_drm_controller, krnl_output_stage_rtl, krnl_input_stage_rtl, krnl_adder_stage_rtl
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          d3ef6007-6355-4884-803b-1fe459023e0c
   UUID (IINTF):           862c7020a250293e32036f19956669e5
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, PARTITION_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Wed Feb 19 10:53:31 2020
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          xilinx_u50_gen3x16_xdma_201920_3
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 125 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        36
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        37
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        38
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        39
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: kernel_drm_controller

Definition
----------
   Signature: kernel_drm_controller (stream<ap_axiu<32, 0, 0, 0> >& drm_to_uip0, stream<ap_axiu<32, 0, 0, 0> >& uip0_to_drm)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x10000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          drm_to_uip0
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          uip0_to_drm
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

--------------------------
Instance:        kernel_drm_controller_1
   Base Address: 0x1400000

   Argument:          drm_to_uip0
   Register Offset:   0x0
   Port:              drm_to_uip0
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          uip0_to_drm
   Register Offset:   0x0
   Port:              uip0_to_drm
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)
Kernel: krnl_output_stage_rtl

Definition
----------
   Signature: krnl_output_stage_rtl (int* output_r, int size, stream<ap_axiu<32, 0, 0, 0> >& p1)

Ports
-----
   Port:          m_axi_gmem
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          p1
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

--------------------------
Instance:        krnl_output_stage_rtl_1
   Base Address: 0x1430000

   Argument:          output_r
   Register Offset:   0x10
   Port:              m_axi_gmem
   Memory:            HBM[0] (MEM_HBM)

   Argument:          size
   Register Offset:   0x1C
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          p1
   Register Offset:   0x0
   Port:              p1
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)
Kernel: krnl_input_stage_rtl

Definition
----------
   Signature: krnl_input_stage_rtl (int* input_r, int size, stream<ap_axiu<32, 0, 0, 0> >& p0)

Ports
-----
   Port:          m_axi_gmem
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          p0
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

--------------------------
Instance:        krnl_input_stage_rtl_1
   Base Address: 0x1420000

   Argument:          input_r
   Register Offset:   0x10
   Port:              m_axi_gmem
   Memory:            HBM[0] (MEM_HBM)

   Argument:          size
   Register Offset:   0x1C
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          p0
   Register Offset:   0x0
   Port:              p0
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)
Kernel: krnl_adder_stage_rtl

Definition
----------
   Signature: krnl_adder_stage_rtl (int inc, int size, stream<ap_axiu<32,0,0,0>>& p0, stream<ap_axiu<32,0,0,0>>& p1, stream<ap_axiu<32,0,0,0>>& drm_to_uip, stream<ap_axiu<32,0,0,0>>& uip_to_drm)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          p0
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          p1
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          drm_to_uip
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          uip_to_drm
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

--------------------------
Instance:        krnl_adder_stage_rtl_1
   Base Address: 0x1410000

   Argument:          inc
   Register Offset:   0x10
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x18
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          p0
   Register Offset:   0x0
   Port:              p0
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          p1
   Register Offset:   0x0
   Port:              p1
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          drm_to_uip
   Register Offset:   0x0
   Port:              drm_to_uip
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          uip_to_drm
   Register Offset:   0x0
   Port:              uip_to_drm
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2.1 - Thu Dec  5 04:48:12 MST 2019 (SW BUILD: 2729669)
   Command Line:  v++ -t hw --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --save-temps --temp_dir ./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3 -l --config ./adder.ini --kernel_frequency 0:125 -obuild_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/adder.xclbin _x.hw.xilinx_u50_gen3x16_xdma_201920_3/input.xo _x.hw.xilinx_u50_gen3x16_xdma_201920_3/adder.xo _x.hw.xilinx_u50_gen3x16_xdma_201920_3/output.xo _x.hw.xilinx_u50_gen3x16_xdma_201920_3/drmctrl.xo 
   Options:       -t hw
                  --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
                  --save-temps
                  --temp_dir ./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3
                  -l
                  --config ./adder.ini
                  --kernel_frequency 0:125
                  -obuild_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/adder.xclbin _x.hw.xilinx_u50_gen3x16_xdma_201920_3/input.xo _x.hw.xilinx_u50_gen3x16_xdma_201920_3/adder.xo _x.hw.xilinx_u50_gen3x16_xdma_201920_3/output.xo _x.hw.xilinx_u50_gen3x16_xdma_201920_3/drmctrl.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
