// Seed: 4055953180
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  assign module_1.id_7 = 0;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_21;
  wire id_22;
endmodule
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    input wire id_3
    , id_42,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output uwire id_7
    , id_43,
    output wire id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wand id_11,
    output wand id_12,
    input supply1 id_13,
    input tri0 id_14,
    output tri0 id_15,
    input uwire id_16,
    input supply1 id_17,
    input tri id_18,
    input tri0 id_19,
    input tri id_20,
    input wor id_21,
    output tri0 id_22,
    output tri0 id_23,
    input tri0 id_24,
    input wand id_25,
    output tri1 id_26,
    output tri0 id_27,
    input wor id_28,
    output uwire id_29,
    input wand id_30,
    input tri1 module_1,
    input wire id_32,
    input supply0 id_33,
    input tri0 id_34,
    input supply1 id_35,
    input uwire id_36,
    input tri1 id_37,
    input supply1 id_38,
    input wand id_39,
    input wand id_40
);
  assign id_8  = -1'b0;
  assign id_43 = id_21;
  module_0 modCall_1 (
      id_42,
      id_43,
      id_43,
      id_42,
      id_42,
      id_42,
      id_43,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_43,
      id_42,
      id_43,
      id_42
  );
endmodule
