Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/cerradura_6/Cerradura_sim_isim_par.exe" -prj "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/cerradura_6/Cerradura_sim_par.prj" "work.Cerradura_sim" 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/cerradura_6/netgen/par/CERRADURA_timesim.vhd" into library work
Parsing VHDL file "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/cerradura_6/Cerradura_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_inv_v of entity X_INV [\X_INV(true,true,"PAD262",(0,0),...]
Compiling architecture x_ff_v of entity X_FF [\X_FF(true,true,true,"UNPLACED",...]
Compiling architecture x_ckbuf_v of entity X_CKBUF [\X_CKBUF(true,true,"UNPLACED",(0...]
Compiling architecture x_lut6_v of entity X_LUT6 [\X_LUT6(true,true,"UNPLACED",(0,...]
Compiling architecture x_lut5_v of entity X_LUT5 [\X_LUT5(true,true,"UNPLACED",(0,...]
Compiling architecture x_one_v of entity X_ONE [\X_ONE("UNPLACED")(1,8)\]
Compiling architecture x_zero_v of entity X_ZERO [\X_ZERO("UNPLACED")(1,8)\]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity CERRADURA [cerradura_default]
Compiling architecture behavior of entity cerradura_sim
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 91 VHDL Units
Built simulation executable C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/cerradura_6/Cerradura_sim_isim_par.exe
Fuse Memory Usage: 79132 KB
Fuse CPU Usage: 1481 ms
