
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a58  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000c00  08000c00  00010c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000c0c  08000c0c  00010c14  2**0
                  CONTENTS
  4 .ARM          00000000  08000c0c  08000c0c  00010c14  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000c0c  08000c14  00010c14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c0c  08000c0c  00010c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000c10  08000c10  00010c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010c14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010c14  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010c14  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000130b  00000000  00000000  00010c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000462  00000000  00000000  00011f4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000150  00000000  00000000  000123b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000118  00000000  00000000  00012508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002170  00000000  00000000  00012620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000172d  00000000  00000000  00014790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00008fe2  00000000  00000000  00015ebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0001ee9f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000004a0  00000000  00000000  0001eef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000be8 	.word	0x08000be8

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000be8 	.word	0x08000be8

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <SPI2_GPIOInits>:
 */

#include <string.h>
#include "stm32f407xx.h"

void SPI2_GPIOInits(void) {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 80001fe:	4b14      	ldr	r3, [pc, #80]	; (8000250 <SPI2_GPIOInits+0x58>)
 8000200:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PingConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000202:	2302      	movs	r3, #2
 8000204:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PingConfig.GPIO_PinAltFunMode = 5;
 8000206:	2305      	movs	r3, #5
 8000208:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PingConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800020a:	2300      	movs	r3, #0
 800020c:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PingConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800020e:	2300      	movs	r3, #0
 8000210:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PingConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000212:	2302      	movs	r3, #2
 8000214:	72bb      	strb	r3, [r7, #10]

	// SCLK
	SPIPins.GPIO_PingConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000216:	230d      	movs	r3, #13
 8000218:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	4618      	mov	r0, r3
 800021e:	f000 f99f 	bl	8000560 <GPIO_Init>

	// MOSI
	SPIPins.GPIO_PingConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000222:	230f      	movs	r3, #15
 8000224:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	4618      	mov	r0, r3
 800022a:	f000 f999 	bl	8000560 <GPIO_Init>

	// MISO
	SPIPins.GPIO_PingConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 800022e:	230e      	movs	r3, #14
 8000230:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	4618      	mov	r0, r3
 8000236:	f000 f993 	bl	8000560 <GPIO_Init>

	// NSS
	SPIPins.GPIO_PingConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800023a:	230c      	movs	r3, #12
 800023c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	4618      	mov	r0, r3
 8000242:	f000 f98d 	bl	8000560 <GPIO_Init>
}
 8000246:	bf00      	nop
 8000248:	3710      	adds	r7, #16
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	40020400 	.word	0x40020400

08000254 <SPI2_Inits>:

void SPI2_Inits(void) {
 8000254:	b580      	push	{r7, lr}
 8000256:	b084      	sub	sp, #16
 8000258:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2Handle;
	SPI2Handle.pSPIx = SPI2;
 800025a:	4b0c      	ldr	r3, [pc, #48]	; (800028c <SPI2_Inits+0x38>)
 800025c:	607b      	str	r3, [r7, #4]

	SPI2Handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800025e:	2301      	movs	r3, #1
 8000260:	727b      	strb	r3, [r7, #9]
	SPI2Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000262:	2301      	movs	r3, #1
 8000264:	723b      	strb	r3, [r7, #8]
	SPI2Handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8; // 8 MHz
 8000266:	2302      	movs	r3, #2
 8000268:	72bb      	strb	r3, [r7, #10]
	SPI2Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800026a:	2300      	movs	r3, #0
 800026c:	72fb      	strb	r3, [r7, #11]
	SPI2Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LO;
 800026e:	2300      	movs	r3, #0
 8000270:	733b      	strb	r3, [r7, #12]
	SPI2Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LO;
 8000272:	2300      	movs	r3, #0
 8000274:	737b      	strb	r3, [r7, #13]
	SPI2Handle.SPIConfig.SPI_DFF = SPI_SSM_DI;	// Hardware slave management
 8000276:	2300      	movs	r3, #0
 8000278:	72fb      	strb	r3, [r7, #11]

	SPI_Init(&SPI2Handle);
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	4618      	mov	r0, r3
 800027e:	f000 fb9b 	bl	80009b8 <SPI_Init>
}
 8000282:	bf00      	nop
 8000284:	3710      	adds	r7, #16
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	40003800 	.word	0x40003800

08000290 <delay>:
	GPIObtn.GPIO_PingConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;

	GPIO_Init(&GPIObtn);
}

void delay(void) {
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 500000 / 2; ++i);
 8000296:	2300      	movs	r3, #0
 8000298:	607b      	str	r3, [r7, #4]
 800029a:	e002      	b.n	80002a2 <delay+0x12>
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	3301      	adds	r3, #1
 80002a0:	607b      	str	r3, [r7, #4]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4a04      	ldr	r2, [pc, #16]	; (80002b8 <delay+0x28>)
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d9f8      	bls.n	800029c <delay+0xc>
}
 80002aa:	bf00      	nop
 80002ac:	bf00      	nop
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr
 80002b8:	0003d08f 	.word	0x0003d08f

080002bc <main>:

int main(void) {
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0

	char user_data[] = "Hello world";
 80002c2:	4a1b      	ldr	r2, [pc, #108]	; (8000330 <main+0x74>)
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80002c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// Init GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 80002cc:	f7ff ff94 	bl	80001f8 <SPI2_GPIOInits>

	// Init SPI2 peripheral parameters
	SPI2_Inits();
 80002d0:	f7ff ffc0 	bl	8000254 <SPI2_Inits>

	// makes NSS signal internally high and avoids error
	SPI_SSIConfig(SPI2, ENABLE);
 80002d4:	2101      	movs	r1, #1
 80002d6:	4817      	ldr	r0, [pc, #92]	; (8000334 <main+0x78>)
 80002d8:	f000 fc29 	bl	8000b2e <SPI_SSIConfig>

	while(1) {
		while( ! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 80002dc:	bf00      	nop
 80002de:	2100      	movs	r1, #0
 80002e0:	4815      	ldr	r0, [pc, #84]	; (8000338 <main+0x7c>)
 80002e2:	f000 fae3 	bl	80008ac <GPIO_ReadFromInputPin>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d0f8      	beq.n	80002de <main+0x22>
		delay();
 80002ec:	f7ff ffd0 	bl	8000290 <delay>

		//  enable SSOE
		SPI_SSOEConfig(SPI2, ENABLE);
 80002f0:	2101      	movs	r1, #1
 80002f2:	4810      	ldr	r0, [pc, #64]	; (8000334 <main+0x78>)
 80002f4:	f000 fc37 	bl	8000b66 <SPI_SSOEConfig>

		// enable SPI2 peripheral
		SPI_PeripheralControl(SPI2, ENABLE);
 80002f8:	2101      	movs	r1, #1
 80002fa:	480e      	ldr	r0, [pc, #56]	; (8000334 <main+0x78>)
 80002fc:	f000 fbfb 	bl	8000af6 <SPI_PeripheralControl>

		// send data
		SPI_SendData(SPI2, (uint8_t*)user_data, strlen(user_data));
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	4618      	mov	r0, r3
 8000304:	f7ff ff70 	bl	80001e8 <strlen>
 8000308:	4602      	mov	r2, r0
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	4619      	mov	r1, r3
 800030e:	4809      	ldr	r0, [pc, #36]	; (8000334 <main+0x78>)
 8000310:	f000 fbba 	bl	8000a88 <SPI_SendData>

		// confirm SPI not busy before closing
		while ( SPI_GetFlagStatus(SPI2, SPI_BUSY_FLAG) );
 8000314:	bf00      	nop
 8000316:	2180      	movs	r1, #128	; 0x80
 8000318:	4806      	ldr	r0, [pc, #24]	; (8000334 <main+0x78>)
 800031a:	f000 fba1 	bl	8000a60 <SPI_GetFlagStatus>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d1f8      	bne.n	8000316 <main+0x5a>

		// disable SPI2 peripheral
		SPI_PeripheralControl(SPI2, DISABLE);
 8000324:	2100      	movs	r1, #0
 8000326:	4803      	ldr	r0, [pc, #12]	; (8000334 <main+0x78>)
 8000328:	f000 fbe5 	bl	8000af6 <SPI_PeripheralControl>
		while( ! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 800032c:	e7d6      	b.n	80002dc <main+0x20>
 800032e:	bf00      	nop
 8000330:	08000c00 	.word	0x08000c00
 8000334:	40003800 	.word	0x40003800
 8000338:	40020000 	.word	0x40020000

0800033c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800033c:	480d      	ldr	r0, [pc, #52]	; (8000374 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800033e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000340:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000344:	480c      	ldr	r0, [pc, #48]	; (8000378 <LoopForever+0x6>)
  ldr r1, =_edata
 8000346:	490d      	ldr	r1, [pc, #52]	; (800037c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000348:	4a0d      	ldr	r2, [pc, #52]	; (8000380 <LoopForever+0xe>)
  movs r3, #0
 800034a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800034c:	e002      	b.n	8000354 <LoopCopyDataInit>

0800034e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800034e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000352:	3304      	adds	r3, #4

08000354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000358:	d3f9      	bcc.n	800034e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800035a:	4a0a      	ldr	r2, [pc, #40]	; (8000384 <LoopForever+0x12>)
  ldr r4, =_ebss
 800035c:	4c0a      	ldr	r4, [pc, #40]	; (8000388 <LoopForever+0x16>)
  movs r3, #0
 800035e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000360:	e001      	b.n	8000366 <LoopFillZerobss>

08000362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000364:	3204      	adds	r2, #4

08000366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000368:	d3fb      	bcc.n	8000362 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800036a:	f000 fc19 	bl	8000ba0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800036e:	f7ff ffa5 	bl	80002bc <main>

08000372 <LoopForever>:

LoopForever:
    b LoopForever
 8000372:	e7fe      	b.n	8000372 <LoopForever>
  ldr   r0, =_estack
 8000374:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800037c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000380:	08000c14 	.word	0x08000c14
  ldr r2, =_sbss
 8000384:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000388:	2000001c 	.word	0x2000001c

0800038c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800038c:	e7fe      	b.n	800038c <ADC_IRQHandler>
	...

08000390 <GPIO_PeriClockControl>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t* pGPIOx, uint8_t EnorDi) {
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
 8000398:	460b      	mov	r3, r1
 800039a:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 800039c:	78fb      	ldrb	r3, [r7, #3]
 800039e:	2b01      	cmp	r3, #1
 80003a0:	d162      	bne.n	8000468 <GPIO_PeriClockControl+0xd8>

		if (pGPIOx == GPIOA) {
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a64      	ldr	r2, [pc, #400]	; (8000538 <GPIO_PeriClockControl+0x1a8>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d106      	bne.n	80003b8 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 80003aa:	4b64      	ldr	r3, [pc, #400]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80003ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ae:	4a63      	ldr	r2, [pc, #396]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80003b0:	f043 0301 	orr.w	r3, r3, #1
 80003b4:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOH_PCLK_DI();
		} else if (pGPIOx == GPIOI) {
			GPIOH_PCLK_DI();
		}
	}
}
 80003b6:	e0b9      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	4a61      	ldr	r2, [pc, #388]	; (8000540 <GPIO_PeriClockControl+0x1b0>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d106      	bne.n	80003ce <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003c0:	4b5e      	ldr	r3, [pc, #376]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80003c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c4:	4a5d      	ldr	r2, [pc, #372]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80003c6:	f043 0302 	orr.w	r3, r3, #2
 80003ca:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003cc:	e0ae      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4a5c      	ldr	r2, [pc, #368]	; (8000544 <GPIO_PeriClockControl+0x1b4>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d106      	bne.n	80003e4 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003d6:	4b59      	ldr	r3, [pc, #356]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80003d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003da:	4a58      	ldr	r2, [pc, #352]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80003dc:	f043 0304 	orr.w	r3, r3, #4
 80003e0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e2:	e0a3      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	4a58      	ldr	r2, [pc, #352]	; (8000548 <GPIO_PeriClockControl+0x1b8>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d106      	bne.n	80003fa <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003ec:	4b53      	ldr	r3, [pc, #332]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80003ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f0:	4a52      	ldr	r2, [pc, #328]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80003f2:	f043 0308 	orr.w	r3, r3, #8
 80003f6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003f8:	e098      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4a53      	ldr	r2, [pc, #332]	; (800054c <GPIO_PeriClockControl+0x1bc>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d106      	bne.n	8000410 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000402:	4b4e      	ldr	r3, [pc, #312]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000406:	4a4d      	ldr	r2, [pc, #308]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000408:	f043 0310 	orr.w	r3, r3, #16
 800040c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800040e:	e08d      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4a4f      	ldr	r2, [pc, #316]	; (8000550 <GPIO_PeriClockControl+0x1c0>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d106      	bne.n	8000426 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000418:	4b48      	ldr	r3, [pc, #288]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 800041a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041c:	4a47      	ldr	r2, [pc, #284]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 800041e:	f043 0320 	orr.w	r3, r3, #32
 8000422:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000424:	e082      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a4a      	ldr	r2, [pc, #296]	; (8000554 <GPIO_PeriClockControl+0x1c4>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d106      	bne.n	800043c <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800042e:	4b43      	ldr	r3, [pc, #268]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000432:	4a42      	ldr	r2, [pc, #264]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000438:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043a:	e077      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	4a46      	ldr	r2, [pc, #280]	; (8000558 <GPIO_PeriClockControl+0x1c8>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d106      	bne.n	8000452 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000444:	4b3d      	ldr	r3, [pc, #244]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000448:	4a3c      	ldr	r2, [pc, #240]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 800044a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800044e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000450:	e06c      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4a41      	ldr	r2, [pc, #260]	; (800055c <GPIO_PeriClockControl+0x1cc>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d168      	bne.n	800052c <GPIO_PeriClockControl+0x19c>
			GPIOH_PCLK_EN();
 800045a:	4b38      	ldr	r3, [pc, #224]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045e:	4a37      	ldr	r2, [pc, #220]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000460:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000464:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000466:	e061      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	4a33      	ldr	r2, [pc, #204]	; (8000538 <GPIO_PeriClockControl+0x1a8>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d106      	bne.n	800047e <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000470:	4b32      	ldr	r3, [pc, #200]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000474:	4a31      	ldr	r2, [pc, #196]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000476:	f023 0301 	bic.w	r3, r3, #1
 800047a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047c:	e056      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4a2f      	ldr	r2, [pc, #188]	; (8000540 <GPIO_PeriClockControl+0x1b0>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d106      	bne.n	8000494 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 8000486:	4b2d      	ldr	r3, [pc, #180]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048a:	4a2c      	ldr	r2, [pc, #176]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 800048c:	f023 0302 	bic.w	r3, r3, #2
 8000490:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000492:	e04b      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4a2b      	ldr	r2, [pc, #172]	; (8000544 <GPIO_PeriClockControl+0x1b4>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d106      	bne.n	80004aa <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 800049c:	4b27      	ldr	r3, [pc, #156]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 800049e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a0:	4a26      	ldr	r2, [pc, #152]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80004a2:	f023 0304 	bic.w	r3, r3, #4
 80004a6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004a8:	e040      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	4a26      	ldr	r2, [pc, #152]	; (8000548 <GPIO_PeriClockControl+0x1b8>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d106      	bne.n	80004c0 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 80004b2:	4b22      	ldr	r3, [pc, #136]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80004b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b6:	4a21      	ldr	r2, [pc, #132]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80004b8:	f023 0308 	bic.w	r3, r3, #8
 80004bc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004be:	e035      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	4a22      	ldr	r2, [pc, #136]	; (800054c <GPIO_PeriClockControl+0x1bc>)
 80004c4:	4293      	cmp	r3, r2
 80004c6:	d106      	bne.n	80004d6 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 80004c8:	4b1c      	ldr	r3, [pc, #112]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80004ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004cc:	4a1b      	ldr	r2, [pc, #108]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80004ce:	f023 0310 	bic.w	r3, r3, #16
 80004d2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004d4:	e02a      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	4a1d      	ldr	r2, [pc, #116]	; (8000550 <GPIO_PeriClockControl+0x1c0>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d106      	bne.n	80004ec <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 80004de:	4b17      	ldr	r3, [pc, #92]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80004e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e2:	4a16      	ldr	r2, [pc, #88]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80004e4:	f023 0320 	bic.w	r3, r3, #32
 80004e8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ea:	e01f      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	4a19      	ldr	r2, [pc, #100]	; (8000554 <GPIO_PeriClockControl+0x1c4>)
 80004f0:	4293      	cmp	r3, r2
 80004f2:	d106      	bne.n	8000502 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 80004f4:	4b11      	ldr	r3, [pc, #68]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80004f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f8:	4a10      	ldr	r2, [pc, #64]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 80004fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80004fe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000500:	e014      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	4a14      	ldr	r2, [pc, #80]	; (8000558 <GPIO_PeriClockControl+0x1c8>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d106      	bne.n	8000518 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 800050a:	4b0c      	ldr	r3, [pc, #48]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050e:	4a0b      	ldr	r2, [pc, #44]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000510:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000514:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000516:	e009      	b.n	800052c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	4a10      	ldr	r2, [pc, #64]	; (800055c <GPIO_PeriClockControl+0x1cc>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d105      	bne.n	800052c <GPIO_PeriClockControl+0x19c>
			GPIOH_PCLK_DI();
 8000520:	4b06      	ldr	r3, [pc, #24]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000524:	4a05      	ldr	r2, [pc, #20]	; (800053c <GPIO_PeriClockControl+0x1ac>)
 8000526:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800052a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr
 8000538:	40020000 	.word	0x40020000
 800053c:	40023800 	.word	0x40023800
 8000540:	40020400 	.word	0x40020400
 8000544:	40020800 	.word	0x40020800
 8000548:	40020c00 	.word	0x40020c00
 800054c:	40021000 	.word	0x40021000
 8000550:	40021400 	.word	0x40021400
 8000554:	40021800 	.word	0x40021800
 8000558:	40021c00 	.word	0x40021c00
 800055c:	40022000 	.word	0x40022000

08000560 <GPIO_Init>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_Init(GPIO_Handle_t* pGPIOHandle) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b084      	sub	sp, #16
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; // temp register
 8000568:	2300      	movs	r3, #0
 800056a:	60fb      	str	r3, [r7, #12]

	// enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	2101      	movs	r1, #1
 8000572:	4618      	mov	r0, r3
 8000574:	f7ff ff0c 	bl	8000390 <GPIO_PeriClockControl>

	// 1. Configure mode of gpio pin
	if (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	795b      	ldrb	r3, [r3, #5]
 800057c:	2b03      	cmp	r3, #3
 800057e:	d820      	bhi.n	80005c2 <GPIO_Init+0x62>
		// The non-interrupt modes
		temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber));
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	795b      	ldrb	r3, [r3, #5]
 8000584:	461a      	mov	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	791b      	ldrb	r3, [r3, #4]
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	fa02 f303 	lsl.w	r3, r2, r3
 8000590:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber)); // clear
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	791b      	ldrb	r3, [r3, #4]
 800059c:	005b      	lsls	r3, r3, #1
 800059e:	2103      	movs	r1, #3
 80005a0:	fa01 f303 	lsl.w	r3, r1, r3
 80005a4:	43db      	mvns	r3, r3
 80005a6:	4619      	mov	r1, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	400a      	ands	r2, r1
 80005ae:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // set
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	6819      	ldr	r1, [r3, #0]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	68fa      	ldr	r2, [r7, #12]
 80005bc:	430a      	orrs	r2, r1
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	e0cb      	b.n	800075a <GPIO_Init+0x1fa>
	} else {
		// Configure for external interrupt handling
		if (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode == GPIO_MODE_IT_FT ) {
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	795b      	ldrb	r3, [r3, #5]
 80005c6:	2b04      	cmp	r3, #4
 80005c8:	d117      	bne.n	80005fa <GPIO_Init+0x9a>
			// 1. configure FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 80005ca:	4b4b      	ldr	r3, [pc, #300]	; (80006f8 <GPIO_Init+0x198>)
 80005cc:	68db      	ldr	r3, [r3, #12]
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	7912      	ldrb	r2, [r2, #4]
 80005d2:	4611      	mov	r1, r2
 80005d4:	2201      	movs	r2, #1
 80005d6:	408a      	lsls	r2, r1
 80005d8:	4611      	mov	r1, r2
 80005da:	4a47      	ldr	r2, [pc, #284]	; (80006f8 <GPIO_Init+0x198>)
 80005dc:	430b      	orrs	r3, r1
 80005de:	60d3      	str	r3, [r2, #12]
			// Clear the corresponding RTSR bit in case it was active
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 80005e0:	4b45      	ldr	r3, [pc, #276]	; (80006f8 <GPIO_Init+0x198>)
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	687a      	ldr	r2, [r7, #4]
 80005e6:	7912      	ldrb	r2, [r2, #4]
 80005e8:	4611      	mov	r1, r2
 80005ea:	2201      	movs	r2, #1
 80005ec:	408a      	lsls	r2, r1
 80005ee:	43d2      	mvns	r2, r2
 80005f0:	4611      	mov	r1, r2
 80005f2:	4a41      	ldr	r2, [pc, #260]	; (80006f8 <GPIO_Init+0x198>)
 80005f4:	400b      	ands	r3, r1
 80005f6:	6093      	str	r3, [r2, #8]
 80005f8:	e035      	b.n	8000666 <GPIO_Init+0x106>

		} else if (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode == GPIO_MODE_IT_RT ) {
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	795b      	ldrb	r3, [r3, #5]
 80005fe:	2b05      	cmp	r3, #5
 8000600:	d117      	bne.n	8000632 <GPIO_Init+0xd2>
			// 1. configure RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 8000602:	4b3d      	ldr	r3, [pc, #244]	; (80006f8 <GPIO_Init+0x198>)
 8000604:	689b      	ldr	r3, [r3, #8]
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	7912      	ldrb	r2, [r2, #4]
 800060a:	4611      	mov	r1, r2
 800060c:	2201      	movs	r2, #1
 800060e:	408a      	lsls	r2, r1
 8000610:	4611      	mov	r1, r2
 8000612:	4a39      	ldr	r2, [pc, #228]	; (80006f8 <GPIO_Init+0x198>)
 8000614:	430b      	orrs	r3, r1
 8000616:	6093      	str	r3, [r2, #8]
			// Clear the corresponding RTSR bit in case it was active
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 8000618:	4b37      	ldr	r3, [pc, #220]	; (80006f8 <GPIO_Init+0x198>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	687a      	ldr	r2, [r7, #4]
 800061e:	7912      	ldrb	r2, [r2, #4]
 8000620:	4611      	mov	r1, r2
 8000622:	2201      	movs	r2, #1
 8000624:	408a      	lsls	r2, r1
 8000626:	43d2      	mvns	r2, r2
 8000628:	4611      	mov	r1, r2
 800062a:	4a33      	ldr	r2, [pc, #204]	; (80006f8 <GPIO_Init+0x198>)
 800062c:	400b      	ands	r3, r1
 800062e:	60d3      	str	r3, [r2, #12]
 8000630:	e019      	b.n	8000666 <GPIO_Init+0x106>
		} else if (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode == GPIO_MODE_IT_RFT ) {
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	795b      	ldrb	r3, [r3, #5]
 8000636:	2b06      	cmp	r3, #6
 8000638:	d115      	bne.n	8000666 <GPIO_Init+0x106>
			// 1. configure both FTSR and RTSR for both rising and falling edge
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 800063a:	4b2f      	ldr	r3, [pc, #188]	; (80006f8 <GPIO_Init+0x198>)
 800063c:	68db      	ldr	r3, [r3, #12]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	7912      	ldrb	r2, [r2, #4]
 8000642:	4611      	mov	r1, r2
 8000644:	2201      	movs	r2, #1
 8000646:	408a      	lsls	r2, r1
 8000648:	4611      	mov	r1, r2
 800064a:	4a2b      	ldr	r2, [pc, #172]	; (80006f8 <GPIO_Init+0x198>)
 800064c:	430b      	orrs	r3, r1
 800064e:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 8000650:	4b29      	ldr	r3, [pc, #164]	; (80006f8 <GPIO_Init+0x198>)
 8000652:	689b      	ldr	r3, [r3, #8]
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	7912      	ldrb	r2, [r2, #4]
 8000658:	4611      	mov	r1, r2
 800065a:	2201      	movs	r2, #1
 800065c:	408a      	lsls	r2, r1
 800065e:	4611      	mov	r1, r2
 8000660:	4a25      	ldr	r2, [pc, #148]	; (80006f8 <GPIO_Init+0x198>)
 8000662:	430b      	orrs	r3, r1
 8000664:	6093      	str	r3, [r2, #8]
		}

		// 2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber / 4;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	791b      	ldrb	r3, [r3, #4]
 800066a:	089b      	lsrs	r3, r3, #2
 800066c:	72fb      	strb	r3, [r7, #11]
		uint8_t temp2 = pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber % 4;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	791b      	ldrb	r3, [r3, #4]
 8000672:	f003 0303 	and.w	r3, r3, #3
 8000676:	72bb      	strb	r3, [r7, #10]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a1f      	ldr	r2, [pc, #124]	; (80006fc <GPIO_Init+0x19c>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d04e      	beq.n	8000720 <GPIO_Init+0x1c0>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4a1e      	ldr	r2, [pc, #120]	; (8000700 <GPIO_Init+0x1a0>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d032      	beq.n	80006f2 <GPIO_Init+0x192>
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a1c      	ldr	r2, [pc, #112]	; (8000704 <GPIO_Init+0x1a4>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d02b      	beq.n	80006ee <GPIO_Init+0x18e>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a1b      	ldr	r2, [pc, #108]	; (8000708 <GPIO_Init+0x1a8>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d024      	beq.n	80006ea <GPIO_Init+0x18a>
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a19      	ldr	r2, [pc, #100]	; (800070c <GPIO_Init+0x1ac>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d01d      	beq.n	80006e6 <GPIO_Init+0x186>
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4a18      	ldr	r2, [pc, #96]	; (8000710 <GPIO_Init+0x1b0>)
 80006b0:	4293      	cmp	r3, r2
 80006b2:	d016      	beq.n	80006e2 <GPIO_Init+0x182>
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a16      	ldr	r2, [pc, #88]	; (8000714 <GPIO_Init+0x1b4>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d00f      	beq.n	80006de <GPIO_Init+0x17e>
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4a15      	ldr	r2, [pc, #84]	; (8000718 <GPIO_Init+0x1b8>)
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d008      	beq.n	80006da <GPIO_Init+0x17a>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a13      	ldr	r2, [pc, #76]	; (800071c <GPIO_Init+0x1bc>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d101      	bne.n	80006d6 <GPIO_Init+0x176>
 80006d2:	2308      	movs	r3, #8
 80006d4:	e025      	b.n	8000722 <GPIO_Init+0x1c2>
 80006d6:	2300      	movs	r3, #0
 80006d8:	e023      	b.n	8000722 <GPIO_Init+0x1c2>
 80006da:	2307      	movs	r3, #7
 80006dc:	e021      	b.n	8000722 <GPIO_Init+0x1c2>
 80006de:	2306      	movs	r3, #6
 80006e0:	e01f      	b.n	8000722 <GPIO_Init+0x1c2>
 80006e2:	2305      	movs	r3, #5
 80006e4:	e01d      	b.n	8000722 <GPIO_Init+0x1c2>
 80006e6:	2304      	movs	r3, #4
 80006e8:	e01b      	b.n	8000722 <GPIO_Init+0x1c2>
 80006ea:	2303      	movs	r3, #3
 80006ec:	e019      	b.n	8000722 <GPIO_Init+0x1c2>
 80006ee:	2302      	movs	r3, #2
 80006f0:	e017      	b.n	8000722 <GPIO_Init+0x1c2>
 80006f2:	2301      	movs	r3, #1
 80006f4:	e015      	b.n	8000722 <GPIO_Init+0x1c2>
 80006f6:	bf00      	nop
 80006f8:	40013c00 	.word	0x40013c00
 80006fc:	40020000 	.word	0x40020000
 8000700:	40020400 	.word	0x40020400
 8000704:	40020800 	.word	0x40020800
 8000708:	40020c00 	.word	0x40020c00
 800070c:	40021000 	.word	0x40021000
 8000710:	40021400 	.word	0x40021400
 8000714:	40021800 	.word	0x40021800
 8000718:	40021c00 	.word	0x40021c00
 800071c:	40022000 	.word	0x40022000
 8000720:	2300      	movs	r3, #0
 8000722:	727b      	strb	r3, [r7, #9]
		SYSCFG_PCLK_EN();
 8000724:	4b5e      	ldr	r3, [pc, #376]	; (80008a0 <GPIO_Init+0x340>)
 8000726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000728:	4a5d      	ldr	r2, [pc, #372]	; (80008a0 <GPIO_Init+0x340>)
 800072a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800072e:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = (portcode << (temp2 * 4));
 8000730:	7a7a      	ldrb	r2, [r7, #9]
 8000732:	7abb      	ldrb	r3, [r7, #10]
 8000734:	009b      	lsls	r3, r3, #2
 8000736:	fa02 f103 	lsl.w	r1, r2, r3
 800073a:	4a5a      	ldr	r2, [pc, #360]	; (80008a4 <GPIO_Init+0x344>)
 800073c:	7afb      	ldrb	r3, [r7, #11]
 800073e:	3302      	adds	r3, #2
 8000740:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		// 3. enable the exti interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 8000744:	4b58      	ldr	r3, [pc, #352]	; (80008a8 <GPIO_Init+0x348>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	7912      	ldrb	r2, [r2, #4]
 800074c:	4611      	mov	r1, r2
 800074e:	2201      	movs	r2, #1
 8000750:	408a      	lsls	r2, r1
 8000752:	4611      	mov	r1, r2
 8000754:	4a54      	ldr	r2, [pc, #336]	; (80008a8 <GPIO_Init+0x348>)
 8000756:	430b      	orrs	r3, r1
 8000758:	6013      	str	r3, [r2, #0]
	}

	// 2. configure speed
	temp = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber));
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	799b      	ldrb	r3, [r3, #6]
 8000762:	461a      	mov	r2, r3
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	791b      	ldrb	r3, [r3, #4]
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	fa02 f303 	lsl.w	r3, r2, r3
 800076e:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber)); // clear
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	689a      	ldr	r2, [r3, #8]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	791b      	ldrb	r3, [r3, #4]
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	2103      	movs	r1, #3
 800077e:	fa01 f303 	lsl.w	r3, r1, r3
 8000782:	43db      	mvns	r3, r3
 8000784:	4619      	mov	r1, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	400a      	ands	r2, r1
 800078c:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	6899      	ldr	r1, [r3, #8]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	68fa      	ldr	r2, [r7, #12]
 800079a:	430a      	orrs	r2, r1
 800079c:	609a      	str	r2, [r3, #8]

	// 3. configure pupd (pull-up / pull-down) settings
	temp = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber));
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	79db      	ldrb	r3, [r3, #7]
 80007a6:	461a      	mov	r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	791b      	ldrb	r3, [r3, #4]
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	fa02 f303 	lsl.w	r3, r2, r3
 80007b2:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber)); // clear
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	68da      	ldr	r2, [r3, #12]
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	791b      	ldrb	r3, [r3, #4]
 80007be:	005b      	lsls	r3, r3, #1
 80007c0:	2103      	movs	r1, #3
 80007c2:	fa01 f303 	lsl.w	r3, r1, r3
 80007c6:	43db      	mvns	r3, r3
 80007c8:	4619      	mov	r1, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	400a      	ands	r2, r1
 80007d0:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	68d9      	ldr	r1, [r3, #12]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	68fa      	ldr	r2, [r7, #12]
 80007de:	430a      	orrs	r2, r1
 80007e0:	60da      	str	r2, [r3, #12]

	// 4. configure the optype (output type)
	temp = 0;
 80007e2:	2300      	movs	r3, #0
 80007e4:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	7a1b      	ldrb	r3, [r3, #8]
 80007ea:	461a      	mov	r2, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	791b      	ldrb	r3, [r3, #4]
 80007f0:	fa02 f303 	lsl.w	r3, r2, r3
 80007f4:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber); // clear
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	685a      	ldr	r2, [r3, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	791b      	ldrb	r3, [r3, #4]
 8000800:	4619      	mov	r1, r3
 8000802:	2301      	movs	r3, #1
 8000804:	408b      	lsls	r3, r1
 8000806:	43db      	mvns	r3, r3
 8000808:	4619      	mov	r1, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	400a      	ands	r2, r1
 8000810:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	6859      	ldr	r1, [r3, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	430a      	orrs	r2, r1
 8000820:	605a      	str	r2, [r3, #4]

	// 5. configure the alt functionality
	if (pGPIOHandle->GPIO_PingConfig.GPIO_PinAltFunMode == GPIO_MODE_ALTFN) {
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	7a5b      	ldrb	r3, [r3, #9]
 8000826:	2b02      	cmp	r3, #2
 8000828:	d135      	bne.n	8000896 <GPIO_Init+0x336>
		temp = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	60fb      	str	r3, [r7, #12]
		uint8_t AfRegInd = pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber / 8; // Index 0 if pins 0 - 7; Index 1 if pins 8 - 15
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	791b      	ldrb	r3, [r3, #4]
 8000832:	08db      	lsrs	r3, r3, #3
 8000834:	723b      	strb	r3, [r7, #8]
		temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinAltFunMode << ((pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber % 8) * 4));
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	7a5b      	ldrb	r3, [r3, #9]
 800083a:	461a      	mov	r2, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	791b      	ldrb	r3, [r3, #4]
 8000840:	f003 0307 	and.w	r3, r3, #7
 8000844:	009b      	lsls	r3, r3, #2
 8000846:	fa02 f303 	lsl.w	r3, r2, r3
 800084a:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOx->AFR[AfRegInd] &= ~(0xF << ((pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber % 8) * 4)); // clear
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	7a3a      	ldrb	r2, [r7, #8]
 8000852:	3208      	adds	r2, #8
 8000854:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	791b      	ldrb	r3, [r3, #4]
 800085c:	f003 0307 	and.w	r3, r3, #7
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	220f      	movs	r2, #15
 8000864:	fa02 f303 	lsl.w	r3, r2, r3
 8000868:	43db      	mvns	r3, r3
 800086a:	4618      	mov	r0, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	7a3a      	ldrb	r2, [r7, #8]
 8000872:	4001      	ands	r1, r0
 8000874:	3208      	adds	r2, #8
 8000876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[AfRegInd] |= temp;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	7a3a      	ldrb	r2, [r7, #8]
 8000880:	3208      	adds	r2, #8
 8000882:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	7a3a      	ldrb	r2, [r7, #8]
 800088c:	68f9      	ldr	r1, [r7, #12]
 800088e:	4301      	orrs	r1, r0
 8000890:	3208      	adds	r2, #8
 8000892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8000896:	bf00      	nop
 8000898:	3710      	adds	r7, #16
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40023800 	.word	0x40023800
 80008a4:	40013800 	.word	0x40013800
 80008a8:	40013c00 	.word	0x40013c00

080008ac <GPIO_ReadFromInputPin>:
 *
 * @return		- 0 or 1. data bit of input pin
 *
 * @Note		- none
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t* pGPIOx, uint8_t PinNumber) {
 80008ac:	b480      	push	{r7}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	460b      	mov	r3, r1
 80008b6:	70fb      	strb	r3, [r7, #3]
	uint8_t value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	691a      	ldr	r2, [r3, #16]
 80008bc:	78fb      	ldrb	r3, [r7, #3]
 80008be:	fa22 f303 	lsr.w	r3, r2, r3
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	f003 0301 	and.w	r3, r3, #1
 80008c8:	73fb      	strb	r3, [r7, #15]
	return value;
 80008ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	3714      	adds	r7, #20
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <SPI_PeriClockControl>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_PeriClockControl(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	460b      	mov	r3, r1
 80008e2:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 80008e4:	78fb      	ldrb	r3, [r7, #3]
 80008e6:	2b01      	cmp	r3, #1
 80008e8:	d12b      	bne.n	8000942 <SPI_PeriClockControl+0x6a>
		if (pSPIx == SPI1) {
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4a2d      	ldr	r2, [pc, #180]	; (80009a4 <SPI_PeriClockControl+0xcc>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d106      	bne.n	8000900 <SPI_PeriClockControl+0x28>
			SPI1_PCLK_EN();
 80008f2:	4b2d      	ldr	r3, [pc, #180]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 80008f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008f6:	4a2c      	ldr	r2, [pc, #176]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 80008f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008fc:	6453      	str	r3, [r2, #68]	; 0x44
			SPI3_PCLK_DI();
		} else if (pSPIx == SPI4) {
			SPI4_PCLK_DI();
		}
	}
}
 80008fe:	e04b      	b.n	8000998 <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI2) {
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4a2a      	ldr	r2, [pc, #168]	; (80009ac <SPI_PeriClockControl+0xd4>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d106      	bne.n	8000916 <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000908:	4b27      	ldr	r3, [pc, #156]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 800090a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090c:	4a26      	ldr	r2, [pc, #152]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 800090e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000912:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000914:	e040      	b.n	8000998 <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI3) {
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4a25      	ldr	r2, [pc, #148]	; (80009b0 <SPI_PeriClockControl+0xd8>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d106      	bne.n	800092c <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 800091e:	4b22      	ldr	r3, [pc, #136]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000922:	4a21      	ldr	r2, [pc, #132]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 8000924:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000928:	6413      	str	r3, [r2, #64]	; 0x40
}
 800092a:	e035      	b.n	8000998 <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI4) {
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4a21      	ldr	r2, [pc, #132]	; (80009b4 <SPI_PeriClockControl+0xdc>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d131      	bne.n	8000998 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_EN();
 8000934:	4b1c      	ldr	r3, [pc, #112]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 8000936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000938:	4a1b      	ldr	r2, [pc, #108]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 800093a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800093e:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000940:	e02a      	b.n	8000998 <SPI_PeriClockControl+0xc0>
		if (pSPIx == SPI1) {
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4a17      	ldr	r2, [pc, #92]	; (80009a4 <SPI_PeriClockControl+0xcc>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d106      	bne.n	8000958 <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DI();
 800094a:	4b17      	ldr	r3, [pc, #92]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 800094c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094e:	4a16      	ldr	r2, [pc, #88]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 8000950:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000954:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000956:	e01f      	b.n	8000998 <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI2) {
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4a14      	ldr	r2, [pc, #80]	; (80009ac <SPI_PeriClockControl+0xd4>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d106      	bne.n	800096e <SPI_PeriClockControl+0x96>
			SPI2_PCLK_DI();
 8000960:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 8000962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000964:	4a10      	ldr	r2, [pc, #64]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 8000966:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800096a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800096c:	e014      	b.n	8000998 <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI3) {
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a0f      	ldr	r2, [pc, #60]	; (80009b0 <SPI_PeriClockControl+0xd8>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d106      	bne.n	8000984 <SPI_PeriClockControl+0xac>
			SPI3_PCLK_DI();
 8000976:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097a:	4a0b      	ldr	r2, [pc, #44]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 800097c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000980:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000982:	e009      	b.n	8000998 <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI4) {
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4a0b      	ldr	r2, [pc, #44]	; (80009b4 <SPI_PeriClockControl+0xdc>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d105      	bne.n	8000998 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_DI();
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 800098e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000990:	4a05      	ldr	r2, [pc, #20]	; (80009a8 <SPI_PeriClockControl+0xd0>)
 8000992:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000996:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr
 80009a4:	40013000 	.word	0x40013000
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40003800 	.word	0x40003800
 80009b0:	40003c00 	.word	0x40003c00
 80009b4:	40013400 	.word	0x40013400

080009b8 <SPI_Init>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_Init(SPI_Handle_t* pSPIHandle) {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
	// configure SPI_CR1 register
	uint32_t tempreg = 0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	60fb      	str	r3, [r7, #12]

	// enable peripheral clock
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	2101      	movs	r1, #1
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff ff84 	bl	80008d8 <SPI_PeriClockControl>

	// 1. configure device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	791b      	ldrb	r3, [r3, #4]
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	461a      	mov	r2, r3
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	4313      	orrs	r3, r2
 80009dc:	60fb      	str	r3, [r7, #12]

	// 2. bus config
	if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD) {
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	795b      	ldrb	r3, [r3, #5]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d104      	bne.n	80009f0 <SPI_Init+0x38>
		// bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	e014      	b.n	8000a1a <SPI_Init+0x62>
	} else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD) {
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	795b      	ldrb	r3, [r3, #5]
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d104      	bne.n	8000a02 <SPI_Init+0x4a>
		// enable bidi mode
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	e00b      	b.n	8000a1a <SPI_Init+0x62>
	} else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY) {
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	795b      	ldrb	r3, [r3, #5]
 8000a06:	2b03      	cmp	r3, #3
 8000a08:	d107      	bne.n	8000a1a <SPI_Init+0x62>
		// bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000a10:	60fb      	str	r3, [r7, #12]
		// RXONLY bit should be set
		tempreg &= ~(1 << SPI_CR1_RXONLY);
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000a18:	60fb      	str	r3, [r7, #12]
	}

	// 3. configure spi serial clock speed (baud rate)
	tempreg |= (pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR);
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	799b      	ldrb	r3, [r3, #6]
 8000a1e:	00db      	lsls	r3, r3, #3
 8000a20:	461a      	mov	r2, r3
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	60fb      	str	r3, [r7, #12]

	// 4. configure DFF
	tempreg |= (pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	79db      	ldrb	r3, [r3, #7]
 8000a2c:	02db      	lsls	r3, r3, #11
 8000a2e:	461a      	mov	r2, r3
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	4313      	orrs	r3, r2
 8000a34:	60fb      	str	r3, [r7, #12]

	// 5. configure CPOL
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	7a1b      	ldrb	r3, [r3, #8]
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	4313      	orrs	r3, r2
 8000a42:	60fb      	str	r3, [r7, #12]

	// 5. configure CPHA
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	7a5b      	ldrb	r3, [r3, #9]
 8000a48:	461a      	mov	r2, r3
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	68fa      	ldr	r2, [r7, #12]
 8000a56:	601a      	str	r2, [r3, #0]
}
 8000a58:	bf00      	nop
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <SPI_GetFlagStatus>:
 *
 * @return		- none
 *
 * @Note		- none
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t* pSPIx, uint32_t FlagName) {
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	6039      	str	r1, [r7, #0]
	if (pSPIx->SR & FlagName) {
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	689a      	ldr	r2, [r3, #8]
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	4013      	ands	r3, r2
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 8000a76:	2301      	movs	r3, #1
 8000a78:	e000      	b.n	8000a7c <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000a7a:	2300      	movs	r3, #0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <SPI_SendData>:
 *
 * @return		- none
 *
 * @Note		- This is a blocking call
 */
void SPI_SendData(SPI_RegDef_t* pSPIx, uint8_t *pTxBuffer, uint32_t Len) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
	while (Len > 0) {
 8000a94:	e027      	b.n	8000ae6 <SPI_SendData+0x5e>
		// 1. wait until TXE is set (tx register is free)
		while ( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET );
 8000a96:	bf00      	nop
 8000a98:	2102      	movs	r1, #2
 8000a9a:	68f8      	ldr	r0, [r7, #12]
 8000a9c:	f7ff ffe0 	bl	8000a60 <SPI_GetFlagStatus>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d0f8      	beq.n	8000a98 <SPI_SendData+0x10>

		// 2. check DFF bit in CR1
		if ( pSPIx->SR & (1 << SPI_CR1_DFF) ) {
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	689b      	ldr	r3, [r3, #8]
 8000aaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d00e      	beq.n	8000ad0 <SPI_SendData+0x48>
			// 16 bit DFF format
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	881b      	ldrh	r3, [r3, #0]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	60da      	str	r2, [r3, #12]
			--Len;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	607b      	str	r3, [r7, #4]
			--Len;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	3b01      	subs	r3, #1
 8000ac6:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	3301      	adds	r3, #1
 8000acc:	60bb      	str	r3, [r7, #8]
 8000ace:	e00a      	b.n	8000ae6 <SPI_SendData+0x5e>
		} else {
			// 8 bit DFF format
			pSPIx->DR = *pTxBuffer;
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	60da      	str	r2, [r3, #12]
			--Len;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	60bb      	str	r3, [r7, #8]
	while (Len > 0) {
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d1d4      	bne.n	8000a96 <SPI_SendData+0xe>
		}
	}
}
 8000aec:	bf00      	nop
 8000aee:	bf00      	nop
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <SPI_PeripheralControl>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_PeripheralControl(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
 8000af6:	b480      	push	{r7}
 8000af8:	b083      	sub	sp, #12
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	6078      	str	r0, [r7, #4]
 8000afe:	460b      	mov	r3, r1
 8000b00:	70fb      	strb	r3, [r7, #3]
	if (EnorDi) {
 8000b02:	78fb      	ldrb	r3, [r7, #3]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d006      	beq.n	8000b16 <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000b14:	e005      	b.n	8000b22 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	601a      	str	r2, [r3, #0]
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <SPI_SSIConfig>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_SSIConfig(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
 8000b2e:	b480      	push	{r7}
 8000b30:	b083      	sub	sp, #12
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
 8000b36:	460b      	mov	r3, r1
 8000b38:	70fb      	strb	r3, [r7, #3]
	if (EnorDi) {
 8000b3a:	78fb      	ldrb	r3, [r7, #3]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d006      	beq.n	8000b4e <SPI_SSIConfig+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SSI);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
 8000b4c:	e005      	b.n	8000b5a <SPI_SSIConfig+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	601a      	str	r2, [r3, #0]
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <SPI_SSOEConfig>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_SSOEConfig(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
 8000b66:	b480      	push	{r7}
 8000b68:	b083      	sub	sp, #12
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	6078      	str	r0, [r7, #4]
 8000b6e:	460b      	mov	r3, r1
 8000b70:	70fb      	strb	r3, [r7, #3]
	if (EnorDi) {
 8000b72:	78fb      	ldrb	r3, [r7, #3]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d006      	beq.n	8000b86 <SPI_SSOEConfig+0x20>
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f043 0204 	orr.w	r2, r3, #4
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	605a      	str	r2, [r3, #4]
	} else {
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000b84:	e005      	b.n	8000b92 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f023 0204 	bic.w	r2, r3, #4
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	605a      	str	r2, [r3, #4]
}
 8000b92:	bf00      	nop
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
	...

08000ba0 <__libc_init_array>:
 8000ba0:	b570      	push	{r4, r5, r6, lr}
 8000ba2:	4d0d      	ldr	r5, [pc, #52]	; (8000bd8 <__libc_init_array+0x38>)
 8000ba4:	4c0d      	ldr	r4, [pc, #52]	; (8000bdc <__libc_init_array+0x3c>)
 8000ba6:	1b64      	subs	r4, r4, r5
 8000ba8:	10a4      	asrs	r4, r4, #2
 8000baa:	2600      	movs	r6, #0
 8000bac:	42a6      	cmp	r6, r4
 8000bae:	d109      	bne.n	8000bc4 <__libc_init_array+0x24>
 8000bb0:	4d0b      	ldr	r5, [pc, #44]	; (8000be0 <__libc_init_array+0x40>)
 8000bb2:	4c0c      	ldr	r4, [pc, #48]	; (8000be4 <__libc_init_array+0x44>)
 8000bb4:	f000 f818 	bl	8000be8 <_init>
 8000bb8:	1b64      	subs	r4, r4, r5
 8000bba:	10a4      	asrs	r4, r4, #2
 8000bbc:	2600      	movs	r6, #0
 8000bbe:	42a6      	cmp	r6, r4
 8000bc0:	d105      	bne.n	8000bce <__libc_init_array+0x2e>
 8000bc2:	bd70      	pop	{r4, r5, r6, pc}
 8000bc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bc8:	4798      	blx	r3
 8000bca:	3601      	adds	r6, #1
 8000bcc:	e7ee      	b.n	8000bac <__libc_init_array+0xc>
 8000bce:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bd2:	4798      	blx	r3
 8000bd4:	3601      	adds	r6, #1
 8000bd6:	e7f2      	b.n	8000bbe <__libc_init_array+0x1e>
 8000bd8:	08000c0c 	.word	0x08000c0c
 8000bdc:	08000c0c 	.word	0x08000c0c
 8000be0:	08000c0c 	.word	0x08000c0c
 8000be4:	08000c10 	.word	0x08000c10

08000be8 <_init>:
 8000be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bea:	bf00      	nop
 8000bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bee:	bc08      	pop	{r3}
 8000bf0:	469e      	mov	lr, r3
 8000bf2:	4770      	bx	lr

08000bf4 <_fini>:
 8000bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bf6:	bf00      	nop
 8000bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bfa:	bc08      	pop	{r3}
 8000bfc:	469e      	mov	lr, r3
 8000bfe:	4770      	bx	lr
