module main(
  input wire [1:0] p,
  input wire [63:0] x,
  input wire [63:0] y,
  input wire [63:0] d,
  output wire [63:0] out
);
  function automatic [15:0] priority_sel_64b_2way_snz_element16 (input reg [1:0] sel, input reg [15:0] case0, input reg [15:0] case1, input reg [15:0] default_value);
    begin
      unique casez (sel)
        2'b?1: begin
          priority_sel_64b_2way_snz_element16 = case0;
        end
        2'b10: begin
          priority_sel_64b_2way_snz_element16 = case1;
        end
        2'b00: begin
          `ifdef SIMULATION
            $error("Zero selector not allowed.");
          `endif  // SIMULATION
          // Never taken, propagate X
          priority_sel_64b_2way_snz_element16 = 'X;
        end
        default: begin
          // Propagate X
          priority_sel_64b_2way_snz_element16 = 'X;
        end
      endcase
    end
  endfunction
  wire [15:0] x_unflattened[4];
  assign x_unflattened[0] = x[15:0];
  assign x_unflattened[1] = x[31:16];
  assign x_unflattened[2] = x[47:32];
  assign x_unflattened[3] = x[63:48];
  wire [15:0] y_unflattened[4];
  assign y_unflattened[0] = y[15:0];
  assign y_unflattened[1] = y[31:16];
  assign y_unflattened[2] = y[47:32];
  assign y_unflattened[3] = y[63:48];
  wire [15:0] d_unflattened[4];
  assign d_unflattened[0] = d[15:0];
  assign d_unflattened[1] = d[31:16];
  assign d_unflattened[2] = d[47:32];
  assign d_unflattened[3] = d[63:48];
  wire [15:0] priority_sel_18[4];
  assign priority_sel_18[0] = priority_sel_64b_2way_snz_element16(p | 2'h1, x_unflattened[0], y_unflattened[0], d_unflattened[0]);
  assign priority_sel_18[1] = priority_sel_64b_2way_snz_element16(p | 2'h1, x_unflattened[1], y_unflattened[1], d_unflattened[1]);
  assign priority_sel_18[2] = priority_sel_64b_2way_snz_element16(p | 2'h1, x_unflattened[2], y_unflattened[2], d_unflattened[2]);
  assign priority_sel_18[3] = priority_sel_64b_2way_snz_element16(p | 2'h1, x_unflattened[3], y_unflattened[3], d_unflattened[3]);
  assign out = {priority_sel_18[3], priority_sel_18[2], priority_sel_18[1], priority_sel_18[0]};
endmodule
