{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 16 15:54:33 2008 " "Info: Processing started: Sat Feb 16 15:54:33 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off heartrate -c heartrate " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off heartrate -c heartrate" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_fifo0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_fifo0 " "Info: Found entity 1: lpm_fifo0" {  } { { "lpm_fifo0.v" "" { Text "K:/ece480/verilog/heartrate/lpm_fifo0.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.bdf" "" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartrate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file heartrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartrate " "Info: Found entity 1: heartrate" {  } { { "heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartrate heartrate:inst1 " "Info: Elaborating entity \"heartrate\" for hierarchy \"heartrate:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 160 344 488 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_fifo0 lpm_fifo0:inst " "Info: Elaborating entity \"lpm_fifo0\" for hierarchy \"lpm_fifo0:inst\"" {  } { { "top.bdf" "inst" { Schematic "K:/ece480/verilog/heartrate/top.bdf" { { 160 576 736 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus60/libraries/megafunctions/scfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus60/libraries/megafunctions/scfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/scfifo.tdf" 234 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lpm_fifo0:inst\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\"" {  } { { "lpm_fifo0.v" "scfifo_component" { Text "K:/ece480/verilog/heartrate/lpm_fifo0.v" 74 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_fifo0:inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"lpm_fifo0:inst\|scfifo:scfifo_component\"" {  } { { "lpm_fifo0.v" "" { Text "K:/ece480/verilog/heartrate/lpm_fifo0.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k4v.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_k4v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k4v " "Info: Found entity 1: scfifo_k4v" {  } { { "db/scfifo_k4v.tdf" "" { Text "K:/ece480/verilog/heartrate/db/scfifo_k4v.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k4v lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated " "Info: Elaborating entity \"scfifo_k4v\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/scfifo.tdf" 294 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7su.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_7su.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7su " "Info: Found entity 1: a_dpfifo_7su" {  } { { "db/a_dpfifo_7su.tdf" "" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7su lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo " "Info: Elaborating entity \"a_dpfifo_7su\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\"" {  } { { "db/scfifo_k4v.tdf" "dpfifo" { Text "K:/ece480/verilog/heartrate/db/scfifo_k4v.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a981.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a981 " "Info: Found entity 1: altsyncram_a981" {  } { { "db/altsyncram_a981.tdf" "" { Text "K:/ece480/verilog/heartrate/db/altsyncram_a981.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a981 lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram " "Info: Elaborating entity \"altsyncram_a981\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|altsyncram_a981:FIFOram\"" {  } { { "db/a_dpfifo_7su.tdf" "FIFOram" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_828.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_828.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_828 " "Info: Found entity 1: cntr_828" {  } { { "db/cntr_828.tdf" "" { Text "K:/ece480/verilog/heartrate/db/cntr_828.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_828 lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_828:rd_ptr_msb " "Info: Elaborating entity \"cntr_828\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_828:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7su.tdf" "rd_ptr_msb" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n07.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_n07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n07 " "Info: Found entity 1: cntr_n07" {  } { { "db/cntr_n07.tdf" "" { Text "K:/ece480/verilog/heartrate/db/cntr_n07.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n07 lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_n07:usedw_counter " "Info: Elaborating entity \"cntr_n07\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_n07:usedw_counter\"" {  } { { "db/a_dpfifo_7su.tdf" "usedw_counter" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_928.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_928.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_928 " "Info: Found entity 1: cntr_928" {  } { { "db/cntr_928.tdf" "" { Text "K:/ece480/verilog/heartrate/db/cntr_928.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_928 lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr " "Info: Elaborating entity \"cntr_928\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_k4v:auto_generated\|a_dpfifo_7su:dpfifo\|cntr_928:wr_ptr\"" {  } { { "db/a_dpfifo_7su.tdf" "wr_ptr" { Text "K:/ece480/verilog/heartrate/db/a_dpfifo_7su.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "128 " "Info: Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "116 " "Info: Implemented 116 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "1 " "Info: Implemented 1 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 16 15:54:40 2008 " "Info: Processing ended: Sat Feb 16 15:54:40 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
