
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1685719                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486692                       # Number of bytes of host memory used
host_op_rate                                  1877884                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1711.83                       # Real time elapsed on the host
host_tick_rate                              625563423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2885671281                       # Number of instructions simulated
sim_ops                                    3214626093                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860736513                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       764355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1528687                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 132301783                       # Number of branches fetched
system.switch_cpus.committedInsts           885671280                       # Number of instructions committed
system.switch_cpus.committedOps             986679618                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011358                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011358                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    254804331                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    249464521                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    112938306                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            10725306                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     844183143                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            844183143                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1338474874                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    780171412                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           209271867                       # Number of load instructions
system.switch_cpus.num_mem_refs             293727001                       # number of memory refs
system.switch_cpus.num_store_insts           84455134                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      88393268                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             88393268                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    115574472                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     69982883                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         599936588     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         34713309      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            667426      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        11096448      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7342177      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3020964      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       10011964      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     12047283      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1685320      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11763741      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           667437      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        209271867     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        84455134      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          986679658                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2566222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          314                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5132444                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            317                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             740174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       258644                       # Transaction distribution
system.membus.trans_dist::CleanEvict           505688                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24181                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        740174                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1144751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1148291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2293042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2293042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     65366400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     65577472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    130943872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               130943872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            764355                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  764355    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              764355                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2161995162                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2168785926                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7233304374                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2521245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       873493                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2457248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44977                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2521245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7698666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7698666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    407177088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              407177088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          764519                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33106432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3330741                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000104                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010265                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3330399     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    339      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3330741                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3165797280                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5350572870                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     48841600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          48841600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     16524800                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       16524800                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       381575                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             381575                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       129100                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            129100                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     45609666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             45609666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      15431325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            15431325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      15431325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     45609666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            61040990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    258200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    761730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001152783126                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        14427                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        14428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1545684                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            243935                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     381575                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    129100                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   763150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  258200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1420                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            53526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            50510                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            46449                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            46260                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            44836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            45888                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            46793                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            44532                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            40502                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            39663                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           41526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           46514                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           54851                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           57758                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           51567                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           50555                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            20284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            16066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            13590                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            14660                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13232                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            14056                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            18044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            17268                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            13648                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            13086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           14952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           19140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           18948                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           20288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           13956                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           16954                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 14508995998                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3808650000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            28791433498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19047.43                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37797.43                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  460241                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 129009                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.42                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               49.96                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               763150                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              258200                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 380908                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 380822                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 13658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 13661                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 14431                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 14432                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 14429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 14429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 14429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 14429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 14428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 14428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 14428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 14429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 14429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 14428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 14428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 14428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 14428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 14428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       430650                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   151.569655                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   136.166654                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   106.010737                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        23864      5.54%      5.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       369474     85.79%     91.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        16394      3.81%     95.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         5687      1.32%     96.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4799      1.11%     97.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4528      1.05%     98.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5879      1.37%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       430650                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        14428                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     52.795259                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    50.108930                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.953517                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            13      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          175      1.21%      1.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          958      6.64%      7.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1968     13.64%     21.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2661     18.44%     40.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         2789     19.33%     59.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2269     15.73%     75.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         1593     11.04%     86.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79          942      6.53%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          540      3.74%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          273      1.89%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          137      0.95%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           68      0.47%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           20      0.14%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           12      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            8      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        14428                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        14427                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.894711                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.888609                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.451676                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             767      5.32%      5.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               3      0.02%      5.34% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           13646     94.59%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               4      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               7      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        14427                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              48750720                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  90880                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               16523008                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               48841600                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            16524800                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       45.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       15.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    45.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    15.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.48                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070857384857                       # Total gap between requests
system.mem_ctrls0.avgGap                   2096944.99                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     48750720                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     16523008                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 45524799.199142336845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 15429651.528548141941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       763150                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       258200                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  28791433498                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24675803971998                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37727.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  95568566.89                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   57.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1524361440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           810213525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2734163040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         683668620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    208984841610                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    235222004640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      534491921355                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       499.123652                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 609343379737                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 425759036776                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1550486700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           824099430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2704589160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         663963120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    212630665350                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    232150130400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      535056602640                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       499.650967                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 601318587916                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 433783828597                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     48995840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          48995840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     16581632                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       16581632                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       382780                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             382780                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       129544                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            129544                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     45753699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             45753699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      15484396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            15484396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      15484396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     45753699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            61238095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    259088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    764076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001402095750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        14475                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        14475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1549679                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            244745                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     382780                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    129544                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   765560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  259088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1484                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            52517                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            51635                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            46101                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            46400                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            44992                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            45931                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            46754                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            45402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            40441                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            39647                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           40924                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           46899                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           55466                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           58286                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           51454                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           51227                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            20464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            16522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            13618                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            14688                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            13158                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            14286                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            17932                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            17154                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            13830                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            12846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           14751                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           18910                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           19480                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           20628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           13830                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           16962                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.98                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 14545648151                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3820380000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            28872073151                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19036.91                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               37786.91                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  461562                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 129788                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                60.41                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               50.09                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               765560                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              259088                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 382074                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 382002                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 13723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 13726                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 14479                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 14480                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 14477                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 14476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 14476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 14476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 14476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 14476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 14476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 14476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 14476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 14476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 14475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 14475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 14475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 14475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       431785                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   151.651030                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   136.250339                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   105.932046                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        23839      5.52%      5.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       370228     85.74%     91.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        16756      3.88%     95.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         5772      1.34%     96.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4688      1.09%     97.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         4656      1.08%     98.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5814      1.35%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           24      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       431785                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        14475                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     52.781762                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    50.163144                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.755130                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            13      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          176      1.22%      1.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          840      5.80%      7.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         2042     14.11%     21.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         2742     18.94%     40.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2850     19.69%     59.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         2253     15.56%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         1538     10.63%     86.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          974      6.73%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          531      3.67%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          275      1.90%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          137      0.95%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           66      0.46%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           20      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           13      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            4      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        14475                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        14475                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.896995                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.891061                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.445249                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             750      5.18%      5.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               3      0.02%      5.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           13714     94.74%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               4      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        14475                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              48900864                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  94976                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               16579776                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               48995840                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            16581632                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       45.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       15.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    45.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    15.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.48                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070844468699                       # Total gap between requests
system.mem_ctrls1.avgGap                   2090170.42                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     48900864                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     16579776                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 45665007.906848728657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 15482663.090242756531                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       765560                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       259088                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  28872073151                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24648728424761                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     37713.66                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  95136511.24                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   57.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1529388000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           812889000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2744216160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         685057140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    208418182950                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    235697484000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      534419885730                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       499.056383                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 610583918323                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 424518498190                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1553556900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           825735075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2711286480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         667230840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    212500289820                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    232261498560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      535052266155                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       499.646918                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 601602200946                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 433500215567                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1801867                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1801867                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1801867                       # number of overall hits
system.l2.overall_hits::total                 1801867                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       764355                       # number of demand (read+write) misses
system.l2.demand_misses::total                 764355                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       764355                       # number of overall misses
system.l2.overall_misses::total                764355                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  67648120236                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      67648120236                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  67648120236                       # number of overall miss cycles
system.l2.overall_miss_latency::total     67648120236                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2566222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2566222                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2566222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2566222                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.297852                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.297852                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.297852                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.297852                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 88503.535970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88503.535970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88503.535970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88503.535970                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              258644                       # number of writebacks
system.l2.writebacks::total                    258644                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       764355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            764355                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       764355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           764355                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  61108437381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  61108437381                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  61108437381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  61108437381                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.297852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.297852                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.297852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.297852                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79947.717201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79947.717201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79947.717201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79947.717201                       # average overall mshr miss latency
system.l2.replacements                         764519                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       614849                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           614849                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       614849                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       614849                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          130                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           130                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        20796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20796                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        24181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24181                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2208256443                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2208256443                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        44977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.537630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.537630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91321.965303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91321.965303                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        24181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2001338327                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2001338327                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.537630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.537630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82764.911583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82764.911583                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1781071                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1781071                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       740174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          740174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  65439863793                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  65439863793                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2521245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2521245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.293575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.293575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88411.459728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88411.459728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       740174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       740174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  59107099054                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  59107099054                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.293575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.293575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79855.681305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79855.681305                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    10487257                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    768615                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.644356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.171327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       268.192219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3819.636454                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.065477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.932528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2754                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  82883223                       # Number of tag accesses
system.l2.tags.data_accesses                 82883223                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139263487                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860736513                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    885671321                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2885875687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204366                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    885671321                       # number of overall hits
system.cpu.icache.overall_hits::total      2885875687                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          872                       # number of overall misses
system.cpu.icache.overall_misses::total           872                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    885671321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2885876559                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    885671321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2885876559                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    885671321                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2885875687                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           872                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    885671321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2885876559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2885876559                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3309491.466743                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      112549186673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     112549186673                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633437558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    280597281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        914034839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633437558                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    280597281                       # number of overall hits
system.cpu.dcache.overall_hits::total       914034839                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2566189                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8670353                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6104164                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2566189                       # number of overall misses
system.cpu.dcache.overall_misses::total       8670353                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  88777388889                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  88777388889                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  88777388889                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  88777388889                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    283163470                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    922705192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    283163470                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    922705192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009397                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009397                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34595.031344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10239.189672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34595.031344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10239.189672                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2399150                       # number of writebacks
system.cpu.dcache.writebacks::total           2399150                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2566189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2566189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2566189                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2566189                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  86637187263                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  86637187263                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  86637187263                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  86637187263                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002781                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33761.031344                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33761.031344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33761.031344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33761.031344                       # average overall mshr miss latency
system.cpu.dcache.replacements                8670207                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453548561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    202155721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       655704282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5768968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2521212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8290180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  86293201461                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86293201461                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    204676933                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    663994462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34226.872417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10409.086589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2521212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2521212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  84190510653                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  84190510653                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33392.872417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33392.872417                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179888997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     78441560                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      258330557                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        44977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       380173                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2484187428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2484187428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     78486537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    258710730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 55232.394957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  6534.360483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        44977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2446676610                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2446676610                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54398.394957                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54398.394957                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6007173                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19502787                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           77                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           33                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       359037                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       359037                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6007206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19502897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10879.909091                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3263.972727                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       331515                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       331515                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10045.909091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10045.909091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6007206                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19502897                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6007206                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19502897                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           961710986                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8670463                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.918066                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.540315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.458985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.533361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.466637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30783422015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30783422015                       # Number of data accesses

---------- End Simulation Statistics   ----------
