Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Sat Mar 26 20:45:33 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 36 - 2
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 43 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 50 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 119 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 75
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 82 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 22 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 36 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 43 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 50 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 57 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 66 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 75 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 82 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 22 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 43 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 50 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 82 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 129.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1a36e936) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1a36e936) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5db14cef) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:fc065179) REAL time: 12 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:fc065179) REAL time: 12 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:fc065179) REAL time: 12 secs 

Phase 7.8  Global Placement
............................
.........................
..
...........................
Phase 7.8  Global Placement (Checksum:345c51bb) REAL time: 29 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:345c51bb) REAL time: 30 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:e6eebfdb) REAL time: 36 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e6eebfdb) REAL time: 36 secs 

Total REAL time to Placer completion: 36 secs 
Total CPU  time to Placer completion: 26 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:           848 out of   9,312    9
  Number of 4 input LUTs:             1,900 out of   9,312   20
Logic Distribution:
  Number of occupied Slices:          1,272 out of   4,656   27
    Number of Slices containing only related logic:   1,272 out of   1,272 100
    Number of Slices containing unrelated logic:          0 out of   1,272   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,954 out of   9,312   20
    Number used as logic:             1,533
    Number used as a route-thru:         54
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     111

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                  2 out of     232    1
  Number of RAMB16s:                      8 out of      20   40
  Number of BUFGMUXs:                     2 out of      24    8
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      20   15

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  194 MB
Total REAL time to MAP completion:  38 secs 
Total CPU time to MAP completion:   27 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                           2 out of 232     1

   Number of External Input IOBs                  2

      Number of External Input IBUFs              2
        Number of LOCed External Input IBUFs      2 out of 2     100


   Number of External Output IOBs                 0


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        2 out of 24      8
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   3 out of 20     15
   Number of RAMB16s                         8 out of 20     40
   Number of Slices                       1272 out of 4656   27
      Number of SLICEMs                    192 out of 2328    8



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 9889 unrouted;      REAL time: 17 secs 

Phase  2  : 8829 unrouted;      REAL time: 17 secs 

Phase  3  : 3139 unrouted;      REAL time: 19 secs 

Phase  4  : 3139 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      11 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   |  690 |  0.082     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  167 |  0.077     |  0.194      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.009     |  1.946      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   39 |  1.929     |  3.872      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.397ns|    15.603ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.754ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.295ns|     1.705ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     0.894ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     15.603ns|            0|            0|            3|       135030|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.603ns|          N/A|            0|            0|       135030|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 29 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  167 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 135033 paths, 0 nets, and 8509 connections

Design statistics:
   Minimum period:  15.603ns (Maximum frequency:  64.090MHz)


Analysis completed Sat Mar 26 20:49:24 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Sat Mar 26 20:49:29 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s500efg320-4 -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s500efg320-4 -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 36 - 2
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 43 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 50 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 119 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling uartlite
Compiling cpu
Running execs_generate.
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   1546	    296	   1582	   3424	    d60	TestApp_Memory_microblaze_0/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
PmodJSTK_Module_0 has been added to the project
PmodJSTK_Module_1 has been added to the project
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral Joystick_GPIO is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:391 - xps_gpio (Joystick_GPIO) - C:\FPGArcade\FPGArcade\system.mhs line 119 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Make instance PmodJSTK_Module_0 port MOSI external with net as port name
Instance PmodJSTK_Module_0 port MOSI connector undefined, using PmodJSTK_Module_0_MOSI
Make instance PmodJSTK_Module_0 port SS external with net as port name
Instance PmodJSTK_Module_0 port SS connector undefined, using PmodJSTK_Module_0_SS
Make instance PmodJSTK_Module_0 port MISO external with net as port name
Instance PmodJSTK_Module_0 port MISO connector undefined, using PmodJSTK_Module_0_MISO
Make instance PmodJSTK_Module_0 port SCK external with net as port name
Instance PmodJSTK_Module_0 port SCK connector undefined, using PmodJSTK_Module_0_SCK
Make instance PmodJSTK_Module_1 port MOSI external with net as port name
Instance PmodJSTK_Module_1 port MOSI connector undefined, using PmodJSTK_Module_1_MOSI
Make instance PmodJSTK_Module_1 port SS external with net as port name
Instance PmodJSTK_Module_1 port SS connector undefined, using PmodJSTK_Module_1_SS
Make instance PmodJSTK_Module_1 port MISO external with net as port name
Instance PmodJSTK_Module_1 port MISO connector undefined, using PmodJSTK_Module_1_MISO
Make instance PmodJSTK_Module_1 port Data external with net as port name
Instance PmodJSTK_Module_1 port Data connector undefined, using PmodJSTK_Module_1_Data
Make instance PmodJSTK_Module_1 port SCK external with net as port name
Instance PmodJSTK_Module_1 port SCK connector undefined, using PmodJSTK_Module_1_SCK
Warning - Joystick_GPIO port GPIO_IO_I width [32] does not match net PmodJSTK_Module_0_Data width [23]
Warning - Joystick_GPIO port GPIO2_IO_I width [32] does not match net PmodJSTK_Module_1_Data width [23]
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral Graphics_GPIO is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:391 - xps_gpio (Graphics_GPIO) - C:\FPGArcade\FPGArcade\system.mhs line 152 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
top_0 has been added to the project
WARNING:EDK:391 - xps_gpio (Graphics_GPIO) - C:\FPGArcade\FPGArcade\system.mhs line 152 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (Graphics_GPIO) - C:\FPGArcade\FPGArcade\system.mhs line 152 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (Graphics_GPIO) - C:\FPGArcade\FPGArcade\system.mhs line 152 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully
Make instance VGA_Module port VGA_Red external with net as port name
Instance VGA_Module port VGA_Red connector undefined, using VGA_Module_VGA_Red
Make instance VGA_Module port VGA_Green external with net as port name
Instance VGA_Module port VGA_Green connector undefined, using VGA_Module_VGA_Green
Make instance VGA_Module port VGA_Blue external with net as port name
Instance VGA_Module port VGA_Blue connector undefined, using VGA_Module_VGA_Blue
Make instance VGA_Module port HSync external with net as port name
Instance VGA_Module port HSync connector undefined, using VGA_Module_HSync
Make instance VGA_Module port VSync external with net as port name
Instance VGA_Module port VSync connector undefined, using VGA_Module_VSync

********************************************************************************
At Local date and time: Sun Mar 27 08:28:50 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line
35 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 70 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\FPGArcade\FPGArcade\system.mhs line 122 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 8736.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  16 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  51 sec
Total CPU time to NGDBUILD completion:   43 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   VGA_Module/VGA_Module/videoRam/pixelX_mux0017<0>11 failed to merge with F5
   multiplexer VGA_Module/VGA_Module/videoRam/pixelX<2>181_SW1.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   VGA_Module/VGA_Module/videoRam/pixelX_mux0023<0>11 failed to merge with F5
   multiplexer VGA_Module/VGA_Module/videoRam/pixelY<0>301_SW1.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

   NOTE:  An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Sun Mar 27 11:40:56 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s1200efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1200efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line
35 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 70 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\FPGArcade\FPGArcade\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 135 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_1 -
C:\FPGArcade\FPGArcade\system.mhs line 146 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line
157 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line
170 - Copying cache implementation netlist
IPNAME:top INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1200efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 18.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  15 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s1200efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1200efg320-4 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1200efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s1200efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  48 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1200efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   VGA_Module/VGA_Module/videoRam/pixelX_mux0017<0>11 failed to merge with F5
   multiplexer VGA_Module/VGA_Module/videoRam/pixelX<2>181_SW1.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   VGA_Module/VGA_Module/videoRam/pixelX_mux0023<0>11 failed to merge with F5
   multiplexer VGA_Module/VGA_Module/videoRam/pixelY<0>301_SW1.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

   NOTE:  An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Mar 27 15:35:04 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:35:35 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 188.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:92350f4e) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:92350f4e) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1c51d5fd) REAL time: 12 secs 

Phase 4.2  Initial Clock and IO Placement
..........
Phase 4.2  Initial Clock and IO Placement (Checksum:a362ad3) REAL time: 21 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:a362ad3) REAL time: 21 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:a362ad3) REAL time: 21 secs 

Phase 7.3  Local Placement Optimization
...........
Phase 7.3  Local Placement Optimization (Checksum:247362b1) REAL time: 21 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:95fb6f3b) REAL time: 21 secs 

Phase 9.8  Global Placement
...........................
.......................................................................
..
........................
Phase 9.8  Global Placement (Checksum:2f2162d1) REAL time: 32 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2f2162d1) REAL time: 32 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f61da9ec) REAL time: 42 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f61da9ec) REAL time: 42 secs 

Total REAL time to Placer completion: 42 secs 
Total CPU  time to Placer completion: 34 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         1,612 out of   9,312   17
  Number of 4 input LUTs:             2,357 out of   9,312   25
Logic Distribution:
  Number of occupied Slices:          1,791 out of   4,656   38
    Number of Slices containing only related logic:   1,791 out of   1,791 100
    Number of Slices containing unrelated logic:          0 out of   1,791   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,488 out of   9,312   26
    Number used as logic:             1,912
    Number used as a route-thru:        131
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                      8 out of      20   40
  Number of BUFGMUXs:                     6 out of      24   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      20   15

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  205 MB
Total REAL time to MAP completion:  44 secs 
Total CPU time to MAP completion:   36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      2 out of 4      50


   Number of External Output IOBs                16

      Number of External Output IOBs             16

   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        6 out of 24     25
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   3 out of 20     15
   Number of RAMB16s                         8 out of 20     40
   Number of Slices                       1791 out of 4656   38
      Number of SLICEMs                    256 out of 2328   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13418 unrouted;      REAL time: 17 secs 

Phase  2  : 11357 unrouted;      REAL time: 18 secs 

Phase  3  : 3939 unrouted;      REAL time: 20 secs 

Phase  4  : 3939 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1135 |  0.086     |  0.203      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module/VGA_Modul |              |      |      |            |             |
|e/clock25MHz/slow_cl |              |      |      |            |             |
|                   k |  BUFGMUX_X2Y1| No   |   25 |  0.051     |  0.186      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   16 |  0.023     |  0.175      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y0| No   |   49 |  0.081     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  144 |  0.086     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y1| No   |   47 |  0.078     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  0.534     |  2.322      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.617ns|    15.383ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.759ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    16.374ns|     3.626ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     15.383ns|            0|            0|          114|       143810|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.383ns|          N/A|            0|            0|       143810|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 29 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  175 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 143924 paths, 0 nets, and 10734 connections

Design statistics:
   Minimum period:  15.383ns (Maximum frequency:  65.007MHz)


Analysis completed Sun Mar 27 15:40:34 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Sun Mar 27 15:40:39 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s500efg320-4 -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s500efg320-4 -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling gpio
Compiling uartlite
Compiling cpu
Running execs_generate.
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   1546	    296	   1582	   3424	    d60	TestApp_Memory_microblaze_0/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:46:05 2011
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:46:19 2011
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:46:24 2011
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:46:38 2011
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:46:45 2011
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:46:53 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:47:33 2011
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 179.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:51:43 2011
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 7 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:92350f4e) REAL time: 9 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:92350f4e) REAL time: 9 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1c51d5fd) REAL time: 9 secs 

Phase 4.2  Initial Clock and IO Placement
..........
Phase 4.2  Initial Clock and IO Placement (Checksum:a362ad3) REAL time: 17 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:a362ad3) REAL time: 17 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:a362ad3) REAL time: 17 secs 

Phase 7.3  Local Placement Optimization
...........
Phase 7.3  Local Placement Optimization (Checksum:247362b1) REAL time: 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:95fb6f3b) REAL time: 18 secs 

Phase 9.8  Global Placement
...........................
.......................................................................
..
........................
Phase 9.8  Global Placement (Checksum:2f2162d1) REAL time: 29 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2f2162d1) REAL time: 29 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f61da9ec) REAL time: 38 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f61da9ec) REAL time: 38 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 34 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         1,612 out of   9,312   17
  Number of 4 input LUTs:             2,357 out of   9,312   25
Logic Distribution:
  Number of occupied Slices:          1,791 out of   4,656   38
    Number of Slices containing only related logic:   1,791 out of   1,791 100
    Number of Slices containing unrelated logic:          0 out of   1,791   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,488 out of   9,312   26
    Number used as logic:             1,912
    Number used as a route-thru:        131
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                      8 out of      20   40
  Number of BUFGMUXs:                     6 out of      24   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      20   15

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  205 MB
Total REAL time to MAP completion:  41 secs 
Total CPU time to MAP completion:   36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      2 out of 4      50


   Number of External Output IOBs                16

      Number of External Output IOBs             16

   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        6 out of 24     25
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   3 out of 20     15
   Number of RAMB16s                         8 out of 20     40
   Number of Slices                       1791 out of 4656   38
      Number of SLICEMs                    256 out of 2328   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13418 unrouted;      REAL time: 17 secs 

Phase  2  : 11357 unrouted;      REAL time: 17 secs 

Phase  3  : 3939 unrouted;      REAL time: 19 secs 

Phase  4  : 3939 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1135 |  0.086     |  0.203      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module/VGA_Modul |              |      |      |            |             |
|e/clock25MHz/slow_cl |              |      |      |            |             |
|                   k |  BUFGMUX_X2Y1| No   |   25 |  0.051     |  0.186      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   16 |  0.023     |  0.175      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y0| No   |   49 |  0.081     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  144 |  0.086     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y1| No   |   47 |  0.078     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  0.534     |  2.322      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.617ns|    15.383ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.759ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    16.374ns|     3.626ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     15.383ns|            0|            0|          114|       143810|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.383ns|          N/A|            0|            0|       143810|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  175 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 143924 paths, 0 nets, and 10734 connections

Design statistics:
   Minimum period:  15.383ns (Maximum frequency:  65.007MHz)


Analysis completed Sun Mar 27 15:53:10 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Sun Mar 27 15:53:14 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:55:02 2011
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:55:39 2011
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:55:46 2011
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Sun Mar 27 15:56:58 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line
35 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 70 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\FPGArcade\FPGArcade\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 135 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_1 -
C:\FPGArcade\FPGArcade\system.mhs line 146 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line
157 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line
170 - Copying cache implementation netlist
IPNAME:top INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 13.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 7 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:92350f4e) REAL time: 9 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:92350f4e) REAL time: 9 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1c51d5fd) REAL time: 9 secs 

Phase 4.2  Initial Clock and IO Placement
..........
Phase 4.2  Initial Clock and IO Placement (Checksum:a362ad3) REAL time: 17 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:a362ad3) REAL time: 17 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:a362ad3) REAL time: 17 secs 

Phase 7.3  Local Placement Optimization
...........
Phase 7.3  Local Placement Optimization (Checksum:247362b1) REAL time: 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:95fb6f3b) REAL time: 18 secs 

Phase 9.8  Global Placement
...........................
.......................................................................
..
........................
Phase 9.8  Global Placement (Checksum:2f2162d1) REAL time: 29 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2f2162d1) REAL time: 29 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f61da9ec) REAL time: 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f61da9ec) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 35 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         1,612 out of   9,312   17
  Number of 4 input LUTs:             2,357 out of   9,312   25
Logic Distribution:
  Number of occupied Slices:          1,791 out of   4,656   38
    Number of Slices containing only related logic:   1,791 out of   1,791 100
    Number of Slices containing unrelated logic:          0 out of   1,791   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,488 out of   9,312   26
    Number used as logic:             1,912
    Number used as a route-thru:        131
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                      8 out of      20   40
  Number of BUFGMUXs:                     6 out of      24   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      20   15

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  204 MB
Total REAL time to MAP completion:  41 secs 
Total CPU time to MAP completion:   37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      2 out of 4      50


   Number of External Output IOBs                16

      Number of External Output IOBs             16

   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        6 out of 24     25
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   3 out of 20     15
   Number of RAMB16s                         8 out of 20     40
   Number of Slices                       1791 out of 4656   38
      Number of SLICEMs                    256 out of 2328   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13418 unrouted;      REAL time: 17 secs 

Phase  2  : 11357 unrouted;      REAL time: 17 secs 

Phase  3  : 3939 unrouted;      REAL time: 19 secs 

Phase  4  : 3939 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1135 |  0.086     |  0.203      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module/VGA_Modul |              |      |      |            |             |
|e/clock25MHz/slow_cl |              |      |      |            |             |
|                   k |  BUFGMUX_X2Y1| No   |   25 |  0.051     |  0.186      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   16 |  0.023     |  0.175      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y0| No   |   49 |  0.081     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  144 |  0.086     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y1| No   |   47 |  0.078     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  0.534     |  2.322      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.617ns|    15.383ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.759ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    16.374ns|     3.626ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     15.383ns|            0|            0|          114|       143810|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.383ns|          N/A|            0|            0|       143810|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  175 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 143924 paths, 0 nets, and 10734 connections

Design statistics:
   Minimum period:  15.383ns (Maximum frequency:  65.007MHz)


Analysis completed Sun Mar 27 15:58:57 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Sun Mar 27 15:59:01 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Sun Mar 27 19:53:18 2011
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Sun Mar 27 19:55:06 2011
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:391 - xps_gpio (xps_gpio_0) - C:\FPGArcade\FPGArcade\system.mhs line 178 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) xps_gpio_0	mb_plb
  (0x81420000-0x8142ffff) Joystick_GPIO	mb_plb
  (0x81440000-0x8144ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Sun Mar 27 19:56:30 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) xps_gpio_0	mb_plb
  (0x81420000-0x8142ffff) Joystick_GPIO	mb_plb
  (0x81440000-0x8144ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line
35 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 70 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\FPGArcade\FPGArcade\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 135 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_1 -
C:\FPGArcade\FPGArcade\system.mhs line 146 - Copying cache implementation
netlist
IPNAME:top INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_0 - C:\FPGArcade\FPGArcade\system.mhs line 191 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 75.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_wrapper.ngc"...
Loading design module "../implementation/xps_gpio_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b1720bb3) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b1720bb3) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:dc131471) REAL time: 12 secs 

Phase 4.2  Initial Clock and IO Placement
..........
Phase 4.2  Initial Clock and IO Placement (Checksum:bb66f108) REAL time: 22 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:bb66f108) REAL time: 22 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:bb66f108) REAL time: 22 secs 

Phase 7.3  Local Placement Optimization
...........
Phase 7.3  Local Placement Optimization (Checksum:3ac5610b) REAL time: 22 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:524e433f) REAL time: 22 secs 

Phase 9.8  Global Placement
...........................
...............................................................
...
...............................
Phase 9.8  Global Placement (Checksum:b51c21b1) REAL time: 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b51c21b1) REAL time: 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:bd297ecc) REAL time: 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:bd297ecc) REAL time: 45 secs 

Total REAL time to Placer completion: 45 secs 
Total CPU  time to Placer completion: 38 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         1,835 out of   9,312   19
  Number of 4 input LUTs:             2,472 out of   9,312   26
Logic Distribution:
  Number of occupied Slices:          1,977 out of   4,656   42
    Number of Slices containing only related logic:   1,977 out of   1,977 100
    Number of Slices containing unrelated logic:          0 out of   1,977   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,603 out of   9,312   27
    Number used as logic:             1,995
    Number used as a route-thru:        131
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     221

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                      8 out of      20   40
  Number of BUFGMUXs:                     6 out of      24   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      20   15

Average Fanout of Non-Clock Nets:                3.42

Peak Memory Usage:  207 MB
Total REAL time to MAP completion:  48 secs 
Total CPU time to MAP completion:   40 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      2 out of 4      50


   Number of External Output IOBs                16

      Number of External Output IOBs             16

   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        6 out of 24     25
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   3 out of 20     15
   Number of RAMB16s                         8 out of 20     40
   Number of Slices                       1977 out of 4656   42
      Number of SLICEMs                    289 out of 2328   12



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14428 unrouted;      REAL time: 17 secs 

Phase  2  : 11996 unrouted;      REAL time: 18 secs 

Phase  3  : 3966 unrouted;      REAL time: 20 secs 

Phase  4  : 3966 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1321 |  0.084     |  0.201      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  138 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y0| No   |   48 |  0.079     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y1| No   |   48 |  0.073     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   16 |  0.036     |  0.175      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module/VGA_Modul |              |      |      |            |             |
|e/clock25MHz/slow_cl |              |      |      |            |             |
|                   k |  BUFGMUX_X2Y1| No   |   28 |  0.059     |  0.190      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   34 |  0.536     |  2.323      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.927ns|    16.073ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.763ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    16.375ns|     3.625ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     16.073ns|            0|            0|          114|       145105|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.073ns|          N/A|            0|            0|       145105|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 28 secs 

Peak Memory Usage:  177 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 145219 paths, 0 nets, and 11554 connections

Design statistics:
   Minimum period:  16.073ns (Maximum frequency:  62.216MHz)


Analysis completed Sun Mar 27 19:59:42 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Sun Mar 27 19:59:47 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s500efg320-4 -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s500efg320-4 -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling gpio
Compiling uartlite
Compiling cpu
Running execs_generate.
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   1546	    296	   1582	   3424	    d60	TestApp_Memory_microblaze_0/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) xps_gpio_0	mb_plb
  (0x81420000-0x8142ffff) Joystick_GPIO	mb_plb
  (0x81440000-0x8144ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:xps_gpio_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!
xps_gpio_0 has been deleted from the project

********************************************************************************
At Local date and time: Sun Mar 27 20:10:41 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) Joystick_GPIO	mb_plb
  (0x81440000-0x8144ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line
35 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 70 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\FPGArcade\FPGArcade\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 135 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_1 -
C:\FPGArcade\FPGArcade\system.mhs line 146 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line
157 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line
170 - Copying cache implementation netlist
IPNAME:top INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 28.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 7 secs 
Total CPU  time at the beginning of Placer: 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1b0e6890) REAL time: 9 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1b0e6890) REAL time: 9 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a52b2f3f) REAL time: 9 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:930f8415) REAL time: 9 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:930f8415) REAL time: 9 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:930f8415) REAL time: 9 secs 

Phase 7.8  Global Placement
..............................
...............................................................
..
..............................
Phase 7.8  Global Placement (Checksum:42aa2fc2) REAL time: 28 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:42aa2fc2) REAL time: 28 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:14a2f7ef) REAL time: 38 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:14a2f7ef) REAL time: 38 secs 

Total REAL time to Placer completion: 38 secs 
Total CPU  time to Placer completion: 35 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         1,612 out of   9,312   17
  Number of 4 input LUTs:             2,357 out of   9,312   25
Logic Distribution:
  Number of occupied Slices:          1,831 out of   4,656   39
    Number of Slices containing only related logic:   1,831 out of   1,831 100
    Number of Slices containing unrelated logic:          0 out of   1,831   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,488 out of   9,312   26
    Number used as logic:             1,912
    Number used as a route-thru:        131
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                      8 out of      20   40
  Number of BUFGMUXs:                     6 out of      24   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      20   15

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  205 MB
Total REAL time to MAP completion:  40 secs 
Total CPU time to MAP completion:   36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        6 out of 24     25
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   3 out of 20     15
   Number of RAMB16s                         8 out of 20     40
   Number of Slices                       1831 out of 4656   39
      Number of SLICEMs                    255 out of 2328   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13505 unrouted;      REAL time: 17 secs 

Phase  2  : 11447 unrouted;      REAL time: 17 secs 

Phase  3  : 4115 unrouted;      REAL time: 19 secs 

Phase  4  : 4115 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1163 |  0.082     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module/VGA_Modul |              |      |      |            |             |
|e/clock25MHz/slow_cl |              |      |      |            |             |
|                   k |  BUFGMUX_X2Y1| No   |   26 |  0.063     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   16 |  0.037     |  0.175      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y0| No   |   48 |  0.038     |  0.177      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  148 |  0.081     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y1| No   |   48 |  0.037     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   34 |  1.179     |  2.970      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.854ns|    16.146ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.738ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    16.375ns|     3.625ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     16.146ns|            0|            0|          114|       143810|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.146ns|          N/A|            0|            0|       143810|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  175 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 143924 paths, 0 nets, and 10805 connections

Design statistics:
   Minimum period:  16.146ns (Maximum frequency:  61.935MHz)


Analysis completed Sun Mar 27 20:12:53 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Sun Mar 27 20:12:57 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s500efg320-4 -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s500efg320-4 -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling gpio
Compiling uartlite
Compiling cpu
Running execs_generate.
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   1546	    296	   1582	   3424	    d60	TestApp_Memory_microblaze_0/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) Joystick_GPIO	mb_plb
  (0x81440000-0x8144ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Mar 27 21:43:19 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line
35 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 70 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\FPGArcade\FPGArcade\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 135 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_1 -
C:\FPGArcade\FPGArcade\system.mhs line 146 - Copying cache implementation
netlist
IPNAME:top INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 40.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1b0e6890) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1b0e6890) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a52b2f3f) REAL time: 12 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:930f8415) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:930f8415) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:930f8415) REAL time: 13 secs 

Phase 7.8  Global Placement
..............................
...............................................................
..
..............................
Phase 7.8  Global Placement (Checksum:42aa2fc2) REAL time: 32 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:42aa2fc2) REAL time: 32 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:14a2f7ef) REAL time: 41 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:14a2f7ef) REAL time: 41 secs 

Total REAL time to Placer completion: 42 secs 
Total CPU  time to Placer completion: 34 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         1,612 out of   9,312   17
  Number of 4 input LUTs:             2,357 out of   9,312   25
Logic Distribution:
  Number of occupied Slices:          1,831 out of   4,656   39
    Number of Slices containing only related logic:   1,831 out of   1,831 100
    Number of Slices containing unrelated logic:          0 out of   1,831   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,488 out of   9,312   26
    Number used as logic:             1,912
    Number used as a route-thru:        131
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                      8 out of      20   40
  Number of BUFGMUXs:                     6 out of      24   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      20   15

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  203 MB
Total REAL time to MAP completion:  44 secs 
Total CPU time to MAP completion:   35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        6 out of 24     25
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   3 out of 20     15
   Number of RAMB16s                         8 out of 20     40
   Number of Slices                       1831 out of 4656   39
      Number of SLICEMs                    255 out of 2328   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13505 unrouted;      REAL time: 17 secs 

Phase  2  : 11447 unrouted;      REAL time: 18 secs 

Phase  3  : 4113 unrouted;      REAL time: 20 secs 

Phase  4  : 4113 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1163 |  0.082     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module/VGA_Modul |              |      |      |            |             |
|e/clock25MHz/slow_cl |              |      |      |            |             |
|                   k |  BUFGMUX_X2Y1| No   |   26 |  0.063     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   16 |  0.037     |  0.175      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y0| No   |   48 |  0.038     |  0.177      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  148 |  0.081     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y1| No   |   48 |  0.037     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   34 |  1.179     |  2.970      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.854ns|    16.146ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.738ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    16.375ns|     3.625ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     16.146ns|            0|            0|          114|       143810|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.146ns|          N/A|            0|            0|       143810|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  175 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 143924 paths, 0 nets, and 10805 connections

Design statistics:
   Minimum period:  16.146ns (Maximum frequency:  61.935MHz)


Analysis completed Sun Mar 27 21:45:51 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Sun Mar 27 21:45:56 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Mar 27 21:47:26 2011
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Sun Mar 27 21:47:39 2011
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Sun Mar 27 21:47:45 2011
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!

********************************************************************************
At Local date and time: Sun Mar 27 21:47:50 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Sun Mar 27 21:48:09 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3267 - "C:/FPGArcade/FPGArcade/pcores/top_v1_00_a/hdl/vhdl/Video_RAM.vhd" Line 89. Variable 'tileMap' is not a signal name.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\FPGArcade\FPGArcade\synthesis\vga_module_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Sun Mar 27 21:51:04 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line
35 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 70 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\FPGArcade\FPGArcade\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 135 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_1 -
C:\FPGArcade\FPGArcade\system.mhs line 146 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line
157 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line
170 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2073 - Unexpected use of shared variable <tileMap>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\FPGArcade\FPGArcade\synthesis\vga_module_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vga_module_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Mar 27 22:24:08 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun Mar 27 22:25:07 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 7807.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  18 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  51 sec
Total CPU time to NGDBUILD completion:   45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   VGA_Module/VGA_Module/videoRam/pixelX_mux0017<0>11 failed to merge with F5
   multiplexer VGA_Module/VGA_Module/videoRam/pixelX_mux0031<2>181_SW1.  There
   is a conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   VGA_Module/VGA_Module/videoRam/pixelX_mux0023<0>11 failed to merge with F5
   multiplexer VGA_Module/VGA_Module/videoRam/pixelY_mux0031<0>301_SW1.  There
   is a conflict for the FXMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

   NOTE:  An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Mar 29 14:41:18 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line
35 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 70 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\FPGArcade\FPGArcade\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 135 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_1 -
C:\FPGArcade\FPGArcade\system.mhs line 146 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line
157 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line
170 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 1587.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block
   'VGA_Module_0/VGA_Module_0/videoRam/tileSetBRAM' with type
   'tile_graphics_bram' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'tile_graphics_bram' is not supported in target 'spartan3e'.
ERROR:NgdBuild:604 - logical block
   'VGA_Module_0/VGA_Module_0/videoRam/blockSetBRAM' with type
   'block_graphics_bram' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'block_graphics_bram' is not supported in target 'spartan3e'.
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   1

Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   6 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
bram_block_0 has been added to the project
Assigned Driver emc 3.01.a for instance xps_mch_emc_0
xps_mch_emc_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Deleting External port : VGA_Module_0_VGA_Red_pin 
Deleting Internal port VGA_Module_0:VGA_Red 
Deleting External port : VGA_Module_0_VGA_Green_pin 
Deleting Internal port VGA_Module_0:VGA_Green 
Deleting External port : VGA_Module_0_VGA_Blue_pin 
Deleting Internal port VGA_Module_0:VGA_Blue 
Deleting External port : VGA_Module_0_VSync_pin 
Deleting Internal port VGA_Module_0:VSync 
Deleting External port : VGA_Module_0_HSync_pin 
Deleting Internal port VGA_Module_0:HSync 
Deleting Internal port Graphics_GPIO:GPIO_IO_O 
Deleting Internal port VGA_Module_0:graphicsInstruction 
VGA_Module_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   VGA_Module_0_HSync_pin
   VGA_Module_0_VGA_Blue_pin
   VGA_Module_0_VGA_Green_pin
   VGA_Module_0_VGA_Red_pin
   VGA_Module_0_VSync_pin
VGA_Module_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance VGA_Module_0 port VSync external with net as port name
Instance VGA_Module_0 port VSync connector undefined, using VGA_Module_0_VSync
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance VGA_Module_0 port HSync external with net as port name
Instance VGA_Module_0 port HSync connector undefined, using VGA_Module_0_HSync
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance VGA_Module_0 port VGA_Blue external with net as port name
Instance VGA_Module_0 port VGA_Blue connector undefined, using VGA_Module_0_VGA_Blue
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance VGA_Module_0 port VGA_Green external with net as port name
Instance VGA_Module_0 port VGA_Green connector undefined, using VGA_Module_0_VGA_Green
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance VGA_Module_0 port VGA_Red external with net as port name
Instance VGA_Module_0 port VGA_Red connector undefined, using VGA_Module_0_VGA_Red
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver bram 2.00.a for instance xps_bram_if_cntlr_0
xps_bram_if_cntlr_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_mch_emc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_mch_emc_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_bram_if_cntlr_0 has been deleted from the project
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Mar 29 15:33:52 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bram_block_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bram_block_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 0
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bram_block_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PORT_AWIDTH value to 0
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bram_block_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 0

Checking platform address map ...

Checking platform configuration ...
ERROR:EDK:3856 - IPNAME:bram_block INSTANCE:bram_block_0 -
   C:\FPGArcade\FPGArcade\system.mhs line 179 - calculated memory size of 0!,
   make sure bramblock is connected to a bram controller
ERROR:EDK:1577 - IPNAME:bram_block INSTANCE:bram_block_0 -
   C:\FPGArcade\FPGArcade\system.mhs line 179 - address and data widths are
   undefined!
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
bram_block_0 has been deleted from the project

********************************************************************************
At Local date and time: Tue Mar 29 15:35:01 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:VGA_Module INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line
179 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line
35 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 70 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\FPGArcade\FPGArcade\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 135 - Copying cache implementation
netlist
IPNAME:PmodJSTK_Module INSTANCE:pmodjstk_module_1 -
C:\FPGArcade\FPGArcade\system.mhs line 146 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line
157 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line
170 - Copying cache implementation netlist
IPNAME:VGA_Module INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line
179 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 14.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block
   'VGA_Module_0/VGA_Module_0/videoRam/tileSetBRAM' with type
   'tile_graphics_bram' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'tile_graphics_bram' is not supported in target 'spartan3e'.
ERROR:NgdBuild:604 - logical block
   'VGA_Module_0/VGA_Module_0/videoRam/blockSetBRAM' with type
   'block_graphics_bram' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'block_graphics_bram' is not supported in target 'spartan3e'.
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   1

Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   5 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
bram_block_0 has been added to the project
bram_block_0 has been deleted from the project
Assigned Driver bram 2.00.a for instance bram_cntlr_0
bram_cntlr_0 has been added to the project
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver bram 2.00.a for instance xps_bram_if_cntlr_0
xps_bram_if_cntlr_0 has been added to the project
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_bram_if_cntlr_0 has been deleted from the project
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
bram_cntlr_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Mar 30 12:02:26 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Mar 30 12:02:55 2011
 make -f system.make libs started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s500efg320-4 -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s500efg320-4 -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling gpio
Compiling uartlite
Compiling cpu
Running execs_generate.
Done!

********************************************************************************
At Local date and time: Wed Mar 30 12:03:44 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:VGA_Module INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line
179 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:vga_module_0_wrapper INSTANCE:vga_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. vga_module_0_wrapper.ngc
../vga_module_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/vga_module_0_wrapper/vga_module_0_wrapper
.ngc" ...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/tile_graphics_bram.n
gc"...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/block_graphics_bram.
ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../vga_module_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../vga_module_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 1358.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  6 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 13 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fbea16b9) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:fbea16b9) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d18cff94) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:8da71425) REAL time: 17 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:8da71425) REAL time: 17 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:8da71425) REAL time: 17 secs 

Phase 7.8  Global Placement
.............................
..................................................................................
...
..........................
Phase 7.8  Global Placement (Checksum:3e862f8b) REAL time: 42 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3e862f8b) REAL time: 43 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:1274e3e5) REAL time: 56 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1274e3e5) REAL time: 56 secs 

Total REAL time to Placer completion: 56 secs 
Total CPU  time to Placer completion: 49 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  147
Logic Utilization:
  Total Number Slice Registers:       3,005 out of   9,312   32
    Number used as Flip Flops:        1,638
    Number used as Latches:           1,367
  Number of 4 input LUTs:             5,069 out of   9,312   54
Logic Distribution:
  Number of occupied Slices:          3,308 out of   4,656   71
    Number of Slices containing only related logic:   3,308 out of   3,308 100
    Number of Slices containing unrelated logic:          0 out of   3,308   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,414 out of   9,312   58
    Number used as logic:             4,624
    Number used as a route-thru:        345
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     13 out of      20   65
  Number of BUFGMUXs:                     7 out of      24   29
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                5 out of      20   25

Average Fanout of Non-Clock Nets:                3.43

Peak Memory Usage:  225 MB
Total REAL time to MAP completion:  1 mins 
Total CPU time to MAP completion:   53 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        7 out of 24     29
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   5 out of 20     25
   Number of RAMB16s                        13 out of 20     65
   Number of Slices                       3308 out of 4656   71
      Number of SLICEMs                    383 out of 2328   16



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 24098 unrouted;      REAL time: 18 secs 

Phase  2  : 21218 unrouted;      REAL time: 23 secs 

Phase  3  : 7331 unrouted;      REAL time: 26 secs 

Phase  4  : 7331 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      17 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_100_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_112_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_224_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_240_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_312_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_248_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_336_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_496_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_184_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_504_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_192_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_280_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_360_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_440_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_696_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_456_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_616_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_624_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_552_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_560_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_808_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_488_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_656_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_584_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_664_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_904_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_672_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_680_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_752_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_832_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_840_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_848_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_776_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_856_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_936_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_864_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_792_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_872_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_976_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_984_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_24_not0001 may have excessive
   skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_32_not0001 may have excessive
   skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_40_not0001 may have excessive
   skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_48_not0001 may have excessive
   skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_56_not0001 may have excessive
   skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_64_not0001 may have excessive
   skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1016_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 may have excessive skew because
    
      0 CLK pins and 13 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1121 |  0.080     |  0.197      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF | BUFGMUX_X1Y11| No   |   50 |  0.056     |  0.177      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/clock25MHz/slo |              |      |      |            |             |
|               w_clk |  BUFGMUX_X1Y0| No   |   39 |  0.082     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X2Y1| No   |   49 |  0.051     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  149 |  0.067     |  0.186      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   28 |  0.033     |  0.174      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/tileS |              |      |      |            |             |
| etInputData_not0001 |  BUFGMUX_X1Y1| No   |   20 |  0.026     |  0.153      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   33 |  2.455     |  4.429      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|        ap_0_not0001 |         Local|      |    5 |  0.014     |  1.791      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_10_not0001 |         Local|      |    5 |  0.004     |  1.467      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_100_not0001 |         Local|      |    4 |  0.405     |  1.262      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_104_not0001 |         Local|      |    6 |  0.042     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_112_not0001 |         Local|      |    5 |  0.964     |  1.530      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_120_not0001 |         Local|      |    4 |  0.072     |  1.822      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_200_not0001 |         Local|      |    5 |  0.010     |  0.663      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_128_not0001 |         Local|      |    5 |  0.050     |  1.925      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_208_not0001 |         Local|      |    6 |  0.034     |  1.482      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_136_not0001 |         Local|      |    6 |  0.021     |  1.953      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_216_not0001 |         Local|      |    6 |  0.026     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_296_not0001 |         Local|      |    4 |  0.041     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_144_not0001 |         Local|      |    5 |  0.052     |  1.798      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_224_not0001 |         Local|      |    5 |  0.272     |  1.132      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_304_not0001 |         Local|      |    6 |  0.022     |  1.553      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_152_not0001 |         Local|      |    5 |  0.026     |  1.507      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_160_not0001 |         Local|      |    4 |  0.010     |  1.500      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_232_not0001 |         Local|      |    5 |  0.189     |  1.970      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_240_not0001 |         Local|      |    4 |  0.537     |  0.845      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_312_not0001 |         Local|      |    6 |  1.238     |  1.554      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_320_not0001 |         Local|      |    5 |  0.001     |  1.144      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_400_not0001 |         Local|      |    5 |  0.145     |  2.003      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_168_not0001 |         Local|      |    5 |  0.047     |  1.525      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_248_not0001 |         Local|      |    5 |  1.074     |  1.643      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_328_not0001 |         Local|      |    6 |  0.002     |  0.350      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_408_not0001 |         Local|      |    7 |  0.120     |  1.847      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_176_not0001 |         Local|      |    5 |  0.027     |  1.518      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_256_not0001 |         Local|      |    6 |  0.108     |  1.844      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_336_not0001 |         Local|      |    5 |  0.439     |  1.847      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_416_not0001 |         Local|      |    6 |  0.068     |  1.530      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_496_not0001 |         Local|      |    4 |  0.326     |  1.737      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_184_not0001 |         Local|      |    5 |  0.195     |  1.169      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_264_not0001 |         Local|      |    6 |  0.074     |  1.531      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_344_not0001 |         Local|      |    5 |  0.857     |  2.613      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_424_not0001 |         Local|      |    5 |  0.286     |  2.036      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_504_not0001 |         Local|      |    5 |  1.051     |  1.906      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_192_not0001 |         Local|      |    4 |  0.649     |  1.189      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_272_not0001 |         Local|      |    5 |  0.033     |  1.555      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_280_not0001 |         Local|      |    5 |  1.792     |  2.668      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_352_not0001 |         Local|      |    5 |  0.049     |  1.782      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_360_not0001 |         Local|      |    4 |  0.006     |  0.844      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_432_not0001 |         Local|      |    5 |  0.166     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_440_not0001 |         Local|      |    4 |  0.887     |  1.739      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_520_not0001 |         Local|      |    5 |  0.488     |  2.518      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_600_not0001 |         Local|      |    4 |  0.019     |  1.512      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_512_not0001 |         Local|      |    5 |  0.018     |  1.477      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_288_not0001 |         Local|      |    5 |  0.028     |  1.482      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_368_not0001 |         Local|      |    4 |  0.000     |  0.641      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_448_not0001 |         Local|      |    5 |  0.002     |  0.349      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_528_not0001 |         Local|      |    6 |  0.133     |  1.837      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_608_not0001 |         Local|      |    4 |  0.026     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_696_not0001 |         Local|      |    5 |  1.099     |  1.410      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_376_not0001 |         Local|      |    5 |  0.134     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_456_not0001 |         Local|      |    5 |  0.425     |  1.573      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_536_not0001 |         Local|      |    4 |  0.000     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_616_not0001 |         Local|      |    4 |  0.108     |  0.698      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_704_not0001 |         Local|      |    5 |  0.030     |  1.503      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_384_not0001 |         Local|      |    6 |  0.053     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_464_not0001 |         Local|      |    5 |  0.008     |  1.477      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_544_not0001 |         Local|      |    5 |  0.150     |  2.078      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_624_not0001 |         Local|      |    5 |  0.867     |  1.534      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_712_not0001 |         Local|      |    7 |  0.063     |  1.798      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_720_not0001 |         Local|      |    6 |  0.041     |  1.785      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_800_not0001 |         Local|      |    4 |  0.103     |  1.835      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_392_not0001 |         Local|      |    5 |  0.052     |  1.785      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_472_not0001 |         Local|      |    5 |  0.862     |  2.569      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_480_not0001 |         Local|      |    4 |  0.188     |  2.145      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_552_not0001 |         Local|      |    4 |  0.314     |  0.875      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_560_not0001 |         Local|      |    6 |  1.128     |  1.448      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_632_not0001 |         Local|      |    4 |  0.726     |  2.730      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_640_not0001 |         Local|      |    5 |  0.090     |  1.822      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_648_not0001 |         Local|      |    5 |  0.081     |  1.538      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_728_not0001 |         Local|      |    5 |  0.050     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_808_not0001 |         Local|      |    4 |  0.124     |  1.164      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_488_not0001 |         Local|      |    4 |  0.540     |  1.417      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_568_not0001 |         Local|      |    5 |  0.125     |  1.874      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_656_not0001 |         Local|      |    4 |  0.002     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_736_not0001 |         Local|      |    6 |  0.113     |  1.848      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_816_not0001 |         Local|      |    4 |  0.294     |  2.044      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_896_not0001 |         Local|      |    7 |  0.006     |  1.489      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_576_not0001 |         Local|      |    5 |  0.440     |  2.337      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_584_not0001 |         Local|      |    5 |  0.641     |  1.542      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_664_not0001 |         Local|      |    5 |  0.568     |  1.411      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_744_not0001 |         Local|      |    5 |  0.197     |  1.939      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_824_not0001 |         Local|      |    6 |  0.030     |  1.541      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_904_not0001 |         Local|      |    4 |  0.545     |  1.153      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_592_not0001 |         Local|      |    5 |  0.014     |  1.535      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_672_not0001 |         Local|      |    5 |  1.152     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_680_not0001 |         Local|      |    5 |  0.530     |  1.734      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_752_not0001 |         Local|      |    6 |  1.543     |  1.874      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_760_not0001 |         Local|      |    5 |  0.013     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_832_not0001 |         Local|      |    5 |  0.181     |  0.845      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_840_not0001 |         Local|      |    4 |  0.520     |  1.372      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_912_not0001 |         Local|      |    6 |  0.054     |  1.525      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_920_not0001 |         Local|      |    5 |  0.003     |  1.486      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_688_not0001 |         Local|      |    5 |  0.008     |  1.495      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_768_not0001 |         Local|      |    5 |  0.017     |  1.548      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_848_not0001 |         Local|      |    4 |  0.503     |  1.386      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_928_not0001 |         Local|      |    4 |  0.020     |  1.932      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_776_not0001 |         Local|      |    5 |  0.160     |  1.046      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_856_not0001 |         Local|      |    5 |  0.535     |  0.837      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_936_not0001 |         Local|      |    5 |  1.626     |  1.956      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_784_not0001 |         Local|      |    5 |  0.045     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_864_not0001 |         Local|      |    5 |  0.982     |  2.117      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_944_not0001 |         Local|      |    5 |  0.196     |  1.958      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_792_not0001 |         Local|      |    5 |  0.246     |  1.176      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_872_not0001 |         Local|      |    4 |  0.279     |  0.845      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_880_not0001 |         Local|      |    4 |  0.030     |  1.510      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_952_not0001 |         Local|      |    6 |  0.026     |  1.947      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_960_not0001 |         Local|      |    5 |  0.037     |  0.396      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_888_not0001 |         Local|      |    5 |  0.006     |  1.496      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_968_not0001 |         Local|      |    5 |  0.239     |  2.030      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_976_not0001 |         Local|      |    5 |  0.789     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_984_not0001 |         Local|      |    5 |  1.175     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_992_not0001 |         Local|      |    4 |  0.000     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_16_not0001 |         Local|      |    5 |  0.068     |  1.524      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_24_not0001 |         Local|      |    5 |  1.071     |  1.368      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_32_not0001 |         Local|      |    4 |  0.086     |  0.949      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_40_not0001 |         Local|      |    5 |  1.540     |  1.849      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_48_not0001 |         Local|      |    4 |  0.214     |  0.876      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_56_not0001 |         Local|      |    4 |  0.518     |  1.133      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_64_not0001 |         Local|      |    5 |  0.966     |  1.547      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_72_not0001 |         Local|      |    5 |  0.030     |  1.545      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_80_not0001 |         Local|      |    6 |  0.022     |  1.532      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_88_not0001 |         Local|      |    6 |  0.026     |  1.914      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|     ap_1000_not0001 |         Local|      |    5 |  0.087     |  1.817      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|     ap_1008_not0001 |         Local|      |    5 |  0.025     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|     ap_1016_not0001 |         Local|      |    4 |  0.265     |  1.407      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/block |              |      |      |            |             |
|SetInputData_not0001 |              |      |      |            |             |
|                     |         Local|      |   17 |  0.016     |  1.639      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_6_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.040     |  1.503      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_13_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   12 |  0.156     |  1.889      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_4_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.230     |  2.122      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_9_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   12 |  0.067     |  1.511      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_11_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   14 |  0.156     |  1.925      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_2_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.068     |  1.946      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_7_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.228     |  2.163      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_14_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   14 |  0.169     |  1.918      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_5_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.130     |  2.043      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_12_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   13 |  0.166     |  1.956      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|  gBlocksX_0_not0001 |         Local|      |   15 |  0.230     |  2.155      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_10_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   12 |  0.038     |  1.573      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_15_cmp_eq00 |              |      |      |            |             |
|                  01 |         Local|      |   15 |  0.092     |  1.828      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_3_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.034     |  1.489      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_8_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.202     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_1_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.052     |  1.799      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.837ns|    15.163ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.726ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    13.543ns|     6.457ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.457ns|     15.163ns|            0|            0|          162|       143966|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.163ns|          N/A|            0|            0|       143966|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 15 secs 
Total CPU time to PAR completion: 39 secs 

Peak Memory Usage:  191 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 55
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 144128 paths, 0 nets, and 10802 connections

Design statistics:
   Minimum period:  15.163ns (Maximum frequency:  65.950MHz)


Analysis completed Wed Mar 30 12:29:26 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Mar 30 12:29:32 2011

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_10_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_100_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_104_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_112_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_120_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_200_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_128_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_208_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_136_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_216_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_296_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_144_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_224_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_304_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_152_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_160_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_232_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_240_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_312_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_320_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_400_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_168_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_248_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_328_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_408_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_176_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_256_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_336_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_416_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_496_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_184_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_264_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_344_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_424_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_504_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_192_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_272_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_280_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_352_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_360_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_432_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_440_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_520_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_600_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_512_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_288_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_368_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_448_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_528_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_608_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_696_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_376_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_456_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_536_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_616_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_704_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_384_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_464_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_544_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_624_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_712_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_720_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_800_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_392_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_472_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_480_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_552_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_560_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_632_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_640_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_648_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_728_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_808_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_488_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_568_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_656_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_736_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_816_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_896_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_576_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_584_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_664_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_744_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_824_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_904_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_592_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_672_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_680_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_752_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_760_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_832_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_840_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_912_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_920_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_688_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_768_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_848_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_928_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_776_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_856_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_936_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_784_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_864_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_944_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_792_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_872_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_880_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_952_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_960_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_888_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_968_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_976_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_984_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_992_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_16_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_24_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_32_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_40_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_48_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_56_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_64_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_72_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_80_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_88_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1000_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1008_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1016_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_6_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_13_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_4_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_9_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_11_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_2_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_7_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_14_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_5_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_12_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_0_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_10_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_15_cmp_eq0001 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_3_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_8_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_1_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 147 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   1546	    296	   1582	   3424	    d60	TestApp_Memory_microblaze_0/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 13:29:19 2011
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!
Linker Script generated successfully.

********************************************************************************
At Local date and time: Wed Mar 30 13:56:18 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2674	    332	   2134	   5140	   1414	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 13:56:30 2011
 make -f system.make Frogger_program started...
make: Nothing to be done for `Frogger_program'.
Done!

********************************************************************************
At Local date and time: Wed Mar 30 13:56:35 2011
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!

********************************************************************************
At Local date and time: Wed Mar 30 13:57:55 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2690	    332	   2134	   5156	   1424	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 13:58:06 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 14:10:03 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2730	    332	   2134	   5196	   144c	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 14:10:09 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 14:38:56 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2750	    332	   2130	   5212	   145c	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 14:39:07 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 14:56:16 2011
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:22:27 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2770	    332	   2134	   5236	   1474	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:23:21 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2770	    332	   2134	   5236	   1474	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:23:25 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:25:18 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2790	    332	   2130	   5252	   1484	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:26:16 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2810	    332	   2134	   5276	   149c	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:31:54 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2810	    332	   2134	   5276	   149c	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:35:37 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/Frogger.c: In function ‘main’:
Frogger/Frogger.c:97: error: ‘for’ loop initial declaration used outside C99 mode
Frogger/Frogger.c:98: error: ‘for’ loop initial declaration used outside C99 mode
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:35:52 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/Frogger.c: In function ‘main’:
Frogger/Frogger.c:97: error: ‘for’ loop initial declaration used outside C99 mode
Frogger/Frogger.c:98: error: ‘for’ loop initial declaration used outside C99 mode
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:36:11 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2870	    332	   2130	   5332	   14d4	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:36:16 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:37:10 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2870	    332	   2130	   5332	   14d4	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:37:37 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2870	    332	   2130	   5332	   14d4	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:42:42 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2954	    332	   2134	   5420	   152c	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:42:47 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:45:10 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2938	    332	   2134	   5404	   151c	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:54:22 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2954	    332	   2134	   5420	   152c	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:54:44 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Device or resource busy
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 30 15:55:10 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:VGA_Module INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line
179 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:vga_module_0_wrapper INSTANCE:vga_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. vga_module_0_wrapper.ngc
../vga_module_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/vga_module_0_wrapper/vga_module_0_wrapper
.ngc" ...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/tile_graphics_bram.n
gc"...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/block_graphics_bram.
ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../vga_module_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../vga_module_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 1401.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   6 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ebdb7fa) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ebdb7fa) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:13f0f7e5) REAL time: 22 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:22906166) REAL time: 23 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:22906166) REAL time: 23 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:22906166) REAL time: 23 secs 

Phase 7.8  Global Placement
.............................
..............................................................................................................
.....
...........................
Phase 7.8  Global Placement (Checksum:840ae008) REAL time: 58 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:840ae008) REAL time: 58 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:56118201) REAL time: 1 mins 17 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:56118201) REAL time: 1 mins 17 secs 

Total REAL time to Placer completion: 1 mins 18 secs 
Total CPU  time to Placer completion: 1 mins 6 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  147
Logic Utilization:
  Total Number Slice Registers:       3,005 out of   9,312   32
    Number used as Flip Flops:        1,638
    Number used as Latches:           1,367
  Number of 4 input LUTs:             5,067 out of   9,312   54
Logic Distribution:
  Number of occupied Slices:          3,361 out of   4,656   72
    Number of Slices containing only related logic:   3,361 out of   3,361 100
    Number of Slices containing unrelated logic:          0 out of   3,361   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,412 out of   9,312   58
    Number used as logic:             4,622
    Number used as a route-thru:        345
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     13 out of      20   65
  Number of BUFGMUXs:                     7 out of      24   29
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                5 out of      20   25

Average Fanout of Non-Clock Nets:                3.43

Peak Memory Usage:  224 MB
Total REAL time to MAP completion:  1 mins 23 secs 
Total CPU time to MAP completion:   1 mins 10 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        7 out of 24     29
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   5 out of 20     25
   Number of RAMB16s                        13 out of 20     65
   Number of Slices                       3361 out of 4656   72
      Number of SLICEMs                    382 out of 2328   16



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 24238 unrouted;      REAL time: 24 secs 

Phase  2  : 21291 unrouted;      REAL time: 30 secs 

Phase  3  : 7288 unrouted;      REAL time: 34 secs 

Phase  4  : 7288 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      20 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_100_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_224_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_160_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_320_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_248_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_328_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_336_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_496_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_184_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_344_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_352_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_432_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_600_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_368_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_376_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_536_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_704_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_712_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_800_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_472_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_560_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_648_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_808_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_656_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_816_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_680_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_840_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_912_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_920_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_688_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_768_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_928_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_856_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_784_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_944_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_792_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_872_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_952_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_968_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_984_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_992_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_64_not0001 may have excessive
   skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1008_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 may have excessive skew because
    
      0 CLK pins and 13 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_14_cmp_eq0000 may have excessive skew
   because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_12_cmp_eq0000 may have excessive skew
   because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1153 |  0.083     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF | BUFGMUX_X1Y11| No   |   51 |  0.050     |  0.177      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/clock25MHz/slo |              |      |      |            |             |
|               w_clk |  BUFGMUX_X1Y0| No   |   38 |  0.078     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X2Y1| No   |   48 |  0.064     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  148 |  0.080     |  0.198      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   28 |  0.036     |  0.173      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/tileS |              |      |      |            |             |
| etInputData_not0001 |  BUFGMUX_X1Y1| No   |   20 |  0.036     |  0.154      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   35 |  1.853     |  3.819      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|        ap_0_not0001 |         Local|      |    6 |  0.198     |  2.129      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_10_not0001 |         Local|      |    6 |  0.003     |  1.520      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_100_not0001 |         Local|      |    4 |  0.006     |  0.884      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_104_not0001 |         Local|      |    6 |  0.097     |  1.835      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_112_not0001 |         Local|      |    7 |  0.012     |  1.614      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_120_not0001 |         Local|      |    7 |  0.105     |  1.836      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_200_not0001 |         Local|      |    4 |  0.000     |  1.477      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_128_not0001 |         Local|      |    5 |  0.016     |  1.509      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_208_not0001 |         Local|      |    7 |  0.022     |  1.484      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_136_not0001 |         Local|      |    6 |  0.045     |  1.768      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_216_not0001 |         Local|      |    5 |  0.025     |  1.494      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_296_not0001 |         Local|      |    4 |  0.048     |  1.520      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_144_not0001 |         Local|      |    5 |  0.049     |  1.517      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_224_not0001 |         Local|      |    5 |  1.563     |  1.873      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_304_not0001 |         Local|      |    5 |  0.030     |  2.049      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_152_not0001 |         Local|      |    5 |  0.044     |  1.558      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_160_not0001 |         Local|      |    5 |  0.222     |  0.883      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_232_not0001 |         Local|      |    6 |  0.117     |  1.882      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_240_not0001 |         Local|      |    5 |  0.068     |  1.811      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_312_not0001 |         Local|      |    6 |  0.059     |  1.795      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_320_not0001 |         Local|      |    6 |  1.386     |  2.246      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_400_not0001 |         Local|      |    4 |  0.157     |  2.021      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_168_not0001 |         Local|      |    5 |  0.185     |  1.978      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_248_not0001 |         Local|      |    4 |  1.621     |  1.926      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_328_not0001 |         Local|      |    5 |  0.190     |  0.846      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_408_not0001 |         Local|      |    5 |  0.101     |  2.077      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_176_not0001 |         Local|      |    6 |  0.050     |  1.225      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_256_not0001 |         Local|      |    7 |  0.094     |  1.844      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_336_not0001 |         Local|      |    6 |  1.080     |  1.394      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_416_not0001 |         Local|      |    5 |  0.113     |  1.833      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_496_not0001 |         Local|      |    4 |  0.542     |  1.110      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_184_not0001 |         Local|      |    5 |  1.221     |  1.539      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_264_not0001 |         Local|      |    6 |  0.009     |  2.051      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_344_not0001 |         Local|      |    6 |  1.241     |  1.812      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_424_not0001 |         Local|      |    6 |  0.032     |  2.044      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_504_not0001 |         Local|      |    6 |  0.033     |  1.490      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_192_not0001 |         Local|      |    4 |  0.016     |  1.506      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_272_not0001 |         Local|      |    7 |  0.095     |  1.834      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_280_not0001 |         Local|      |    5 |  0.052     |  1.792      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_352_not0001 |         Local|      |    6 |  0.517     |  1.412      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_360_not0001 |         Local|      |    6 |  0.006     |  0.353      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_432_not0001 |         Local|      |    6 |  1.146     |  2.027      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_440_not0001 |         Local|      |    6 |  0.003     |  1.520      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_520_not0001 |         Local|      |    7 |  0.217     |  2.102      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_600_not0001 |         Local|      |    6 |  0.883     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_512_not0001 |         Local|      |    6 |  0.052     |  1.855      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_288_not0001 |         Local|      |    5 |  0.021     |  1.541      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_368_not0001 |         Local|      |    4 |  0.540     |  1.079      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_448_not0001 |         Local|      |    5 |  0.276     |  1.436      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_528_not0001 |         Local|      |    5 |  0.435     |  2.286      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_608_not0001 |         Local|      |    5 |  0.008     |  1.923      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_696_not0001 |         Local|      |    7 |  0.015     |  1.504      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_376_not0001 |         Local|      |    6 |  0.653     |  1.021      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_456_not0001 |         Local|      |    5 |  0.451     |  2.191      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_536_not0001 |         Local|      |    5 |  1.895     |  2.224      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_616_not0001 |         Local|      |    5 |  0.089     |  1.824      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_704_not0001 |         Local|      |    5 |  0.776     |  1.669      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_384_not0001 |         Local|      |    6 |  0.054     |  1.483      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_464_not0001 |         Local|      |    5 |  0.019     |  1.480      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_544_not0001 |         Local|      |    6 |  0.063     |  1.588      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_624_not0001 |         Local|      |    6 |  0.029     |  1.516      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_712_not0001 |         Local|      |    4 |  0.688     |  1.617      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_720_not0001 |         Local|      |    5 |  0.098     |  2.012      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_800_not0001 |         Local|      |    5 |  0.602     |  1.428      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_392_not0001 |         Local|      |    4 |  0.000     |  0.646      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_472_not0001 |         Local|      |    5 |  1.350     |  2.505      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_480_not0001 |         Local|      |    5 |  0.275     |  1.478      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_552_not0001 |         Local|      |    6 |  0.033     |  1.564      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_560_not0001 |         Local|      |    4 |  1.073     |  1.389      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_632_not0001 |         Local|      |    5 |  0.067     |  1.791      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_640_not0001 |         Local|      |    7 |  0.237     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_648_not0001 |         Local|      |    6 |  0.811     |  1.150      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_728_not0001 |         Local|      |    6 |  0.603     |  2.451      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_808_not0001 |         Local|      |    6 |  1.011     |  1.617      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_488_not0001 |         Local|      |    6 |  0.005     |  0.353      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_568_not0001 |         Local|      |    5 |  0.004     |  1.542      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_656_not0001 |         Local|      |    4 |  0.544     |  1.672      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_736_not0001 |         Local|      |    5 |  0.039     |  1.962      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_816_not0001 |         Local|      |    4 |  0.014     |  0.659      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_896_not0001 |         Local|      |    5 |  0.004     |  0.351      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_576_not0001 |         Local|      |    4 |  0.076     |  1.811      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_584_not0001 |         Local|      |    6 |  0.006     |  1.935      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_664_not0001 |         Local|      |    6 |  0.216     |  1.972      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_744_not0001 |         Local|      |    5 |  0.035     |  1.552      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_824_not0001 |         Local|      |    5 |  0.458     |  2.142      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_904_not0001 |         Local|      |    5 |  0.022     |  1.478      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_592_not0001 |         Local|      |    6 |  0.336     |  2.167      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_672_not0001 |         Local|      |    5 |  0.061     |  1.787      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_680_not0001 |         Local|      |    5 |  0.579     |  1.162      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_752_not0001 |         Local|      |    7 |  0.055     |  2.185      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_760_not0001 |         Local|      |    7 |  0.637     |  2.409      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_832_not0001 |         Local|      |    5 |  0.007     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_840_not0001 |         Local|      |    5 |  0.584     |  0.902      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_912_not0001 |         Local|      |    6 |  1.579     |  1.875      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_920_not0001 |         Local|      |    6 |  0.521     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_688_not0001 |         Local|      |    5 |  0.598     |  1.154      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_768_not0001 |         Local|      |    5 |  1.072     |  1.370      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_848_not0001 |         Local|      |    5 |  0.008     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_928_not0001 |         Local|      |    5 |  0.846     |  1.162      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_776_not0001 |         Local|      |    6 |  0.907     |  2.673      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_856_not0001 |         Local|      |    5 |  0.840     |  2.377      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_936_not0001 |         Local|      |    5 |  0.076     |  1.802      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_784_not0001 |         Local|      |    4 |  0.073     |  0.364      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_864_not0001 |         Local|      |    5 |  0.150     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_944_not0001 |         Local|      |    5 |  1.065     |  1.373      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_792_not0001 |         Local|      |    6 |  1.328     |  1.914      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_872_not0001 |         Local|      |    6 |  1.651     |  1.971      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_880_not0001 |         Local|      |    6 |  0.147     |  1.907      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_952_not0001 |         Local|      |    5 |  0.537     |  1.582      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_960_not0001 |         Local|      |    6 |  0.024     |  1.499      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_888_not0001 |         Local|      |    6 |  0.048     |  1.516      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_968_not0001 |         Local|      |    5 |  0.322     |  1.199      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_976_not0001 |         Local|      |    6 |  0.006     |  0.353      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_984_not0001 |         Local|      |    4 |  0.020     |  0.865      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_992_not0001 |         Local|      |    5 |  1.069     |  1.387      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_16_not0001 |         Local|      |    5 |  0.023     |  1.511      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_24_not0001 |         Local|      |    6 |  0.004     |  1.931      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_32_not0001 |         Local|      |    5 |  0.963     |  2.689      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_40_not0001 |         Local|      |    5 |  0.122     |  1.866      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_48_not0001 |         Local|      |    5 |  0.227     |  1.957      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_56_not0001 |         Local|      |    5 |  0.803     |  2.570      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_64_not0001 |         Local|      |    6 |  0.853     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_72_not0001 |         Local|      |    4 |  0.019     |  1.951      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_80_not0001 |         Local|      |    4 |  0.000     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_88_not0001 |         Local|      |    6 |  0.038     |  1.933      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|     ap_1000_not0001 |         Local|      |    5 |  0.017     |  1.450      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|     ap_1008_not0001 |         Local|      |    6 |  0.861     |  1.472      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|     ap_1016_not0001 |         Local|      |    6 |  0.020     |  1.167      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/block |              |      |      |            |             |
|SetInputData_not0001 |              |      |      |            |             |
|                     |         Local|      |   18 |  0.039     |  1.651      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_6_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.042     |  1.489      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_13_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   15 |  0.213     |  1.953      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_4_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.106     |  1.987      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_9_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   13 |  0.108     |  1.849      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_11_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   15 |  0.087     |  1.984      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_2_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.168     |  1.891      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_7_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.102     |  1.837      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_14_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   15 |  0.968     |  2.755      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_5_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.105     |  1.840      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_12_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   14 |  1.370     |  2.042      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|  gBlocksX_0_not0001 |         Local|      |   14 |  0.074     |  1.986      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_10_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   14 |  0.186     |  2.114      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_15_cmp_eq00 |              |      |      |            |             |
|                  01 |         Local|      |   15 |  0.205     |  2.134      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_3_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.090     |  1.970      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_8_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.245     |  1.971      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_1_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.144     |  2.035      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.272ns|    15.728ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.769ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    13.282ns|     6.718ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.213ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.718ns|     15.728ns|            0|            0|          162|       143966|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.728ns|          N/A|            0|            0|       143966|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 25 secs 
Total CPU time to PAR completion: 51 secs 

Peak Memory Usage:  192 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 144128 paths, 0 nets, and 10883 connections

Design statistics:
   Minimum period:  15.728ns (Maximum frequency:  63.581MHz)


Analysis completed Wed Mar 30 16:22:22 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Mar 30 16:22:29 2011

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_10_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_100_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_104_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_112_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_120_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_200_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_128_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_208_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_136_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_216_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_296_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_144_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_224_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_304_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_152_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_160_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_232_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_240_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_312_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_320_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_400_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_168_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_248_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_328_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_408_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_176_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_256_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_336_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_416_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_496_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_184_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_264_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_344_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_424_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_504_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_192_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_272_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_280_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_352_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_360_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_432_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_440_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_520_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_600_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_512_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_288_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_368_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_448_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_528_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_608_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_696_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_376_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_456_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_536_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_616_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_704_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_384_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_464_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_544_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_624_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_712_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_720_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_800_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_392_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_472_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_480_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_552_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_560_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_632_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_640_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_648_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_728_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_808_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_488_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_568_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_656_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_736_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_816_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_896_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_576_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_584_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_664_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_744_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_824_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_904_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_592_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_672_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_680_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_752_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_760_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_832_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_840_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_912_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_920_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_688_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_768_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_848_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_928_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_776_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_856_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_936_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_784_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_864_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_944_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_792_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_872_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_880_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_952_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_960_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_888_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_968_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_976_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_984_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_992_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_16_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_24_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_32_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_40_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_48_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_56_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_64_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_72_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_80_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_88_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1000_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1008_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1016_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_6_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_13_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_4_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_9_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_11_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_2_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_7_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_14_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_5_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_12_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_0_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_10_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_15_cmp_eq0001 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_3_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_8_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_1_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 147 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:24:27 2011
 make -f system.make Frogger_program started...
make: Nothing to be done for `Frogger_program'.
Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:24:31 2011
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:29:05 2011
 make -f system.make init_bram started...
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Mar 30 16:29:10 2011

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_10_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_100_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_104_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_112_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_120_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_200_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_128_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_208_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_136_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_216_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_296_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_144_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_224_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_304_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_152_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_160_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_232_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_240_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_312_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_320_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_400_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_168_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_248_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_328_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_408_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_176_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_256_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_336_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_416_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_496_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_184_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_264_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_344_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_424_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_504_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_192_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_272_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_280_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_352_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_360_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_432_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_440_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_520_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_600_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_512_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_288_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_368_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_448_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_528_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_608_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_696_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_376_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_456_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_536_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_616_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_704_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_384_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_464_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_544_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_624_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_712_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_720_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_800_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_392_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_472_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_480_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_552_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_560_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_632_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_640_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_648_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_728_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_808_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_488_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_568_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_656_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_736_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_816_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_896_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_576_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_584_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_664_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_744_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_824_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_904_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_592_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_672_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_680_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_752_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_760_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_832_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_840_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_912_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_920_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_688_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_768_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_848_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_928_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_776_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_856_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_936_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_784_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_864_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_944_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_792_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_872_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_880_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_952_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_960_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_888_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_968_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_976_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_984_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_992_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_16_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_24_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_32_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_40_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_48_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_56_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_64_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_72_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_80_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_88_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1000_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1008_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1016_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_6_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_13_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_4_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_9_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_11_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_2_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_7_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_14_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_5_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_12_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_0_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_10_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_15_cmp_eq0001 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_3_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_8_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_1_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 147 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:34:12 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2958	    332	   2130	   5420	   152c	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:35:57 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2898	    332	   2134	   5364	   14f4	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:40:58 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Device or resource busy
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:41:18 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Device or resource busy
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:41:31 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f Frogger/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:41:38 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:VGA_Module INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line
179 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:vga_module_0_wrapper INSTANCE:vga_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. vga_module_0_wrapper.ngc
../vga_module_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/vga_module_0_wrapper/vga_module_0_wrapper
.ngc" ...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/tile_graphics_bram.n
gc"...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/block_graphics_bram.
ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../vga_module_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../vga_module_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 188.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 7 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bba2230a) REAL time: 9 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bba2230a) REAL time: 9 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ac90467b) REAL time: 9 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:dd706644) REAL time: 10 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:dd706644) REAL time: 10 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:dd706644) REAL time: 10 secs 

Phase 7.8  Global Placement
.............................
..................................
..
.............................
Phase 7.8  Global Placement (Checksum:952e84a7) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:952e84a7) REAL time: 35 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:13ecc3a8) REAL time: 44 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:13ecc3a8) REAL time: 44 secs 

Total REAL time to Placer completion: 45 secs 
Total CPU  time to Placer completion: 47 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Total Number Slice Registers:       1,673 out of   9,312   17
    Number used as Flip Flops:        1,634
    Number used as Latches:              39
  Number of 4 input LUTs:             2,437 out of   9,312   26
Logic Distribution:
  Number of occupied Slices:          1,815 out of   4,656   38
    Number of Slices containing only related logic:   1,815 out of   1,815 100
    Number of Slices containing unrelated logic:          0 out of   1,815   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,574 out of   9,312   27
    Number used as logic:             1,992
    Number used as a route-thru:        137
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     13 out of      20   65
  Number of BUFGMUXs:                     7 out of      24   29
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                5 out of      20   25

Average Fanout of Non-Clock Nets:                3.42

Peak Memory Usage:  205 MB
Total REAL time to MAP completion:  47 secs 
Total CPU time to MAP completion:   49 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        7 out of 24     29
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   5 out of 20     25
   Number of RAMB16s                        13 out of 20     65
   Number of Slices                       1815 out of 4656   38
      Number of SLICEMs                    259 out of 2328   11



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14023 unrouted;      REAL time: 17 secs 

Phase  2  : 11906 unrouted;      REAL time: 18 secs 

Phase  3  : 4299 unrouted;      REAL time: 20 secs 

Phase  4  : 4299 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      12 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 may have excessive skew because
    
      0 CLK pins and 13 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1129 |  0.084     |  0.201      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   28 |  0.029     |  0.174      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y0| No   |   46 |  0.060     |  0.177      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/clock25MHz/slo |              |      |      |            |             |
|               w_clk | BUFGMUX_X1Y11| No   |   35 |  0.082     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y1| No   |  150 |  0.043     |  0.162      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF | BUFGMUX_X2Y10| No   |   50 |  0.068     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/tileS |              |      |      |            |             |
|    etWrAddr_not0001 |  BUFGMUX_X2Y1| No   |   20 |  0.029     |  0.149      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  2.415     |  4.357      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/block |              |      |      |            |             |
|SetInputData_not0001 |              |      |      |            |             |
|                     |         Local|      |   18 |  0.075     |  1.921      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.210ns|    15.790ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.747ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    13.309ns|     6.691ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.691ns|     15.790ns|            0|            0|          162|       143948|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.790ns|          N/A|            0|            0|       143948|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  176 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 144110 paths, 0 nets, and 10806 connections

Design statistics:
   Minimum period:  15.790ns (Maximum frequency:  63.331MHz)


Analysis completed Wed Mar 30 16:46:43 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Mar 30 16:46:47 2011

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s500efg320-4 -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s500efg320-4 -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling gpio
Compiling uartlite
Compiling cpu
Running execs_generate.
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2898	    332	   2134	   5364	   14f4	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:49:30 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f Frogger/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:49:36 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:VGA_Module INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line
179 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:vga_module_0_wrapper INSTANCE:vga_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. vga_module_0_wrapper.ngc
../vga_module_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/vga_module_0_wrapper/vga_module_0_wrapper
.ngc" ...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/tile_graphics_bram.n
gc"...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/block_graphics_bram.
ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../vga_module_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../vga_module_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 273.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bba32c23) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bba32c23) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ac914f94) REAL time: 12 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:dd716f5d) REAL time: 12 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:dd716f5d) REAL time: 12 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:dd716f5d) REAL time: 12 secs 

Phase 7.8  Global Placement
.............................
........................................................
..
..........
Phase 7.8  Global Placement (Checksum:e8bcb9c4) REAL time: 43 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:e8bcb9c4) REAL time: 43 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:a74cc54) REAL time: 55 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a74cc54) REAL time: 55 secs 

Total REAL time to Placer completion: 55 secs 
Total CPU  time to Placer completion: 53 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Total Number Slice Registers:       1,673 out of   9,312   17
    Number used as Flip Flops:        1,634
    Number used as Latches:              39
  Number of 4 input LUTs:             2,450 out of   9,312   26
Logic Distribution:
  Number of occupied Slices:          1,838 out of   4,656   39
    Number of Slices containing only related logic:   1,838 out of   1,838 100
    Number of Slices containing unrelated logic:          0 out of   1,838   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,587 out of   9,312   27
    Number used as logic:             2,005
    Number used as a route-thru:        137
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     13 out of      20   65
  Number of BUFGMUXs:                     7 out of      24   29
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                5 out of      20   25

Average Fanout of Non-Clock Nets:                3.41

Peak Memory Usage:  205 MB
Total REAL time to MAP completion:  58 secs 
Total CPU time to MAP completion:   56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        7 out of 24     29
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   5 out of 20     25
   Number of RAMB16s                        13 out of 20     65
   Number of Slices                       1838 out of 4656   39
      Number of SLICEMs                    258 out of 2328   11



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14121 unrouted;      REAL time: 21 secs 

Phase  2  : 11972 unrouted;      REAL time: 22 secs 

Phase  3  : 4102 unrouted;      REAL time: 25 secs 

Phase  4  : 4102 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      11 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 may have excessive skew because
    
      0 CLK pins and 13 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 36 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1139 |  0.082     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   28 |  0.041     |  0.176      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y0| No   |   50 |  0.056     |  0.177      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/clock25MHz/slo |              |      |      |            |             |
|               w_clk | BUFGMUX_X1Y11| No   |   36 |  0.080     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y1| No   |  156 |  0.077     |  0.194      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF | BUFGMUX_X2Y10| No   |   48 |  0.066     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/tileS |              |      |      |            |             |
|    etWrAddr_not0001 |  BUFGMUX_X2Y1| No   |   19 |  0.015     |  0.147      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  2.070     |  4.013      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/block |              |      |      |            |             |
|SetInputData_not0001 |              |      |      |            |             |
|                     |         Local|      |   18 |  0.010     |  1.642      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.895ns|    15.105ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.742ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    12.830ns|     7.170ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      7.170ns|     15.105ns|            0|            0|          162|       143948|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.105ns|          N/A|            0|            0|       143948|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 38 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  176 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 144110 paths, 0 nets, and 10840 connections

Design statistics:
   Minimum period:  15.105ns (Maximum frequency:  66.203MHz)


Analysis completed Wed Mar 30 16:56:27 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Mar 30 16:56:31 2011

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s500efg320-4 -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s500efg320-4 -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling gpio
Compiling uartlite
Compiling cpu
Running execs_generate.
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2898	    332	   2134	   5364	   14f4	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:59:44 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Device or resource busy
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 30 16:59:52 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Wed Mar 30 17:00:01 2011
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Wed Mar 30 17:00:08 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:VGA_Module INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line
179 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:vga_module_0_wrapper INSTANCE:vga_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. vga_module_0_wrapper.ngc
../vga_module_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/vga_module_0_wrapper/vga_module_0_wrapper
.ngc" ...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/tile_graphics_bram.n
gc"...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/block_graphics_bram.
ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../vga_module_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../vga_module_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 238.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bba25bc8) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bba25bc8) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ac907f39) REAL time: 12 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:dd709f02) REAL time: 12 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:dd709f02) REAL time: 12 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:dd709f02) REAL time: 12 secs 

Phase 7.8  Global Placement
............................
..............................................
..
............
Phase 7.8  Global Placement (Checksum:f6568296) REAL time: 42 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f6568296) REAL time: 42 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:9cf1bd0e) REAL time: 54 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9cf1bd0e) REAL time: 54 secs 

Total REAL time to Placer completion: 54 secs 
Total CPU  time to Placer completion: 51 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Total Number Slice Registers:       1,673 out of   9,312   17
    Number used as Flip Flops:        1,634
    Number used as Latches:              39
  Number of 4 input LUTs:             2,438 out of   9,312   26
Logic Distribution:
  Number of occupied Slices:          1,832 out of   4,656   39
    Number of Slices containing only related logic:   1,832 out of   1,832 100
    Number of Slices containing unrelated logic:          0 out of   1,832   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,575 out of   9,312   27
    Number used as logic:             1,993
    Number used as a route-thru:        137
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     189

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     13 out of      20   65
  Number of BUFGMUXs:                     7 out of      24   29
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                5 out of      20   25

Average Fanout of Non-Clock Nets:                3.42

Peak Memory Usage:  205 MB
Total REAL time to MAP completion:  57 secs 
Total CPU time to MAP completion:   54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        7 out of 24     29
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   5 out of 20     25
   Number of RAMB16s                        13 out of 20     65
   Number of Slices                       1832 out of 4656   39
      Number of SLICEMs                    257 out of 2328   11



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14077 unrouted;      REAL time: 23 secs 

Phase  2  : 11921 unrouted;      REAL time: 24 secs 

Phase  3  : 4299 unrouted;      REAL time: 26 secs 

Phase  4  : 4299 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      11 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 may have excessive skew because
    
      0 CLK pins and 13 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1142 |  0.084     |  0.201      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   28 |  0.034     |  0.176      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X1Y0| No   |   50 |  0.060     |  0.177      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/clock25MHz/slo |              |      |      |            |             |
|               w_clk | BUFGMUX_X1Y11| No   |   37 |  0.083     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y1| No   |  150 |  0.074     |  0.194      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF | BUFGMUX_X2Y10| No   |   49 |  0.069     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/tileS |              |      |      |            |             |
|    etWrAddr_not0001 |  BUFGMUX_X2Y1| No   |   19 |  0.027     |  0.152      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   35 |  2.115     |  4.063      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/block |              |      |      |            |             |
|SetInputData_not0001 |              |      |      |            |             |
|                     |         Local|      |   19 |  0.067     |  1.937      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.687ns|    16.313ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.770ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    13.316ns|     6.684ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.684ns|     16.313ns|            0|            0|          162|       143948|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.313ns|          N/A|            0|            0|       143948|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 40 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  177 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 144110 paths, 0 nets, and 10844 connections

Design statistics:
   Minimum period:  16.313ns (Maximum frequency:  61.301MHz)


Analysis completed Wed Mar 30 17:06:26 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Mar 30 17:06:31 2011

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 17:13:28 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Device or resource busy
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 30 17:13:35 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f Frogger/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
