###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 22:03:42 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[2]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.501
= Slack Time                    0.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.120 |       |   0.000 |    0.649 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.052 | 0.029 |   0.029 |    0.678 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.041 | 0.043 |   0.072 |    0.722 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.017 | 0.121 |   0.194 |    0.843 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.023 | 0.044 |   0.238 |    0.887 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.031 | 0.033 |   0.271 |    0.920 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.947 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.395 | 0.235 |   0.533 |    1.182 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.172 | 0.085 |   0.617 |    1.267 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.752 | 0.408 |   1.025 |    1.675 | 
     | U1148                   | C ^ -> Y v        | AOI22X1 | 0.212 | 0.330 |   1.355 |    2.005 | 
     | U889                    | A v -> Y v        | BUFX2   | 0.060 | 0.076 |   1.431 |    2.081 | 
     | U1149                   | A v -> Y ^        | NAND2X1 | 0.075 | 0.069 |   1.500 |    2.149 | 
     |                         | pfifo_datain[2] ^ |         | 0.075 | 0.001 |   1.501 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[48]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.498
= Slack Time                    0.652
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.652 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.681 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.724 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.845 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.889 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.922 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.950 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.184 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.269 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.677 | 
     | U1240                   | C ^ -> Y v         | AOI22X1 | 0.199 | 0.312 |   1.338 |    1.989 | 
     | U843                    | A v -> Y v         | BUFX2   | 0.050 | 0.072 |   1.410 |    2.062 | 
     | U1241                   | A v -> Y ^         | NAND2X1 | 0.108 | 0.087 |   1.497 |    2.148 | 
     |                         | pfifo_datain[48] ^ |         | 0.108 | 0.002 |   1.498 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[31]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.489
= Slack Time                    0.661
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.661 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.691 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.072 |    0.734 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.855 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.899 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.932 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.960 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.194 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.617 |    1.279 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.687 | 
     | U1142                   | C ^ -> Y v            | AOI22X1 | 0.203 | 0.323 |   1.348 |    2.010 | 
     | U908                    | A v -> Y v            | BUFX2   | 0.054 | 0.074 |   1.422 |    2.083 | 
     | U1143                   | A v -> Y ^            | NAND2X1 | 0.072 | 0.066 |   1.488 |    2.149 | 
     |                         | crcfifo_dataout[31] ^ |         | 0.072 | 0.001 |   1.489 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[47]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.481
= Slack Time                    0.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.669 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.698 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.742 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.863 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.907 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.940 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.967 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.202 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.287 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.694 | 
     | U1238                   | C ^ -> Y v         | AOI22X1 | 0.199 | 0.317 |   1.343 |    2.012 | 
     | U844                    | A v -> Y v         | BUFX2   | 0.052 | 0.075 |   1.418 |    2.087 | 
     | U1239                   | A v -> Y ^         | NAND2X1 | 0.069 | 0.062 |   1.480 |    2.149 | 
     |                         | pfifo_datain[47] ^ |         | 0.069 | 0.001 |   1.481 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[20]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.479
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.671 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.700 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.743 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.865 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.909 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.942 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.969 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.204 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.288 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.696 | 
     | U1184                   | C ^ -> Y v         | AOI22X1 | 0.204 | 0.310 |   1.335 |    2.006 | 
     | U871                    | A v -> Y v         | BUFX2   | 0.059 | 0.081 |   1.416 |    2.087 | 
     | U1185                   | A v -> Y ^         | NAND2X1 | 0.066 | 0.063 |   1.479 |    2.150 | 
     |                         | pfifo_datain[20] ^ |         | 0.066 | 0.000 |   1.479 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[24]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.479
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.671 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.701 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.744 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.865 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.909 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.942 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.970 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.204 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.289 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.697 | 
     | U1192                   | C ^ -> Y v         | AOI22X1 | 0.199 | 0.317 |   1.342 |    2.014 | 
     | U867                    | A v -> Y v         | BUFX2   | 0.052 | 0.075 |   1.417 |    2.089 | 
     | U1193                   | A v -> Y ^         | NAND2X1 | 0.068 | 0.061 |   1.478 |    2.150 | 
     |                         | pfifo_datain[24] ^ |         | 0.068 | 0.000 |   1.479 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[35]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.476
= Slack Time                    0.674
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.674 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.703 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.746 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.867 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.911 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.944 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.972 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.206 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.291 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.699 | 
     | U1214                   | C ^ -> Y v         | AOI22X1 | 0.196 | 0.319 |   1.344 |    2.018 | 
     | U856                    | A v -> Y v         | BUFX2   | 0.055 | 0.081 |   1.425 |    2.098 | 
     | U1215                   | A v -> Y ^         | NAND2X1 | 0.051 | 0.052 |   1.476 |    2.150 | 
     |                         | pfifo_datain[35] ^ |         | 0.051 | 0.000 |   1.476 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[34]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.474
= Slack Time                    0.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.676 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.705 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.748 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.869 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.913 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.946 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.974 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.209 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.293 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.701 | 
     | U1212                   | C ^ -> Y v         | AOI22X1 | 0.186 | 0.301 |   1.326 |    2.002 | 
     | U857                    | A v -> Y v         | BUFX2   | 0.042 | 0.070 |   1.396 |    2.072 | 
     | U1213                   | A v -> Y ^         | NAND2X1 | 0.096 | 0.077 |   1.473 |    2.149 | 
     |                         | pfifo_datain[34] ^ |         | 0.096 | 0.001 |   1.474 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[49]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.472
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.678 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.707 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.751 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.872 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.916 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.949 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.976 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.211 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.296 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.703 | 
     | U1242                   | C ^ -> Y v         | AOI22X1 | 0.193 | 0.306 |   1.331 |    2.009 | 
     | U842                    | A v -> Y v         | BUFX2   | 0.047 | 0.072 |   1.403 |    2.081 | 
     | U1243                   | A v -> Y ^         | NAND2X1 | 0.081 | 0.068 |   1.471 |    2.149 | 
     |                         | pfifo_datain[49] ^ |         | 0.081 | 0.001 |   1.472 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[18]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.471
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.679 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.708 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.751 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.873 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.917 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.950 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.977 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.212 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.296 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.704 | 
     | U1180                   | C ^ -> Y v         | AOI22X1 | 0.183 | 0.306 |   1.332 |    2.011 | 
     | U873                    | A v -> Y v         | BUFX2   | 0.039 | 0.069 |   1.400 |    2.079 | 
     | U1181                   | A v -> Y ^         | NAND2X1 | 0.085 | 0.069 |   1.470 |    2.149 | 
     |                         | pfifo_datain[18] ^ |         | 0.085 | 0.001 |   1.471 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[50]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.466
= Slack Time                    0.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.684 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.713 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.756 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.877 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.921 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.954 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.982 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.216 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.301 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.709 | 
     | U1244                   | C ^ -> Y v         | AOI22X1 | 0.192 | 0.308 |   1.333 |    2.017 | 
     | U841                    | A v -> Y v         | BUFX2   | 0.053 | 0.080 |   1.413 |    2.097 | 
     | U1245                   | A v -> Y ^         | NAND2X1 | 0.053 | 0.053 |   1.466 |    2.150 | 
     |                         | pfifo_datain[50] ^ |         | 0.053 | 0.000 |   1.466 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[56]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.466
= Slack Time                    0.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.684 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.713 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.757 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.878 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.922 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.955 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.982 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.217 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.302 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.709 | 
     | U1256                   | C ^ -> Y v         | AOI22X1 | 0.189 | 0.310 |   1.336 |    2.020 | 
     | U835                    | A v -> Y v         | BUFX2   | 0.044 | 0.070 |   1.406 |    2.090 | 
     | U1257                   | A v -> Y ^         | NAND2X1 | 0.069 | 0.059 |   1.465 |    2.150 | 
     |                         | pfifo_datain[56] ^ |         | 0.069 | 0.000 |   1.466 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[24]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.463
= Slack Time                    0.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.686 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.716 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.072 |    0.759 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.880 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.924 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.957 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.985 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.219 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.617 |    1.304 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.712 | 
     | U1128                   | C ^ -> Y v            | AOI22X1 | 0.188 | 0.289 |   1.315 |    2.001 | 
     | U915                    | A v -> Y v            | BUFX2   | 0.046 | 0.074 |   1.389 |    2.075 | 
     | U1129                   | A v -> Y ^            | NAND2X1 | 0.089 | 0.074 |   1.462 |    2.149 | 
     |                         | crcfifo_dataout[24] ^ |         | 0.089 | 0.001 |   1.463 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[61]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.463
= Slack Time                    0.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.687 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.716 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.759 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.880 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.924 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.957 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.985 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.219 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.304 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.712 | 
     | U1266                   | C ^ -> Y v         | AOI22X1 | 0.184 | 0.308 |   1.334 |    2.020 | 
     | U830                    | A v -> Y v         | BUFX2   | 0.040 | 0.069 |   1.403 |    2.089 | 
     | U1267                   | A v -> Y ^         | NAND2X1 | 0.071 | 0.060 |   1.462 |    2.149 | 
     |                         | pfifo_datain[61] ^ |         | 0.071 | 0.001 |   1.463 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[1]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.463
= Slack Time                    0.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.120 |       |   0.000 |    0.687 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.052 | 0.029 |   0.029 |    0.716 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.041 | 0.043 |   0.072 |    0.759 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.017 | 0.121 |   0.194 |    0.881 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.023 | 0.044 |   0.238 |    0.925 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.031 | 0.033 |   0.271 |    0.958 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.985 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.395 | 0.235 |   0.533 |    1.220 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.172 | 0.085 |   0.618 |    1.305 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.752 | 0.408 |   1.025 |    1.712 | 
     | U1146                   | C ^ -> Y v        | AOI22X1 | 0.182 | 0.303 |   1.329 |    2.016 | 
     | U890                    | A v -> Y v        | BUFX2   | 0.039 | 0.069 |   1.398 |    2.085 | 
     | U1147                   | A v -> Y ^        | NAND2X1 | 0.076 | 0.064 |   1.462 |    2.149 | 
     |                         | pfifo_datain[1] ^ |         | 0.076 | 0.001 |   1.463 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[25]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.461
= Slack Time                    0.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.689 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.718 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.072 |    0.762 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.883 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.927 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.960 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.987 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.222 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.617 |    1.307 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.715 | 
     | U1130                   | C ^ -> Y v            | AOI22X1 | 0.200 | 0.298 |   1.323 |    2.012 | 
     | U914                    | A v -> Y v            | BUFX2   | 0.051 | 0.072 |   1.396 |    2.085 | 
     | U1131                   | A v -> Y ^            | NAND2X1 | 0.072 | 0.065 |   1.460 |    2.149 | 
     |                         | crcfifo_dataout[25] ^ |         | 0.072 | 0.001 |   1.461 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[19]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.460
= Slack Time                    0.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.690 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.719 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.763 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.884 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.928 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.961 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.988 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.223 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.308 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.715 | 
     | U1182                   | C ^ -> Y v         | AOI22X1 | 0.189 | 0.308 |   1.333 |    2.023 | 
     | U872                    | A v -> Y v         | BUFX2   | 0.044 | 0.071 |   1.404 |    2.095 | 
     | U1183                   | A v -> Y ^         | NAND2X1 | 0.060 | 0.055 |   1.459 |    2.150 | 
     |                         | pfifo_datain[19] ^ |         | 0.060 | 0.000 |   1.460 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[19]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.458
= Slack Time                    0.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.692 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.722 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.073 |    0.765 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.886 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.930 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.963 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.991 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.225 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.618 |    1.310 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.718 | 
     | U1118                   | C ^ -> Y v            | AOI22X1 | 0.201 | 0.301 |   1.326 |    2.018 | 
     | U920                    | A v -> Y v            | BUFX2   | 0.052 | 0.073 |   1.399 |    2.091 | 
     | U1119                   | A v -> Y ^            | NAND2X1 | 0.063 | 0.058 |   1.457 |    2.149 | 
     |                         | crcfifo_dataout[19] ^ |         | 0.063 | 0.001 |   1.458 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[10]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.456
= Slack Time                    0.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.694 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.723 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.767 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.888 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.932 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.965 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.992 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.227 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.312 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.720 | 
     | U1164                   | C ^ -> Y v         | AOI22X1 | 0.183 | 0.307 |   1.332 |    2.026 | 
     | U881                    | A v -> Y v         | BUFX2   | 0.039 | 0.069 |   1.401 |    2.095 | 
     | U1165                   | A v -> Y ^         | NAND2X1 | 0.063 | 0.055 |   1.455 |    2.150 | 
     |                         | pfifo_datain[10] ^ |         | 0.063 | 0.000 |   1.456 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[8]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.456
= Slack Time                    0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.120 |       |   0.000 |    0.694 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.052 | 0.029 |   0.029 |    0.724 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.041 | 0.043 |   0.072 |    0.767 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.017 | 0.121 |   0.194 |    0.888 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.023 | 0.044 |   0.238 |    0.932 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.031 | 0.033 |   0.271 |    0.965 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.993 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.395 | 0.235 |   0.533 |    1.227 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.172 | 0.085 |   0.617 |    1.312 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.752 | 0.408 |   1.025 |    1.720 | 
     | U1160                   | C ^ -> Y v        | AOI22X1 | 0.185 | 0.309 |   1.335 |    2.029 | 
     | U883                    | A v -> Y v        | BUFX2   | 0.041 | 0.070 |   1.404 |    2.099 | 
     | U1161                   | A v -> Y ^        | NAND2X1 | 0.056 | 0.051 |   1.455 |    2.150 | 
     |                         | pfifo_datain[8] ^ |         | 0.056 | 0.000 |   1.456 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   pfifo_datain_ctrl[7]       (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.455
= Slack Time                    0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                        |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^           |         | 0.120 |       |   0.000 |    0.695 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v             | INVX8   | 0.052 | 0.029 |   0.029 |    0.724 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^             | INVX4   | 0.041 | 0.043 |   0.072 |    0.767 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^           | DFFSR   | 0.017 | 0.121 |   0.194 |    0.888 | 
     | U801                    | A ^ -> Y ^             | BUFX2   | 0.023 | 0.044 |   0.238 |    0.932 | 
     | U955                    | A ^ -> Y v             | INVX1   | 0.031 | 0.033 |   0.271 |    0.965 | 
     | U956                    | C v -> Y ^             | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.993 | 
     | FE_OFC1_n1048           | A ^ -> Y ^             | BUFX2   | 0.395 | 0.235 |   0.533 |    1.227 | 
     | U1047                   | A ^ -> Y ^             | BUFX2   | 0.172 | 0.085 |   0.617 |    1.312 | 
     | FE_OFC0_n1073           | A ^ -> Y ^             | BUFX2   | 0.752 | 0.408 |   1.025 |    1.720 | 
     | U1062                   | C ^ -> Y v             | AOI22X1 | 0.200 | 0.298 |   1.323 |    2.017 | 
     | U900                    | A v -> Y v             | BUFX2   | 0.054 | 0.077 |   1.400 |    2.095 | 
     | U1063                   | A v -> Y ^             | NAND2X1 | 0.057 | 0.055 |   1.455 |    2.150 | 
     |                         | pfifo_datain_ctrl[7] ^ |         | 0.057 | 0.000 |   1.455 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[37]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.455
= Slack Time                    0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.695 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.724 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.767 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.888 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.932 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.965 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.993 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.227 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.312 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.720 | 
     | U1218                   | C ^ -> Y v         | AOI22X1 | 0.186 | 0.306 |   1.332 |    2.026 | 
     | U854                    | A v -> Y v         | BUFX2   | 0.041 | 0.069 |   1.401 |    2.096 | 
     | U1219                   | A v -> Y ^         | NAND2X1 | 0.060 | 0.054 |   1.455 |    2.150 | 
     |                         | pfifo_datain[37] ^ |         | 0.060 | 0.000 |   1.455 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[22]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.455
= Slack Time                    0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.695 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.724 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.768 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.889 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.933 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.966 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.993 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.228 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.313 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.720 | 
     | U1188                   | C ^ -> Y v         | AOI22X1 | 0.182 | 0.302 |   1.327 |    2.022 | 
     | U869                    | A v -> Y v         | BUFX2   | 0.039 | 0.069 |   1.396 |    2.091 | 
     | U1189                   | A v -> Y ^         | NAND2X1 | 0.068 | 0.059 |   1.454 |    2.149 | 
     |                         | pfifo_datain[22] ^ |         | 0.068 | 0.001 |   1.455 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[17]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.453
= Slack Time                    0.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.697 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.726 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.072 |    0.769 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.890 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.934 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.967 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.995 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.230 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.617 |    1.314 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.722 | 
     | U1114                   | C ^ -> Y v            | AOI22X1 | 0.181 | 0.296 |   1.322 |    2.018 | 
     | U922                    | A v -> Y v            | BUFX2   | 0.038 | 0.069 |   1.391 |    2.088 | 
     | U1115                   | A v -> Y ^            | NAND2X1 | 0.075 | 0.061 |   1.452 |    2.149 | 
     |                         | crcfifo_dataout[17] ^ |         | 0.075 | 0.001 |   1.453 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[11]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.453
= Slack Time                    0.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.697 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.727 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.770 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.891 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.935 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.968 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.996 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.230 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.315 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.723 | 
     | U1166                   | C ^ -> Y v         | AOI22X1 | 0.184 | 0.305 |   1.330 |    2.028 | 
     | U880                    | A v -> Y v         | BUFX2   | 0.040 | 0.069 |   1.399 |    2.096 | 
     | U1167                   | A v -> Y ^         | NAND2X1 | 0.060 | 0.053 |   1.452 |    2.150 | 
     |                         | pfifo_datain[11] ^ |         | 0.060 | 0.000 |   1.453 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[28]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.452
= Slack Time                    0.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.698 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.727 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.072 |    0.770 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.892 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.936 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.969 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.996 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.231 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.617 |    1.315 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.723 | 
     | U1136                   | C ^ -> Y v            | AOI22X1 | 0.189 | 0.299 |   1.324 |    2.022 | 
     | U911                    | A v -> Y v            | BUFX2   | 0.043 | 0.070 |   1.394 |    2.092 | 
     | U1137                   | A v -> Y ^            | NAND2X1 | 0.063 | 0.057 |   1.452 |    2.150 | 
     |                         | crcfifo_dataout[28] ^ |         | 0.063 | 0.000 |   1.452 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[5]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.451
= Slack Time                    0.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.120 |       |   0.000 |    0.699 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.052 | 0.029 |   0.029 |    0.728 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.041 | 0.043 |   0.073 |    0.771 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.017 | 0.121 |   0.194 |    0.893 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.023 | 0.044 |   0.238 |    0.937 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.031 | 0.033 |   0.271 |    0.970 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.997 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.395 | 0.235 |   0.533 |    1.232 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.172 | 0.085 |   0.618 |    1.316 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.752 | 0.408 |   1.025 |    1.724 | 
     | U1154                   | C ^ -> Y v        | AOI22X1 | 0.184 | 0.305 |   1.330 |    2.029 | 
     | U886                    | A v -> Y v        | BUFX2   | 0.040 | 0.069 |   1.399 |    2.098 | 
     | U1155                   | A v -> Y ^        | NAND2X1 | 0.056 | 0.052 |   1.451 |    2.150 | 
     |                         | pfifo_datain[5] ^ |         | 0.056 | 0.000 |   1.451 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[30]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.450
= Slack Time                    0.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.699 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.729 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.072 |    0.772 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.893 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.937 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.970 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.998 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.232 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.617 |    1.317 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.725 | 
     | U1140                   | C ^ -> Y v            | AOI22X1 | 0.189 | 0.298 |   1.324 |    2.023 | 
     | U909                    | A v -> Y v            | BUFX2   | 0.045 | 0.072 |   1.395 |    2.095 | 
     | U1141                   | A v -> Y ^            | NAND2X1 | 0.059 | 0.055 |   1.450 |    2.150 | 
     |                         | crcfifo_dataout[30] ^ |         | 0.059 | 0.000 |   1.450 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[29]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.450
= Slack Time                    0.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.700 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.729 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.772 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.893 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.937 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.970 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.998 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.232 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.317 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.725 | 
     | U1202                   | C ^ -> Y v         | AOI22X1 | 0.179 | 0.296 |   1.321 |    2.021 | 
     | U862                    | A v -> Y v         | BUFX2   | 0.038 | 0.069 |   1.390 |    2.089 | 
     | U1203                   | A v -> Y ^         | NAND2X1 | 0.072 | 0.060 |   1.449 |    2.149 | 
     |                         | pfifo_datain[29] ^ |         | 0.072 | 0.001 |   1.450 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[22]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.450
= Slack Time                    0.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.700 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.729 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.072 |    0.773 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.894 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.938 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.971 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    0.998 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.233 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.617 |    1.318 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.726 | 
     | U1124                   | C ^ -> Y v            | AOI22X1 | 0.189 | 0.280 |   1.305 |    2.005 | 
     | U917                    | A v -> Y v            | BUFX2   | 0.043 | 0.070 |   1.375 |    2.076 | 
     | U1125                   | A v -> Y ^            | NAND2X1 | 0.090 | 0.073 |   1.449 |    2.149 | 
     |                         | crcfifo_dataout[22] ^ |         | 0.090 | 0.001 |   1.450 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[3]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.449
= Slack Time                    0.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.120 |       |   0.000 |    0.701 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.052 | 0.029 |   0.029 |    0.731 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.041 | 0.043 |   0.072 |    0.774 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.017 | 0.121 |   0.194 |    0.895 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.023 | 0.044 |   0.238 |    0.939 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.031 | 0.033 |   0.271 |    0.972 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.000 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.395 | 0.235 |   0.533 |    1.234 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.172 | 0.085 |   0.617 |    1.319 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.752 | 0.408 |   1.025 |    1.727 | 
     | U1150                   | C ^ -> Y v        | AOI22X1 | 0.184 | 0.303 |   1.329 |    2.030 | 
     | U888                    | A v -> Y v        | BUFX2   | 0.041 | 0.070 |   1.398 |    2.100 | 
     | U1151                   | A v -> Y ^        | NAND2X1 | 0.053 | 0.050 |   1.448 |    2.150 | 
     |                         | pfifo_datain[3] ^ |         | 0.053 | 0.000 |   1.449 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[25]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.448
= Slack Time                    0.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.702 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.731 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.774 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.896 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.940 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.973 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.000 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.235 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.319 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.727 | 
     | U1194                   | C ^ -> Y v         | AOI22X1 | 0.179 | 0.302 |   1.327 |    2.029 | 
     | U866                    | A v -> Y v         | BUFX2   | 0.038 | 0.069 |   1.396 |    2.098 | 
     | U1195                   | A v -> Y ^         | NAND2X1 | 0.059 | 0.051 |   1.448 |    2.150 | 
     |                         | pfifo_datain[25] ^ |         | 0.059 | 0.000 |   1.448 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[17]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.448
= Slack Time                    0.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.702 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.732 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.775 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.896 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.940 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.973 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.001 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.235 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.320 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.728 | 
     | U1178                   | C ^ -> Y v         | AOI22X1 | 0.202 | 0.293 |   1.319 |    2.021 | 
     | U874                    | A v -> Y v         | BUFX2   | 0.054 | 0.075 |   1.394 |    2.096 | 
     | U1179                   | A v -> Y ^         | NAND2X1 | 0.056 | 0.054 |   1.447 |    2.150 | 
     |                         | pfifo_datain[17] ^ |         | 0.056 | 0.000 |   1.448 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[27]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.446
= Slack Time                    0.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.704 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.733 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.072 |    0.776 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.897 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.941 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.974 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.002 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.237 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.617 |    1.321 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.729 | 
     | U1134                   | C ^ -> Y v            | AOI22X1 | 0.192 | 0.292 |   1.317 |    2.021 | 
     | U912                    | A v -> Y v            | BUFX2   | 0.047 | 0.073 |   1.391 |    2.095 | 
     | U1135                   | A v -> Y ^            | NAND2X1 | 0.059 | 0.055 |   1.446 |    2.150 | 
     |                         | crcfifo_dataout[27] ^ |         | 0.059 | 0.000 |   1.446 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[9]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.446
= Slack Time                    0.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.120 |       |   0.000 |    0.704 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.052 | 0.029 |   0.029 |    0.733 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.041 | 0.043 |   0.072 |    0.777 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.017 | 0.121 |   0.194 |    0.898 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.023 | 0.044 |   0.238 |    0.942 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.031 | 0.033 |   0.271 |    0.975 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.002 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.395 | 0.235 |   0.533 |    1.237 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.172 | 0.085 |   0.618 |    1.322 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.752 | 0.408 |   1.025 |    1.729 | 
     | U1162                   | C ^ -> Y v        | AOI22X1 | 0.186 | 0.305 |   1.331 |    2.035 | 
     | U882                    | A v -> Y v        | BUFX2   | 0.042 | 0.071 |   1.401 |    2.106 | 
     | U1163                   | A v -> Y ^        | NAND2X1 | 0.044 | 0.044 |   1.446 |    2.150 | 
     |                         | pfifo_datain[9] ^ |         | 0.044 | 0.000 |   1.446 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[54]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.445
= Slack Time                    0.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.705 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.734 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.777 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.899 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.943 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.976 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.003 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.238 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.322 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.730 | 
     | U1252                   | C ^ -> Y v         | AOI22X1 | 0.187 | 0.299 |   1.324 |    2.029 | 
     | U837                    | A v -> Y v         | BUFX2   | 0.042 | 0.070 |   1.394 |    2.099 | 
     | U1253                   | A v -> Y ^         | NAND2X1 | 0.056 | 0.051 |   1.445 |    2.150 | 
     |                         | pfifo_datain[54] ^ |         | 0.056 | 0.000 |   1.445 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[23]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.445
= Slack Time                    0.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.705 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.734 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.778 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.899 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.943 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.976 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.003 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.238 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.323 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.730 | 
     | U1190                   | C ^ -> Y v         | AOI22X1 | 0.193 | 0.297 |   1.323 |    2.028 | 
     | U868                    | A v -> Y v         | BUFX2   | 0.047 | 0.072 |   1.395 |    2.100 | 
     | U1191                   | A v -> Y ^         | NAND2X1 | 0.053 | 0.050 |   1.444 |    2.150 | 
     |                         | pfifo_datain[23] ^ |         | 0.053 | 0.000 |   1.445 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[33]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.444
= Slack Time                    0.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.706 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.735 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.778 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.899 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.943 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.976 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.004 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.239 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.323 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.731 | 
     | U1210                   | C ^ -> Y v         | AOI22X1 | 0.183 | 0.302 |   1.328 |    2.033 | 
     | U858                    | A v -> Y v         | BUFX2   | 0.039 | 0.068 |   1.396 |    2.102 | 
     | U1211                   | A v -> Y ^         | NAND2X1 | 0.051 | 0.048 |   1.444 |    2.150 | 
     |                         | pfifo_datain[33] ^ |         | 0.051 | 0.000 |   1.444 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[16]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.443
= Slack Time                    0.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.707 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.736 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.779 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.900 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.944 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.977 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.005 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.239 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.324 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.732 | 
     | U1176                   | C ^ -> Y v         | AOI22X1 | 0.183 | 0.304 |   1.329 |    2.036 | 
     | U875                    | A v -> Y v         | BUFX2   | 0.040 | 0.069 |   1.398 |    2.105 | 
     | U1177                   | A v -> Y ^         | NAND2X1 | 0.048 | 0.045 |   1.443 |    2.150 | 
     |                         | pfifo_datain[16] ^ |         | 0.048 | 0.000 |   1.443 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[53]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.443
= Slack Time                    0.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.707 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.736 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.779 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.900 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.944 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.977 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.005 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.239 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.617 |    1.324 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.732 | 
     | U1250                   | C ^ -> Y v         | AOI22X1 | 0.184 | 0.293 |   1.318 |    2.025 | 
     | U838                    | A v -> Y v         | BUFX2   | 0.042 | 0.072 |   1.390 |    2.096 | 
     | U1251                   | A v -> Y ^         | NAND2X1 | 0.058 | 0.053 |   1.443 |    2.150 | 
     |                         | pfifo_datain[53] ^ |         | 0.058 | 0.000 |   1.443 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[58]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.443
= Slack Time                    0.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.707 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.736 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.780 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.901 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.945 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.978 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.005 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.240 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.325 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.733 | 
     | U1260                   | C ^ -> Y v         | AOI22X1 | 0.193 | 0.293 |   1.318 |    2.025 | 
     | U833                    | A v -> Y v         | BUFX2   | 0.049 | 0.075 |   1.394 |    2.101 | 
     | U1261                   | A v -> Y ^         | NAND2X1 | 0.050 | 0.049 |   1.443 |    2.150 | 
     |                         | pfifo_datain[58] ^ |         | 0.050 | 0.000 |   1.443 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[32]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.442
= Slack Time                    0.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.708 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.737 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.781 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.902 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.946 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.979 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.006 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.241 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.326 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.733 | 
     | U1208                   | C ^ -> Y v         | AOI22X1 | 0.179 | 0.303 |   1.328 |    2.036 | 
     | U859                    | A v -> Y v         | BUFX2   | 0.037 | 0.068 |   1.396 |    2.104 | 
     | U1209                   | A v -> Y ^         | NAND2X1 | 0.050 | 0.046 |   1.442 |    2.150 | 
     |                         | pfifo_datain[32] ^ |         | 0.050 | 0.000 |   1.442 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[59]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.441
= Slack Time                    0.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.709 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.738 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.781 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.902 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.946 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.979 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.007 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.242 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.326 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.734 | 
     | U1262                   | C ^ -> Y v         | AOI22X1 | 0.189 | 0.287 |   1.312 |    2.021 | 
     | U832                    | A v -> Y v         | BUFX2   | 0.049 | 0.077 |   1.389 |    2.098 | 
     | U1263                   | A v -> Y ^         | NAND2X1 | 0.055 | 0.052 |   1.441 |    2.150 | 
     |                         | pfifo_datain[59] ^ |         | 0.055 | 0.000 |   1.441 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[12]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.441
= Slack Time                    0.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.709 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.738 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.782 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.903 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.947 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.980 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.007 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.242 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.327 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.734 | 
     | U1168                   | C ^ -> Y v         | AOI22X1 | 0.182 | 0.303 |   1.329 |    2.038 | 
     | U879                    | A v -> Y v         | BUFX2   | 0.038 | 0.068 |   1.397 |    2.106 | 
     | U1169                   | A v -> Y ^         | NAND2X1 | 0.046 | 0.044 |   1.441 |    2.150 | 
     |                         | pfifo_datain[12] ^ |         | 0.046 | 0.000 |   1.441 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[21]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.441
= Slack Time                    0.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.709 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.739 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.782 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.903 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.947 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.980 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.008 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.242 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.327 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.735 | 
     | U1186                   | C ^ -> Y v         | AOI22X1 | 0.176 | 0.295 |   1.321 |    2.030 | 
     | U870                    | A v -> Y v         | BUFX2   | 0.037 | 0.068 |   1.388 |    2.098 | 
     | U1187                   | A v -> Y ^         | NAND2X1 | 0.060 | 0.052 |   1.440 |    2.150 | 
     |                         | pfifo_datain[21] ^ |         | 0.060 | 0.000 |   1.441 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[30]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.439
= Slack Time                    0.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.711 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.740 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.073 |    0.783 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.904 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.948 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.981 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.009 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.244 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.328 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.736 | 
     | U1204                   | C ^ -> Y v         | AOI22X1 | 0.174 | 0.291 |   1.316 |    2.027 | 
     | U861                    | A v -> Y v         | BUFX2   | 0.036 | 0.067 |   1.383 |    2.094 | 
     | U1205                   | A v -> Y ^         | NAND2X1 | 0.065 | 0.056 |   1.439 |    2.149 | 
     |                         | pfifo_datain[30] ^ |         | 0.065 | 0.001 |   1.439 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[23]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.436
= Slack Time                    0.714
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.120 |       |   0.000 |    0.714 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.052 | 0.029 |   0.029 |    0.743 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.041 | 0.043 |   0.072 |    0.787 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.017 | 0.121 |   0.194 |    0.908 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.023 | 0.044 |   0.238 |    0.952 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.031 | 0.033 |   0.271 |    0.985 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.012 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.395 | 0.235 |   0.533 |    1.247 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.172 | 0.085 |   0.617 |    1.332 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.752 | 0.408 |   1.025 |    1.739 | 
     | U1126                   | C ^ -> Y v            | AOI22X1 | 0.179 | 0.288 |   1.314 |    2.028 | 
     | U916                    | A v -> Y v            | BUFX2   | 0.038 | 0.069 |   1.383 |    2.097 | 
     | U1127                   | A v -> Y ^            | NAND2X1 | 0.060 | 0.052 |   1.435 |    2.150 | 
     |                         | crcfifo_dataout[23] ^ |         | 0.060 | 0.000 |   1.436 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[63]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.434
= Slack Time                    0.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.716 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.745 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.788 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.909 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.953 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.986 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.014 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.248 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.333 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.741 | 
     | U1270                   | C ^ -> Y v         | AOI22X1 | 0.182 | 0.287 |   1.312 |    2.028 | 
     | U828                    | A v -> Y v         | BUFX2   | 0.039 | 0.069 |   1.381 |    2.097 | 
     | U1271                   | A v -> Y ^         | NAND2X1 | 0.060 | 0.053 |   1.434 |    2.149 | 
     |                         | pfifo_datain[63] ^ |         | 0.060 | 0.001 |   1.434 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[6]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.433
= Slack Time                    0.717
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.120 |       |   0.000 |    0.717 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.052 | 0.029 |   0.029 |    0.746 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.041 | 0.043 |   0.072 |    0.789 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.017 | 0.121 |   0.194 |    0.910 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.023 | 0.044 |   0.238 |    0.954 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.031 | 0.033 |   0.271 |    0.987 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.015 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.395 | 0.235 |   0.533 |    1.249 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.172 | 0.085 |   0.617 |    1.334 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.752 | 0.408 |   1.025 |    1.742 | 
     | U1156                   | C ^ -> Y v        | AOI22X1 | 0.178 | 0.303 |   1.328 |    2.045 | 
     | U885                    | A v -> Y v        | BUFX2   | 0.037 | 0.067 |   1.396 |    2.112 | 
     | U1157                   | A v -> Y ^        | NAND2X1 | 0.039 | 0.038 |   1.433 |    2.150 | 
     |                         | pfifo_datain[6] ^ |         | 0.039 | 0.000 |   1.433 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[31]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.431
= Slack Time                    0.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.120 |       |   0.000 |    0.719 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.052 | 0.029 |   0.029 |    0.748 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.041 | 0.043 |   0.072 |    0.791 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.017 | 0.121 |   0.194 |    0.912 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.023 | 0.044 |   0.238 |    0.956 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.031 | 0.033 |   0.271 |    0.989 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.049 | 0.028 |   0.298 |    1.017 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.395 | 0.235 |   0.533 |    1.252 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.172 | 0.085 |   0.618 |    1.336 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.752 | 0.408 |   1.025 |    1.744 | 
     | U1206                   | C ^ -> Y v         | AOI22X1 | 0.186 | 0.285 |   1.310 |    2.029 | 
     | U860                    | A v -> Y v         | BUFX2   | 0.044 | 0.072 |   1.382 |    2.101 | 
     | U1207                   | A v -> Y ^         | NAND2X1 | 0.052 | 0.049 |   1.431 |    2.150 | 
     |                         | pfifo_datain[31] ^ |         | 0.052 | 0.000 |   1.431 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 

