// Seed: 171639247
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    input tri0 id_8,
    input tri id_9,
    input wire id_10
);
  wire id_12;
  assign id_2 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input wire id_15,
    output tri id_16,
    output tri id_17,
    input uwire id_18,
    output tri0 id_19,
    input wor id_20,
    output tri0 id_21,
    input wire id_22
);
  module_0(
      id_19, id_11, id_19, id_20, id_11, id_0, id_13, id_19, id_18, id_9, id_11
  );
endmodule
