library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity comparador is
port (  
		A:IN STD_LOGIC_VECTOR(0 to 15); -- primeira entrada
      B:IN STD_LOGIC_VECTOR(0 to 15); -- segunda entrada
      GT:OUT STD_LOGIC);					 -- saÃ­da A > B 

end comparador;

architecture dataflow of comparador is

begin
	with A > B select

	GT <=   '1' when true,
           '0' when others;

end dataflow;