{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 01:29:49 2017 " "Info: Processing started: Fri Jun 02 01:29:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100 " "Info: Assuming node \"clk100\" is an undefined clock" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "OV7670_PCLK " "Info: Assuming node \"OV7670_PCLK\" is an undefined clock" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_PCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk25 " "Info: Detected ripple clock \"clk25\" as buffer" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk50 " "Info: Detected ripple clock \"clk50\" as buffer" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100 register vga:Inst_vga\|cnt\[31\] register vga:Inst_vga\|vSum\[31\] 4.96 MHz 201.597 ns Internal " "Info: Clock \"clk100\" has Internal fmax of 4.96 MHz between source register \"vga:Inst_vga\|cnt\[31\]\" and destination register \"vga:Inst_vga\|vSum\[31\]\" (period= 201.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "201.364 ns + Longest register register " "Info: + Longest register to register delay is 201.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:Inst_vga\|cnt\[31\] 1 REG LCFF_X51_Y29_N31 125 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y29_N31; Fanout = 125; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.370 ns) 1.672 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30 2 COMB LCCOMB_X51_Y26_N0 4 " "Info: 2: + IC(1.302 ns) + CELL(0.370 ns) = 1.672 ns; Loc. = LCCOMB_X51_Y26_N0; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.621 ns) 3.423 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62 3 COMB LCCOMB_X50_Y30_N2 2 " "Info: 3: + IC(1.130 ns) + CELL(0.621 ns) = 3.423 ns; Loc. = LCCOMB_X50_Y30_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.509 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64 4 COMB LCCOMB_X50_Y30_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.509 ns; Loc. = LCCOMB_X50_Y30_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.595 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66 5 COMB LCCOMB_X50_Y30_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.595 ns; Loc. = LCCOMB_X50_Y30_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.681 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68 6 COMB LCCOMB_X50_Y30_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.681 ns; Loc. = LCCOMB_X50_Y30_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.767 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70 7 COMB LCCOMB_X50_Y30_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.767 ns; Loc. = LCCOMB_X50_Y30_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.853 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72 8 COMB LCCOMB_X50_Y30_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.853 ns; Loc. = LCCOMB_X50_Y30_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.043 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74 9 COMB LCCOMB_X50_Y30_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 4.043 ns; Loc. = LCCOMB_X50_Y30_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.129 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76 10 COMB LCCOMB_X50_Y30_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.129 ns; Loc. = LCCOMB_X50_Y30_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.215 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78 11 COMB LCCOMB_X50_Y30_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.215 ns; Loc. = LCCOMB_X50_Y30_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.301 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80 12 COMB LCCOMB_X50_Y30_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.301 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.387 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82 13 COMB LCCOMB_X50_Y30_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.387 ns; Loc. = LCCOMB_X50_Y30_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.473 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84 14 COMB LCCOMB_X50_Y30_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.473 ns; Loc. = LCCOMB_X50_Y30_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.559 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86 15 COMB LCCOMB_X50_Y30_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.559 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.645 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88 16 COMB LCCOMB_X50_Y30_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.645 ns; Loc. = LCCOMB_X50_Y30_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 4.820 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90 17 COMB LCCOMB_X50_Y30_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 4.820 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.906 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92 18 COMB LCCOMB_X50_Y29_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 4.906 ns; Loc. = LCCOMB_X50_Y29_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.992 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94 19 COMB LCCOMB_X50_Y29_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 4.992 ns; Loc. = LCCOMB_X50_Y29_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.078 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96 20 COMB LCCOMB_X50_Y29_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.078 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.164 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98 21 COMB LCCOMB_X50_Y29_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.164 ns; Loc. = LCCOMB_X50_Y29_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.250 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100 22 COMB LCCOMB_X50_Y29_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.250 ns; Loc. = LCCOMB_X50_Y29_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.336 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102 23 COMB LCCOMB_X50_Y29_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 5.336 ns; Loc. = LCCOMB_X50_Y29_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.422 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104 24 COMB LCCOMB_X50_Y29_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 5.422 ns; Loc. = LCCOMB_X50_Y29_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.612 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106 25 COMB LCCOMB_X50_Y29_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 5.612 ns; Loc. = LCCOMB_X50_Y29_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.698 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108 26 COMB LCCOMB_X50_Y29_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 5.698 ns; Loc. = LCCOMB_X50_Y29_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.784 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110 27 COMB LCCOMB_X50_Y29_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 5.784 ns; Loc. = LCCOMB_X50_Y29_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.870 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112 28 COMB LCCOMB_X50_Y29_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 5.870 ns; Loc. = LCCOMB_X50_Y29_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.956 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114 29 COMB LCCOMB_X50_Y29_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 5.956 ns; Loc. = LCCOMB_X50_Y29_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.042 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116 30 COMB LCCOMB_X50_Y29_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 6.042 ns; Loc. = LCCOMB_X50_Y29_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.128 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118 31 COMB LCCOMB_X50_Y29_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 6.128 ns; Loc. = LCCOMB_X50_Y29_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.634 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~119 32 COMB LCCOMB_X50_Y29_N28 7 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 6.634 ns; Loc. = LCCOMB_X50_Y29_N28; Fanout = 7; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~119'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~119 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.624 ns) 8.319 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\] 33 COMB LCCOMB_X48_Y29_N18 34 " "Info: 33: + IC(1.061 ns) + CELL(0.624 ns) = 8.319 ns; Loc. = LCCOMB_X48_Y29_N18; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~119 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 8.906 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\] 34 COMB LCCOMB_X48_Y29_N28 33 " "Info: 34: + IC(0.381 ns) + CELL(0.206 ns) = 8.906 ns; Loc. = LCCOMB_X48_Y29_N28; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 9.472 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\] 35 COMB LCCOMB_X48_Y29_N30 30 " "Info: 35: + IC(0.360 ns) + CELL(0.206 ns) = 9.472 ns; Loc. = LCCOMB_X48_Y29_N30; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.206 ns) 11.968 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\] 36 COMB LCCOMB_X35_Y26_N22 27 " "Info: 36: + IC(2.290 ns) + CELL(0.206 ns) = 11.968 ns; Loc. = LCCOMB_X35_Y26_N22; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.206 ns) 13.227 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\] 37 COMB LCCOMB_X32_Y26_N26 23 " "Info: 37: + IC(1.053 ns) + CELL(0.206 ns) = 13.227 ns; Loc. = LCCOMB_X32_Y26_N26; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 13.819 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\] 38 COMB LCCOMB_X32_Y26_N20 21 " "Info: 38: + IC(0.386 ns) + CELL(0.206 ns) = 13.819 ns; Loc. = LCCOMB_X32_Y26_N20; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.206 ns) 16.518 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\] 39 COMB LCCOMB_X49_Y28_N0 16 " "Info: 39: + IC(2.493 ns) + CELL(0.206 ns) = 16.518 ns; Loc. = LCCOMB_X49_Y28_N0; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 17.107 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\] 40 COMB LCCOMB_X49_Y28_N2 14 " "Info: 40: + IC(0.383 ns) + CELL(0.206 ns) = 17.107 ns; Loc. = LCCOMB_X49_Y28_N2; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.206 ns) 18.594 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\] 41 COMB LCCOMB_X48_Y32_N0 7 " "Info: 41: + IC(1.281 ns) + CELL(0.206 ns) = 18.594 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 7; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 19.185 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2048 42 COMB LCCOMB_X48_Y32_N10 2 " "Info: 42: + IC(0.385 ns) + CELL(0.206 ns) = 19.185 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2048'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 19.764 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4 43 COMB LCCOMB_X48_Y32_N12 4 " "Info: 43: + IC(0.373 ns) + CELL(0.206 ns) = 19.764 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 } "NODE_NAME" } } { "db/add_sub_mkc.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/add_sub_mkc.tdf" 30 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 20.348 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2050 44 COMB LCCOMB_X48_Y32_N2 3 " "Info: 44: + IC(0.378 ns) + CELL(0.206 ns) = 20.348 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2050'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 21.321 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3 45 COMB LCCOMB_X48_Y32_N22 2 " "Info: 45: + IC(0.377 ns) + CELL(0.596 ns) = 21.321 ns; Loc. = LCCOMB_X48_Y32_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.407 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5 46 COMB LCCOMB_X48_Y32_N24 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 21.407 ns; Loc. = LCCOMB_X48_Y32_N24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.913 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6 47 COMB LCCOMB_X48_Y32_N26 6 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 21.913 ns; Loc. = LCCOMB_X48_Y32_N26; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 22.500 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2053 48 COMB LCCOMB_X48_Y32_N18 3 " "Info: 48: + IC(0.381 ns) + CELL(0.206 ns) = 22.500 ns; Loc. = LCCOMB_X48_Y32_N18; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2053'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.596 ns) 23.793 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3 49 COMB LCCOMB_X47_Y32_N20 2 " "Info: 49: + IC(0.697 ns) + CELL(0.596 ns) = 23.793 ns; Loc. = LCCOMB_X47_Y32_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.879 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5 50 COMB LCCOMB_X47_Y32_N22 2 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 23.879 ns; Loc. = LCCOMB_X47_Y32_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.965 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7 51 COMB LCCOMB_X47_Y32_N24 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 23.965 ns; Loc. = LCCOMB_X47_Y32_N24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.471 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8 52 COMB LCCOMB_X47_Y32_N26 7 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 24.471 ns; Loc. = LCCOMB_X47_Y32_N26; Fanout = 7; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.624 ns) 25.803 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[99\]~2054 53 COMB LCCOMB_X48_Y32_N28 3 " "Info: 53: + IC(0.708 ns) + CELL(0.624 ns) = 25.803 ns; Loc. = LCCOMB_X48_Y32_N28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[99\]~2054'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[99]~2054 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.596 ns) 27.106 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9 54 COMB LCCOMB_X47_Y32_N10 1 " "Info: 54: + IC(0.707 ns) + CELL(0.596 ns) = 27.106 ns; Loc. = LCCOMB_X47_Y32_N10; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[99]~2054 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.612 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10 55 COMB LCCOMB_X47_Y32_N12 8 " "Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 27.612 ns; Loc. = LCCOMB_X47_Y32_N12; Fanout = 8; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.206 ns) 28.910 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[128\]~2062 56 COMB LCCOMB_X47_Y31_N26 3 " "Info: 56: + IC(1.092 ns) + CELL(0.206 ns) = 28.910 ns; Loc. = LCCOMB_X47_Y31_N26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[128\]~2062'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~2062 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.596 ns) 29.876 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[1\]~3 57 COMB LCCOMB_X47_Y31_N12 2 " "Info: 57: + IC(0.370 ns) + CELL(0.596 ns) = 29.876 ns; Loc. = LCCOMB_X47_Y31_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~2062 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 30.066 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5 58 COMB LCCOMB_X47_Y31_N14 2 " "Info: 58: + IC(0.000 ns) + CELL(0.190 ns) = 30.066 ns; Loc. = LCCOMB_X47_Y31_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.152 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7 59 COMB LCCOMB_X47_Y31_N16 2 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 30.152 ns; Loc. = LCCOMB_X47_Y31_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.238 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9 60 COMB LCCOMB_X47_Y31_N18 2 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 30.238 ns; Loc. = LCCOMB_X47_Y31_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.324 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11 61 COMB LCCOMB_X47_Y31_N20 1 " "Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 30.324 ns; Loc. = LCCOMB_X47_Y31_N20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.830 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12 62 COMB LCCOMB_X47_Y31_N22 9 " "Info: 62: + IC(0.000 ns) + CELL(0.506 ns) = 30.830 ns; Loc. = LCCOMB_X47_Y31_N22; Fanout = 9; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.206 ns) 31.447 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2068 63 COMB LCCOMB_X47_Y31_N30 3 " "Info: 63: + IC(0.411 ns) + CELL(0.206 ns) = 31.447 ns; Loc. = LCCOMB_X47_Y31_N30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2068'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.596 ns) 33.163 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3 64 COMB LCCOMB_X47_Y27_N2 2 " "Info: 64: + IC(1.120 ns) + CELL(0.596 ns) = 33.163 ns; Loc. = LCCOMB_X47_Y27_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.249 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5 65 COMB LCCOMB_X47_Y27_N4 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 33.249 ns; Loc. = LCCOMB_X47_Y27_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.335 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7 66 COMB LCCOMB_X47_Y27_N6 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 33.335 ns; Loc. = LCCOMB_X47_Y27_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.421 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9 67 COMB LCCOMB_X47_Y27_N8 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 33.421 ns; Loc. = LCCOMB_X47_Y27_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.507 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11 68 COMB LCCOMB_X47_Y27_N10 2 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 33.507 ns; Loc. = LCCOMB_X47_Y27_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.593 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13 69 COMB LCCOMB_X47_Y27_N12 1 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 33.593 ns; Loc. = LCCOMB_X47_Y27_N12; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 34.099 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14 70 COMB LCCOMB_X47_Y27_N14 10 " "Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 34.099 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 10; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.206 ns) 34.907 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[194\]~2073 71 COMB LCCOMB_X47_Y27_N20 3 " "Info: 71: + IC(0.602 ns) + CELL(0.206 ns) = 34.907 ns; Loc. = LCCOMB_X47_Y27_N20; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[194\]~2073'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[194]~2073 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.621 ns) 36.259 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7 72 COMB LCCOMB_X48_Y27_N12 2 " "Info: 72: + IC(0.731 ns) + CELL(0.621 ns) = 36.259 ns; Loc. = LCCOMB_X48_Y27_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[194]~2073 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 36.449 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9 73 COMB LCCOMB_X48_Y27_N14 2 " "Info: 73: + IC(0.000 ns) + CELL(0.190 ns) = 36.449 ns; Loc. = LCCOMB_X48_Y27_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.535 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11 74 COMB LCCOMB_X48_Y27_N16 2 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 36.535 ns; Loc. = LCCOMB_X48_Y27_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.621 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13 75 COMB LCCOMB_X48_Y27_N18 2 " "Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 36.621 ns; Loc. = LCCOMB_X48_Y27_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.707 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15 76 COMB LCCOMB_X48_Y27_N20 1 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 36.707 ns; Loc. = LCCOMB_X48_Y27_N20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 37.213 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16 77 COMB LCCOMB_X48_Y27_N22 11 " "Info: 77: + IC(0.000 ns) + CELL(0.506 ns) = 37.213 ns; Loc. = LCCOMB_X48_Y27_N22; Fanout = 11; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 38.653 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[231\]~2076 78 COMB LCCOMB_X50_Y27_N24 3 " "Info: 78: + IC(1.070 ns) + CELL(0.370 ns) = 38.653 ns; Loc. = LCCOMB_X50_Y27_N24; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[231\]~2076'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[231]~2076 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.596 ns) 39.926 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17 79 COMB LCCOMB_X49_Y27_N22 1 " "Info: 79: + IC(0.677 ns) + CELL(0.596 ns) = 39.926 ns; Loc. = LCCOMB_X49_Y27_N22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[231]~2076 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 40.432 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18 80 COMB LCCOMB_X49_Y27_N24 12 " "Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 40.432 ns; Loc. = LCCOMB_X49_Y27_N24; Fanout = 12; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.366 ns) 41.216 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[257\]~2091 81 COMB LCCOMB_X49_Y27_N30 3 " "Info: 81: + IC(0.418 ns) + CELL(0.366 ns) = 41.216 ns; Loc. = LCCOMB_X49_Y27_N30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[257\]~2091'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[257]~2091 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.621 ns) 43.031 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5 82 COMB LCCOMB_X50_Y28_N12 2 " "Info: 82: + IC(1.194 ns) + CELL(0.621 ns) = 43.031 ns; Loc. = LCCOMB_X50_Y28_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[257]~2091 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 43.221 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7 83 COMB LCCOMB_X50_Y28_N14 2 " "Info: 83: + IC(0.000 ns) + CELL(0.190 ns) = 43.221 ns; Loc. = LCCOMB_X50_Y28_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.307 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9 84 COMB LCCOMB_X50_Y28_N16 2 " "Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 43.307 ns; Loc. = LCCOMB_X50_Y28_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.393 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11 85 COMB LCCOMB_X50_Y28_N18 2 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 43.393 ns; Loc. = LCCOMB_X50_Y28_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.479 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13 86 COMB LCCOMB_X50_Y28_N20 2 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 43.479 ns; Loc. = LCCOMB_X50_Y28_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.565 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15 87 COMB LCCOMB_X50_Y28_N22 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 43.565 ns; Loc. = LCCOMB_X50_Y28_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.651 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17 88 COMB LCCOMB_X50_Y28_N24 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 43.651 ns; Loc. = LCCOMB_X50_Y28_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.737 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19 89 COMB LCCOMB_X50_Y28_N26 1 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 43.737 ns; Loc. = LCCOMB_X50_Y28_N26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.243 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20 90 COMB LCCOMB_X50_Y28_N28 13 " "Info: 90: + IC(0.000 ns) + CELL(0.506 ns) = 44.243 ns; Loc. = LCCOMB_X50_Y28_N28; Fanout = 13; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.206 ns) 45.578 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[288\]~2102 91 COMB LCCOMB_X49_Y26_N28 3 " "Info: 91: + IC(1.129 ns) + CELL(0.206 ns) = 45.578 ns; Loc. = LCCOMB_X49_Y26_N28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[288\]~2102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2102 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.596 ns) 47.316 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[1\]~3 92 COMB LCCOMB_X49_Y28_N10 2 " "Info: 92: + IC(1.142 ns) + CELL(0.596 ns) = 47.316 ns; Loc. = LCCOMB_X49_Y28_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2102 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.402 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5 93 COMB LCCOMB_X49_Y28_N12 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 47.402 ns; Loc. = LCCOMB_X49_Y28_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 47.592 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7 94 COMB LCCOMB_X49_Y28_N14 2 " "Info: 94: + IC(0.000 ns) + CELL(0.190 ns) = 47.592 ns; Loc. = LCCOMB_X49_Y28_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.678 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9 95 COMB LCCOMB_X49_Y28_N16 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 47.678 ns; Loc. = LCCOMB_X49_Y28_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.764 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11 96 COMB LCCOMB_X49_Y28_N18 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 47.764 ns; Loc. = LCCOMB_X49_Y28_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.850 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13 97 COMB LCCOMB_X49_Y28_N20 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 47.850 ns; Loc. = LCCOMB_X49_Y28_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.936 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15 98 COMB LCCOMB_X49_Y28_N22 2 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 47.936 ns; Loc. = LCCOMB_X49_Y28_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.022 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17 99 COMB LCCOMB_X49_Y28_N24 2 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 48.022 ns; Loc. = LCCOMB_X49_Y28_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.108 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19 100 COMB LCCOMB_X49_Y28_N26 2 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 48.108 ns; Loc. = LCCOMB_X49_Y28_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.194 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21 101 COMB LCCOMB_X49_Y28_N28 1 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 48.194 ns; Loc. = LCCOMB_X49_Y28_N28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 48.700 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22 102 COMB LCCOMB_X49_Y28_N30 14 " "Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 48.700 ns; Loc. = LCCOMB_X49_Y28_N30; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.206 ns) 50.438 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[320\]~2113 103 COMB LCCOMB_X50_Y26_N10 3 " "Info: 103: + IC(1.532 ns) + CELL(0.206 ns) = 50.438 ns; Loc. = LCCOMB_X50_Y26_N10; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[320\]~2113'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~2113 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.596 ns) 51.714 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[1\]~3 104 COMB LCCOMB_X49_Y26_N2 2 " "Info: 104: + IC(0.680 ns) + CELL(0.596 ns) = 51.714 ns; Loc. = LCCOMB_X49_Y26_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~2113 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 51.800 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[2\]~5 105 COMB LCCOMB_X49_Y26_N4 2 " "Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 51.800 ns; Loc. = LCCOMB_X49_Y26_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 51.886 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[3\]~7 106 COMB LCCOMB_X49_Y26_N6 2 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 51.886 ns; Loc. = LCCOMB_X49_Y26_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 51.972 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~9 107 COMB LCCOMB_X49_Y26_N8 2 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 51.972 ns; Loc. = LCCOMB_X49_Y26_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.058 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11 108 COMB LCCOMB_X49_Y26_N10 2 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 52.058 ns; Loc. = LCCOMB_X49_Y26_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.144 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13 109 COMB LCCOMB_X49_Y26_N12 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 52.144 ns; Loc. = LCCOMB_X49_Y26_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 52.334 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15 110 COMB LCCOMB_X49_Y26_N14 2 " "Info: 110: + IC(0.000 ns) + CELL(0.190 ns) = 52.334 ns; Loc. = LCCOMB_X49_Y26_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.420 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17 111 COMB LCCOMB_X49_Y26_N16 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 52.420 ns; Loc. = LCCOMB_X49_Y26_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.506 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19 112 COMB LCCOMB_X49_Y26_N18 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 52.506 ns; Loc. = LCCOMB_X49_Y26_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.592 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21 113 COMB LCCOMB_X49_Y26_N20 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 52.592 ns; Loc. = LCCOMB_X49_Y26_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.678 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23 114 COMB LCCOMB_X49_Y26_N22 1 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 52.678 ns; Loc. = LCCOMB_X49_Y26_N22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 53.184 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24 115 COMB LCCOMB_X49_Y26_N24 15 " "Info: 115: + IC(0.000 ns) + CELL(0.506 ns) = 53.184 ns; Loc. = LCCOMB_X49_Y26_N24; Fanout = 15; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.370 ns) 54.868 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[355\]~2122 116 COMB LCCOMB_X48_Y28_N2 3 " "Info: 116: + IC(1.314 ns) + CELL(0.370 ns) = 54.868 ns; Loc. = LCCOMB_X48_Y28_N2; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[355\]~2122'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[355]~2122 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.596 ns) 56.595 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[4\]~9 117 COMB LCCOMB_X47_Y26_N8 2 " "Info: 117: + IC(1.131 ns) + CELL(0.596 ns) = 56.595 ns; Loc. = LCCOMB_X47_Y26_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[355]~2122 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.681 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11 118 COMB LCCOMB_X47_Y26_N10 2 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 56.681 ns; Loc. = LCCOMB_X47_Y26_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.767 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13 119 COMB LCCOMB_X47_Y26_N12 2 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 56.767 ns; Loc. = LCCOMB_X47_Y26_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 56.957 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15 120 COMB LCCOMB_X47_Y26_N14 2 " "Info: 120: + IC(0.000 ns) + CELL(0.190 ns) = 56.957 ns; Loc. = LCCOMB_X47_Y26_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.043 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17 121 COMB LCCOMB_X47_Y26_N16 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 57.043 ns; Loc. = LCCOMB_X47_Y26_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.129 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19 122 COMB LCCOMB_X47_Y26_N18 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 57.129 ns; Loc. = LCCOMB_X47_Y26_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.215 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21 123 COMB LCCOMB_X47_Y26_N20 2 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 57.215 ns; Loc. = LCCOMB_X47_Y26_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.301 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23 124 COMB LCCOMB_X47_Y26_N22 2 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 57.301 ns; Loc. = LCCOMB_X47_Y26_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.387 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25 125 COMB LCCOMB_X47_Y26_N24 1 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 57.387 ns; Loc. = LCCOMB_X47_Y26_N24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 57.893 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26 126 COMB LCCOMB_X47_Y26_N26 16 " "Info: 126: + IC(0.000 ns) + CELL(0.506 ns) = 57.893 ns; Loc. = LCCOMB_X47_Y26_N26; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.206 ns) 60.545 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2138 127 COMB LCCOMB_X31_Y27_N0 3 " "Info: 127: + IC(2.446 ns) + CELL(0.206 ns) = 60.545 ns; Loc. = LCCOMB_X31_Y27_N0; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2138'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(0.621 ns) 63.307 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3 128 COMB LCCOMB_X47_Y25_N2 2 " "Info: 128: + IC(2.141 ns) + CELL(0.621 ns) = 63.307 ns; Loc. = LCCOMB_X47_Y25_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.393 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5 129 COMB LCCOMB_X47_Y25_N4 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 63.393 ns; Loc. = LCCOMB_X47_Y25_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.479 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7 130 COMB LCCOMB_X47_Y25_N6 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 63.479 ns; Loc. = LCCOMB_X47_Y25_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.565 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9 131 COMB LCCOMB_X47_Y25_N8 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 63.565 ns; Loc. = LCCOMB_X47_Y25_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.651 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11 132 COMB LCCOMB_X47_Y25_N10 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 63.651 ns; Loc. = LCCOMB_X47_Y25_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.737 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13 133 COMB LCCOMB_X47_Y25_N12 2 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 63.737 ns; Loc. = LCCOMB_X47_Y25_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 63.927 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15 134 COMB LCCOMB_X47_Y25_N14 2 " "Info: 134: + IC(0.000 ns) + CELL(0.190 ns) = 63.927 ns; Loc. = LCCOMB_X47_Y25_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.013 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17 135 COMB LCCOMB_X47_Y25_N16 2 " "Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 64.013 ns; Loc. = LCCOMB_X47_Y25_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.099 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19 136 COMB LCCOMB_X47_Y25_N18 2 " "Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 64.099 ns; Loc. = LCCOMB_X47_Y25_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.185 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21 137 COMB LCCOMB_X47_Y25_N20 2 " "Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 64.185 ns; Loc. = LCCOMB_X47_Y25_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.271 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23 138 COMB LCCOMB_X47_Y25_N22 2 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 64.271 ns; Loc. = LCCOMB_X47_Y25_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.357 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25 139 COMB LCCOMB_X47_Y25_N24 2 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 64.357 ns; Loc. = LCCOMB_X47_Y25_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.443 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27 140 COMB LCCOMB_X47_Y25_N26 1 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 64.443 ns; Loc. = LCCOMB_X47_Y25_N26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 64.949 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28 141 COMB LCCOMB_X47_Y25_N28 17 " "Info: 141: + IC(0.000 ns) + CELL(0.506 ns) = 64.949 ns; Loc. = LCCOMB_X47_Y25_N28; Fanout = 17; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.206 ns) 67.702 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2151 142 COMB LCCOMB_X31_Y27_N10 3 " "Info: 142: + IC(2.547 ns) + CELL(0.206 ns) = 67.702 ns; Loc. = LCCOMB_X31_Y27_N10; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2151'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.596 ns) 70.460 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5 143 COMB LCCOMB_X49_Y25_N4 2 " "Info: 143: + IC(2.162 ns) + CELL(0.596 ns) = 70.460 ns; Loc. = LCCOMB_X49_Y25_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.546 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7 144 COMB LCCOMB_X49_Y25_N6 2 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 70.546 ns; Loc. = LCCOMB_X49_Y25_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.632 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9 145 COMB LCCOMB_X49_Y25_N8 2 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 70.632 ns; Loc. = LCCOMB_X49_Y25_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.718 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11 146 COMB LCCOMB_X49_Y25_N10 2 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 70.718 ns; Loc. = LCCOMB_X49_Y25_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.804 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13 147 COMB LCCOMB_X49_Y25_N12 2 " "Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 70.804 ns; Loc. = LCCOMB_X49_Y25_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 70.994 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15 148 COMB LCCOMB_X49_Y25_N14 2 " "Info: 148: + IC(0.000 ns) + CELL(0.190 ns) = 70.994 ns; Loc. = LCCOMB_X49_Y25_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.080 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17 149 COMB LCCOMB_X49_Y25_N16 2 " "Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 71.080 ns; Loc. = LCCOMB_X49_Y25_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.166 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19 150 COMB LCCOMB_X49_Y25_N18 2 " "Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 71.166 ns; Loc. = LCCOMB_X49_Y25_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.252 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21 151 COMB LCCOMB_X49_Y25_N20 2 " "Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 71.252 ns; Loc. = LCCOMB_X49_Y25_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.338 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23 152 COMB LCCOMB_X49_Y25_N22 2 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 71.338 ns; Loc. = LCCOMB_X49_Y25_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.424 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25 153 COMB LCCOMB_X49_Y25_N24 2 " "Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 71.424 ns; Loc. = LCCOMB_X49_Y25_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.510 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27 154 COMB LCCOMB_X49_Y25_N26 2 " "Info: 154: + IC(0.000 ns) + CELL(0.086 ns) = 71.510 ns; Loc. = LCCOMB_X49_Y25_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.596 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29 155 COMB LCCOMB_X49_Y25_N28 1 " "Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 71.596 ns; Loc. = LCCOMB_X49_Y25_N28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 72.102 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30 156 COMB LCCOMB_X49_Y25_N30 18 " "Info: 156: + IC(0.000 ns) + CELL(0.506 ns) = 72.102 ns; Loc. = LCCOMB_X49_Y25_N30; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.206 ns) 73.863 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[454\]~2161 157 COMB LCCOMB_X48_Y28_N16 3 " "Info: 157: + IC(1.555 ns) + CELL(0.206 ns) = 73.863 ns; Loc. = LCCOMB_X48_Y28_N16; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[454\]~2161'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[454]~2161 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.724 ns) 77.011 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15 158 COMB LCCOMB_X31_Y27_N30 2 " "Info: 158: + IC(2.424 ns) + CELL(0.724 ns) = 77.011 ns; Loc. = LCCOMB_X31_Y27_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[454]~2161 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 77.097 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17 159 COMB LCCOMB_X31_Y26_N0 2 " "Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 77.097 ns; Loc. = LCCOMB_X31_Y26_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 77.183 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19 160 COMB LCCOMB_X31_Y26_N2 2 " "Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 77.183 ns; Loc. = LCCOMB_X31_Y26_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 77.269 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21 161 COMB LCCOMB_X31_Y26_N4 2 " "Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 77.269 ns; Loc. = LCCOMB_X31_Y26_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 77.355 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23 162 COMB LCCOMB_X31_Y26_N6 2 " "Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 77.355 ns; Loc. = LCCOMB_X31_Y26_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 77.441 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25 163 COMB LCCOMB_X31_Y26_N8 2 " "Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 77.441 ns; Loc. = LCCOMB_X31_Y26_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 77.527 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27 164 COMB LCCOMB_X31_Y26_N10 2 " "Info: 164: + IC(0.000 ns) + CELL(0.086 ns) = 77.527 ns; Loc. = LCCOMB_X31_Y26_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 77.613 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29 165 COMB LCCOMB_X31_Y26_N12 2 " "Info: 165: + IC(0.000 ns) + CELL(0.086 ns) = 77.613 ns; Loc. = LCCOMB_X31_Y26_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 77.803 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31 166 COMB LCCOMB_X31_Y26_N14 1 " "Info: 166: + IC(0.000 ns) + CELL(0.190 ns) = 77.803 ns; Loc. = LCCOMB_X31_Y26_N14; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 78.309 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32 167 COMB LCCOMB_X31_Y26_N16 19 " "Info: 167: + IC(0.000 ns) + CELL(0.506 ns) = 78.309 ns; Loc. = LCCOMB_X31_Y26_N16; Fanout = 19; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.917 ns) + CELL(0.206 ns) 81.432 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[484\]~2179 168 COMB LCCOMB_X48_Y25_N22 3 " "Info: 168: + IC(2.917 ns) + CELL(0.206 ns) = 81.432 ns; Loc. = LCCOMB_X48_Y25_N22; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[484\]~2179'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2179 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.576 ns) + CELL(0.596 ns) 84.604 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~11 169 COMB LCCOMB_X32_Y27_N24 2 " "Info: 169: + IC(2.576 ns) + CELL(0.596 ns) = 84.604 ns; Loc. = LCCOMB_X32_Y27_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.172 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2179 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 84.690 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~13 170 COMB LCCOMB_X32_Y27_N26 2 " "Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 84.690 ns; Loc. = LCCOMB_X32_Y27_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 84.776 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~15 171 COMB LCCOMB_X32_Y27_N28 2 " "Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 84.776 ns; Loc. = LCCOMB_X32_Y27_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 84.951 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~17 172 COMB LCCOMB_X32_Y27_N30 2 " "Info: 172: + IC(0.000 ns) + CELL(0.175 ns) = 84.951 ns; Loc. = LCCOMB_X32_Y27_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.037 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19 173 COMB LCCOMB_X32_Y26_N0 2 " "Info: 173: + IC(0.000 ns) + CELL(0.086 ns) = 85.037 ns; Loc. = LCCOMB_X32_Y26_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.123 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21 174 COMB LCCOMB_X32_Y26_N2 2 " "Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 85.123 ns; Loc. = LCCOMB_X32_Y26_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.209 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23 175 COMB LCCOMB_X32_Y26_N4 2 " "Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 85.209 ns; Loc. = LCCOMB_X32_Y26_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.295 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25 176 COMB LCCOMB_X32_Y26_N6 2 " "Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 85.295 ns; Loc. = LCCOMB_X32_Y26_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.381 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27 177 COMB LCCOMB_X32_Y26_N8 2 " "Info: 177: + IC(0.000 ns) + CELL(0.086 ns) = 85.381 ns; Loc. = LCCOMB_X32_Y26_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.467 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29 178 COMB LCCOMB_X32_Y26_N10 2 " "Info: 178: + IC(0.000 ns) + CELL(0.086 ns) = 85.467 ns; Loc. = LCCOMB_X32_Y26_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.553 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31 179 COMB LCCOMB_X32_Y26_N12 2 " "Info: 179: + IC(0.000 ns) + CELL(0.086 ns) = 85.553 ns; Loc. = LCCOMB_X32_Y26_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 85.743 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33 180 COMB LCCOMB_X32_Y26_N14 1 " "Info: 180: + IC(0.000 ns) + CELL(0.190 ns) = 85.743 ns; Loc. = LCCOMB_X32_Y26_N14; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 86.249 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34 181 COMB LCCOMB_X32_Y26_N16 20 " "Info: 181: + IC(0.000 ns) + CELL(0.506 ns) = 86.249 ns; Loc. = LCCOMB_X32_Y26_N16; Fanout = 20; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.124 ns) + CELL(0.206 ns) 88.579 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[518\]~2194 182 COMB LCCOMB_X50_Y26_N28 3 " "Info: 182: + IC(2.124 ns) + CELL(0.206 ns) = 88.579 ns; Loc. = LCCOMB_X50_Y26_N28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[518\]~2194'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[518]~2194 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.596 ns) 91.317 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[7\]~15 183 COMB LCCOMB_X33_Y27_N28 2 " "Info: 183: + IC(2.142 ns) + CELL(0.596 ns) = 91.317 ns; Loc. = LCCOMB_X33_Y27_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[518]~2194 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 91.492 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[8\]~17 184 COMB LCCOMB_X33_Y27_N30 2 " "Info: 184: + IC(0.000 ns) + CELL(0.175 ns) = 91.492 ns; Loc. = LCCOMB_X33_Y27_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.578 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19 185 COMB LCCOMB_X33_Y26_N0 2 " "Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 91.578 ns; Loc. = LCCOMB_X33_Y26_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.664 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21 186 COMB LCCOMB_X33_Y26_N2 2 " "Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 91.664 ns; Loc. = LCCOMB_X33_Y26_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.750 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23 187 COMB LCCOMB_X33_Y26_N4 2 " "Info: 187: + IC(0.000 ns) + CELL(0.086 ns) = 91.750 ns; Loc. = LCCOMB_X33_Y26_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.836 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25 188 COMB LCCOMB_X33_Y26_N6 2 " "Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 91.836 ns; Loc. = LCCOMB_X33_Y26_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 91.922 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27 189 COMB LCCOMB_X33_Y26_N8 2 " "Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 91.922 ns; Loc. = LCCOMB_X33_Y26_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.008 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29 190 COMB LCCOMB_X33_Y26_N10 2 " "Info: 190: + IC(0.000 ns) + CELL(0.086 ns) = 92.008 ns; Loc. = LCCOMB_X33_Y26_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.094 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31 191 COMB LCCOMB_X33_Y26_N12 2 " "Info: 191: + IC(0.000 ns) + CELL(0.086 ns) = 92.094 ns; Loc. = LCCOMB_X33_Y26_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 92.284 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33 192 COMB LCCOMB_X33_Y26_N14 2 " "Info: 192: + IC(0.000 ns) + CELL(0.190 ns) = 92.284 ns; Loc. = LCCOMB_X33_Y26_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.370 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35 193 COMB LCCOMB_X33_Y26_N16 1 " "Info: 193: + IC(0.000 ns) + CELL(0.086 ns) = 92.370 ns; Loc. = LCCOMB_X33_Y26_N16; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 92.876 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36 194 COMB LCCOMB_X33_Y26_N18 21 " "Info: 194: + IC(0.000 ns) + CELL(0.506 ns) = 92.876 ns; Loc. = LCCOMB_X33_Y26_N18; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.370 ns) 95.379 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[551\]~2211 195 COMB LCCOMB_X50_Y26_N0 3 " "Info: 195: + IC(2.133 ns) + CELL(0.370 ns) = 95.379 ns; Loc. = LCCOMB_X50_Y26_N0; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[551\]~2211'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~2211 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.621 ns) 98.157 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17 196 COMB LCCOMB_X34_Y27_N28 2 " "Info: 196: + IC(2.157 ns) + CELL(0.621 ns) = 98.157 ns; Loc. = LCCOMB_X34_Y27_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~2211 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 98.332 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19 197 COMB LCCOMB_X34_Y27_N30 2 " "Info: 197: + IC(0.000 ns) + CELL(0.175 ns) = 98.332 ns; Loc. = LCCOMB_X34_Y27_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 98.418 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21 198 COMB LCCOMB_X34_Y26_N0 2 " "Info: 198: + IC(0.000 ns) + CELL(0.086 ns) = 98.418 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 98.504 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23 199 COMB LCCOMB_X34_Y26_N2 2 " "Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 98.504 ns; Loc. = LCCOMB_X34_Y26_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 98.590 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25 200 COMB LCCOMB_X34_Y26_N4 2 " "Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 98.590 ns; Loc. = LCCOMB_X34_Y26_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 98.676 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27 201 COMB LCCOMB_X34_Y26_N6 2 " "Info: 201: + IC(0.000 ns) + CELL(0.086 ns) = 98.676 ns; Loc. = LCCOMB_X34_Y26_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 98.762 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29 202 COMB LCCOMB_X34_Y26_N8 2 " "Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 98.762 ns; Loc. = LCCOMB_X34_Y26_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 98.848 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31 203 COMB LCCOMB_X34_Y26_N10 2 " "Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 98.848 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 98.934 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33 204 COMB LCCOMB_X34_Y26_N12 2 " "Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 98.934 ns; Loc. = LCCOMB_X34_Y26_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 99.124 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35 205 COMB LCCOMB_X34_Y26_N14 2 " "Info: 205: + IC(0.000 ns) + CELL(0.190 ns) = 99.124 ns; Loc. = LCCOMB_X34_Y26_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.210 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37 206 COMB LCCOMB_X34_Y26_N16 1 " "Info: 206: + IC(0.000 ns) + CELL(0.086 ns) = 99.210 ns; Loc. = LCCOMB_X34_Y26_N16; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 99.716 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38 207 COMB LCCOMB_X34_Y26_N18 22 " "Info: 207: + IC(0.000 ns) + CELL(0.506 ns) = 99.716 ns; Loc. = LCCOMB_X34_Y26_N18; Fanout = 22; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.167 ns) + CELL(0.206 ns) 102.089 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[584\]~2229 208 COMB LCCOMB_X50_Y26_N2 3 " "Info: 208: + IC(2.167 ns) + CELL(0.206 ns) = 102.089 ns; Loc. = LCCOMB_X50_Y26_N2; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[584\]~2229'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~2229 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.724 ns) 105.073 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19 209 COMB LCCOMB_X35_Y27_N30 2 " "Info: 209: + IC(2.260 ns) + CELL(0.724 ns) = 105.073 ns; Loc. = LCCOMB_X35_Y27_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.984 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~2229 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.159 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21 210 COMB LCCOMB_X35_Y26_N0 2 " "Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 105.159 ns; Loc. = LCCOMB_X35_Y26_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.245 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23 211 COMB LCCOMB_X35_Y26_N2 2 " "Info: 211: + IC(0.000 ns) + CELL(0.086 ns) = 105.245 ns; Loc. = LCCOMB_X35_Y26_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.331 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25 212 COMB LCCOMB_X35_Y26_N4 2 " "Info: 212: + IC(0.000 ns) + CELL(0.086 ns) = 105.331 ns; Loc. = LCCOMB_X35_Y26_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.417 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27 213 COMB LCCOMB_X35_Y26_N6 2 " "Info: 213: + IC(0.000 ns) + CELL(0.086 ns) = 105.417 ns; Loc. = LCCOMB_X35_Y26_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.503 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29 214 COMB LCCOMB_X35_Y26_N8 2 " "Info: 214: + IC(0.000 ns) + CELL(0.086 ns) = 105.503 ns; Loc. = LCCOMB_X35_Y26_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.589 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31 215 COMB LCCOMB_X35_Y26_N10 2 " "Info: 215: + IC(0.000 ns) + CELL(0.086 ns) = 105.589 ns; Loc. = LCCOMB_X35_Y26_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.675 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33 216 COMB LCCOMB_X35_Y26_N12 2 " "Info: 216: + IC(0.000 ns) + CELL(0.086 ns) = 105.675 ns; Loc. = LCCOMB_X35_Y26_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 105.865 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35 217 COMB LCCOMB_X35_Y26_N14 2 " "Info: 217: + IC(0.000 ns) + CELL(0.190 ns) = 105.865 ns; Loc. = LCCOMB_X35_Y26_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.951 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37 218 COMB LCCOMB_X35_Y26_N16 2 " "Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 105.951 ns; Loc. = LCCOMB_X35_Y26_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.037 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39 219 COMB LCCOMB_X35_Y26_N18 1 " "Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 106.037 ns; Loc. = LCCOMB_X35_Y26_N18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 106.543 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40 220 COMB LCCOMB_X35_Y26_N20 23 " "Info: 220: + IC(0.000 ns) + CELL(0.506 ns) = 106.543 ns; Loc. = LCCOMB_X35_Y26_N20; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.206 ns) 108.295 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2251 221 COMB LCCOMB_X39_Y30_N8 3 " "Info: 221: + IC(1.546 ns) + CELL(0.206 ns) = 108.295 ns; Loc. = LCCOMB_X39_Y30_N8; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2251'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2251 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.596 ns) 110.405 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15 222 COMB LCCOMB_X36_Y27_N24 2 " "Info: 222: + IC(1.514 ns) + CELL(0.596 ns) = 110.405 ns; Loc. = LCCOMB_X36_Y27_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2251 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.491 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17 223 COMB LCCOMB_X36_Y27_N26 2 " "Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 110.491 ns; Loc. = LCCOMB_X36_Y27_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.577 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19 224 COMB LCCOMB_X36_Y27_N28 2 " "Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 110.577 ns; Loc. = LCCOMB_X36_Y27_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 110.752 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21 225 COMB LCCOMB_X36_Y27_N30 2 " "Info: 225: + IC(0.000 ns) + CELL(0.175 ns) = 110.752 ns; Loc. = LCCOMB_X36_Y27_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.838 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23 226 COMB LCCOMB_X36_Y26_N0 2 " "Info: 226: + IC(0.000 ns) + CELL(0.086 ns) = 110.838 ns; Loc. = LCCOMB_X36_Y26_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.924 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25 227 COMB LCCOMB_X36_Y26_N2 2 " "Info: 227: + IC(0.000 ns) + CELL(0.086 ns) = 110.924 ns; Loc. = LCCOMB_X36_Y26_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.010 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27 228 COMB LCCOMB_X36_Y26_N4 2 " "Info: 228: + IC(0.000 ns) + CELL(0.086 ns) = 111.010 ns; Loc. = LCCOMB_X36_Y26_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.096 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29 229 COMB LCCOMB_X36_Y26_N6 2 " "Info: 229: + IC(0.000 ns) + CELL(0.086 ns) = 111.096 ns; Loc. = LCCOMB_X36_Y26_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.182 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31 230 COMB LCCOMB_X36_Y26_N8 2 " "Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 111.182 ns; Loc. = LCCOMB_X36_Y26_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.268 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33 231 COMB LCCOMB_X36_Y26_N10 2 " "Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 111.268 ns; Loc. = LCCOMB_X36_Y26_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.354 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35 232 COMB LCCOMB_X36_Y26_N12 2 " "Info: 232: + IC(0.000 ns) + CELL(0.086 ns) = 111.354 ns; Loc. = LCCOMB_X36_Y26_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 111.544 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37 233 COMB LCCOMB_X36_Y26_N14 2 " "Info: 233: + IC(0.000 ns) + CELL(0.190 ns) = 111.544 ns; Loc. = LCCOMB_X36_Y26_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.630 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39 234 COMB LCCOMB_X36_Y26_N16 2 " "Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 111.630 ns; Loc. = LCCOMB_X36_Y26_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.716 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41 235 COMB LCCOMB_X36_Y26_N18 1 " "Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 111.716 ns; Loc. = LCCOMB_X36_Y26_N18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 112.222 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42 236 COMB LCCOMB_X36_Y26_N20 24 " "Info: 236: + IC(0.000 ns) + CELL(0.506 ns) = 112.222 ns; Loc. = LCCOMB_X36_Y26_N20; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.370 ns) 114.075 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[646\]~2272 237 COMB LCCOMB_X36_Y29_N4 3 " "Info: 237: + IC(1.483 ns) + CELL(0.370 ns) = 114.075 ns; Loc. = LCCOMB_X36_Y29_N4; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[646\]~2272'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[646]~2272 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.596 ns) 116.171 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[7\]~15 238 COMB LCCOMB_X39_Y27_N24 2 " "Info: 238: + IC(1.500 ns) + CELL(0.596 ns) = 116.171 ns; Loc. = LCCOMB_X39_Y27_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[646]~2272 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.257 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17 239 COMB LCCOMB_X39_Y27_N26 2 " "Info: 239: + IC(0.000 ns) + CELL(0.086 ns) = 116.257 ns; Loc. = LCCOMB_X39_Y27_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.343 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19 240 COMB LCCOMB_X39_Y27_N28 2 " "Info: 240: + IC(0.000 ns) + CELL(0.086 ns) = 116.343 ns; Loc. = LCCOMB_X39_Y27_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 116.518 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21 241 COMB LCCOMB_X39_Y27_N30 2 " "Info: 241: + IC(0.000 ns) + CELL(0.175 ns) = 116.518 ns; Loc. = LCCOMB_X39_Y27_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.604 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23 242 COMB LCCOMB_X39_Y26_N0 2 " "Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 116.604 ns; Loc. = LCCOMB_X39_Y26_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.690 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25 243 COMB LCCOMB_X39_Y26_N2 2 " "Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 116.690 ns; Loc. = LCCOMB_X39_Y26_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.776 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27 244 COMB LCCOMB_X39_Y26_N4 2 " "Info: 244: + IC(0.000 ns) + CELL(0.086 ns) = 116.776 ns; Loc. = LCCOMB_X39_Y26_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.862 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29 245 COMB LCCOMB_X39_Y26_N6 2 " "Info: 245: + IC(0.000 ns) + CELL(0.086 ns) = 116.862 ns; Loc. = LCCOMB_X39_Y26_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.948 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31 246 COMB LCCOMB_X39_Y26_N8 2 " "Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 116.948 ns; Loc. = LCCOMB_X39_Y26_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.034 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33 247 COMB LCCOMB_X39_Y26_N10 2 " "Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 117.034 ns; Loc. = LCCOMB_X39_Y26_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.120 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35 248 COMB LCCOMB_X39_Y26_N12 2 " "Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 117.120 ns; Loc. = LCCOMB_X39_Y26_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 117.310 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37 249 COMB LCCOMB_X39_Y26_N14 2 " "Info: 249: + IC(0.000 ns) + CELL(0.190 ns) = 117.310 ns; Loc. = LCCOMB_X39_Y26_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.396 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39 250 COMB LCCOMB_X39_Y26_N16 2 " "Info: 250: + IC(0.000 ns) + CELL(0.086 ns) = 117.396 ns; Loc. = LCCOMB_X39_Y26_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.482 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41 251 COMB LCCOMB_X39_Y26_N18 2 " "Info: 251: + IC(0.000 ns) + CELL(0.086 ns) = 117.482 ns; Loc. = LCCOMB_X39_Y26_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.568 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43 252 COMB LCCOMB_X39_Y26_N20 1 " "Info: 252: + IC(0.000 ns) + CELL(0.086 ns) = 117.568 ns; Loc. = LCCOMB_X39_Y26_N20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 118.074 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44 253 COMB LCCOMB_X39_Y26_N22 25 " "Info: 253: + IC(0.000 ns) + CELL(0.506 ns) = 118.074 ns; Loc. = LCCOMB_X39_Y26_N22; Fanout = 25; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.206 ns) 119.831 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[676\]~2296 254 COMB LCCOMB_X39_Y31_N2 3 " "Info: 254: + IC(1.551 ns) + CELL(0.206 ns) = 119.831 ns; Loc. = LCCOMB_X39_Y31_N2; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[676\]~2296'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.621 ns) 121.574 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11 255 COMB LCCOMB_X38_Y29_N18 2 " "Info: 255: + IC(1.122 ns) + CELL(0.621 ns) = 121.574 ns; Loc. = LCCOMB_X38_Y29_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.660 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13 256 COMB LCCOMB_X38_Y29_N20 2 " "Info: 256: + IC(0.000 ns) + CELL(0.086 ns) = 121.660 ns; Loc. = LCCOMB_X38_Y29_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.746 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15 257 COMB LCCOMB_X38_Y29_N22 2 " "Info: 257: + IC(0.000 ns) + CELL(0.086 ns) = 121.746 ns; Loc. = LCCOMB_X38_Y29_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.832 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17 258 COMB LCCOMB_X38_Y29_N24 2 " "Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 121.832 ns; Loc. = LCCOMB_X38_Y29_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.918 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19 259 COMB LCCOMB_X38_Y29_N26 2 " "Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 121.918 ns; Loc. = LCCOMB_X38_Y29_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.004 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21 260 COMB LCCOMB_X38_Y29_N28 2 " "Info: 260: + IC(0.000 ns) + CELL(0.086 ns) = 122.004 ns; Loc. = LCCOMB_X38_Y29_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 122.179 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23 261 COMB LCCOMB_X38_Y29_N30 2 " "Info: 261: + IC(0.000 ns) + CELL(0.175 ns) = 122.179 ns; Loc. = LCCOMB_X38_Y29_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.265 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25 262 COMB LCCOMB_X38_Y28_N0 2 " "Info: 262: + IC(0.000 ns) + CELL(0.086 ns) = 122.265 ns; Loc. = LCCOMB_X38_Y28_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.351 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27 263 COMB LCCOMB_X38_Y28_N2 2 " "Info: 263: + IC(0.000 ns) + CELL(0.086 ns) = 122.351 ns; Loc. = LCCOMB_X38_Y28_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.437 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29 264 COMB LCCOMB_X38_Y28_N4 2 " "Info: 264: + IC(0.000 ns) + CELL(0.086 ns) = 122.437 ns; Loc. = LCCOMB_X38_Y28_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.523 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31 265 COMB LCCOMB_X38_Y28_N6 2 " "Info: 265: + IC(0.000 ns) + CELL(0.086 ns) = 122.523 ns; Loc. = LCCOMB_X38_Y28_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.609 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33 266 COMB LCCOMB_X38_Y28_N8 2 " "Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 122.609 ns; Loc. = LCCOMB_X38_Y28_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.695 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35 267 COMB LCCOMB_X38_Y28_N10 2 " "Info: 267: + IC(0.000 ns) + CELL(0.086 ns) = 122.695 ns; Loc. = LCCOMB_X38_Y28_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.781 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37 268 COMB LCCOMB_X38_Y28_N12 2 " "Info: 268: + IC(0.000 ns) + CELL(0.086 ns) = 122.781 ns; Loc. = LCCOMB_X38_Y28_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 122.971 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39 269 COMB LCCOMB_X38_Y28_N14 2 " "Info: 269: + IC(0.000 ns) + CELL(0.190 ns) = 122.971 ns; Loc. = LCCOMB_X38_Y28_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.057 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41 270 COMB LCCOMB_X38_Y28_N16 2 " "Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 123.057 ns; Loc. = LCCOMB_X38_Y28_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.143 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43 271 COMB LCCOMB_X38_Y28_N18 2 " "Info: 271: + IC(0.000 ns) + CELL(0.086 ns) = 123.143 ns; Loc. = LCCOMB_X38_Y28_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.229 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45 272 COMB LCCOMB_X38_Y28_N20 1 " "Info: 272: + IC(0.000 ns) + CELL(0.086 ns) = 123.229 ns; Loc. = LCCOMB_X38_Y28_N20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 123.735 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46 273 COMB LCCOMB_X38_Y28_N22 26 " "Info: 273: + IC(0.000 ns) + CELL(0.506 ns) = 123.735 ns; Loc. = LCCOMB_X38_Y28_N22; Fanout = 26; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.206 ns) 125.429 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[708\]~2319 274 COMB LCCOMB_X42_Y29_N26 3 " "Info: 274: + IC(1.488 ns) + CELL(0.206 ns) = 125.429 ns; Loc. = LCCOMB_X42_Y29_N26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[708\]~2319'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.596 ns) 127.063 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11 275 COMB LCCOMB_X39_Y29_N18 2 " "Info: 275: + IC(1.038 ns) + CELL(0.596 ns) = 127.063 ns; Loc. = LCCOMB_X39_Y29_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.149 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13 276 COMB LCCOMB_X39_Y29_N20 2 " "Info: 276: + IC(0.000 ns) + CELL(0.086 ns) = 127.149 ns; Loc. = LCCOMB_X39_Y29_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.235 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15 277 COMB LCCOMB_X39_Y29_N22 2 " "Info: 277: + IC(0.000 ns) + CELL(0.086 ns) = 127.235 ns; Loc. = LCCOMB_X39_Y29_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.321 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17 278 COMB LCCOMB_X39_Y29_N24 2 " "Info: 278: + IC(0.000 ns) + CELL(0.086 ns) = 127.321 ns; Loc. = LCCOMB_X39_Y29_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.407 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19 279 COMB LCCOMB_X39_Y29_N26 2 " "Info: 279: + IC(0.000 ns) + CELL(0.086 ns) = 127.407 ns; Loc. = LCCOMB_X39_Y29_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.493 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21 280 COMB LCCOMB_X39_Y29_N28 2 " "Info: 280: + IC(0.000 ns) + CELL(0.086 ns) = 127.493 ns; Loc. = LCCOMB_X39_Y29_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 127.668 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23 281 COMB LCCOMB_X39_Y29_N30 2 " "Info: 281: + IC(0.000 ns) + CELL(0.175 ns) = 127.668 ns; Loc. = LCCOMB_X39_Y29_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.754 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25 282 COMB LCCOMB_X39_Y28_N0 2 " "Info: 282: + IC(0.000 ns) + CELL(0.086 ns) = 127.754 ns; Loc. = LCCOMB_X39_Y28_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.840 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27 283 COMB LCCOMB_X39_Y28_N2 2 " "Info: 283: + IC(0.000 ns) + CELL(0.086 ns) = 127.840 ns; Loc. = LCCOMB_X39_Y28_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.926 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29 284 COMB LCCOMB_X39_Y28_N4 2 " "Info: 284: + IC(0.000 ns) + CELL(0.086 ns) = 127.926 ns; Loc. = LCCOMB_X39_Y28_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.012 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31 285 COMB LCCOMB_X39_Y28_N6 2 " "Info: 285: + IC(0.000 ns) + CELL(0.086 ns) = 128.012 ns; Loc. = LCCOMB_X39_Y28_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.098 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33 286 COMB LCCOMB_X39_Y28_N8 2 " "Info: 286: + IC(0.000 ns) + CELL(0.086 ns) = 128.098 ns; Loc. = LCCOMB_X39_Y28_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.184 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35 287 COMB LCCOMB_X39_Y28_N10 2 " "Info: 287: + IC(0.000 ns) + CELL(0.086 ns) = 128.184 ns; Loc. = LCCOMB_X39_Y28_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.270 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37 288 COMB LCCOMB_X39_Y28_N12 2 " "Info: 288: + IC(0.000 ns) + CELL(0.086 ns) = 128.270 ns; Loc. = LCCOMB_X39_Y28_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 128.460 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39 289 COMB LCCOMB_X39_Y28_N14 2 " "Info: 289: + IC(0.000 ns) + CELL(0.190 ns) = 128.460 ns; Loc. = LCCOMB_X39_Y28_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.546 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41 290 COMB LCCOMB_X39_Y28_N16 2 " "Info: 290: + IC(0.000 ns) + CELL(0.086 ns) = 128.546 ns; Loc. = LCCOMB_X39_Y28_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.632 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43 291 COMB LCCOMB_X39_Y28_N18 2 " "Info: 291: + IC(0.000 ns) + CELL(0.086 ns) = 128.632 ns; Loc. = LCCOMB_X39_Y28_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.718 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45 292 COMB LCCOMB_X39_Y28_N20 2 " "Info: 292: + IC(0.000 ns) + CELL(0.086 ns) = 128.718 ns; Loc. = LCCOMB_X39_Y28_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.804 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47 293 COMB LCCOMB_X39_Y28_N22 1 " "Info: 293: + IC(0.000 ns) + CELL(0.086 ns) = 128.804 ns; Loc. = LCCOMB_X39_Y28_N22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 129.310 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48 294 COMB LCCOMB_X39_Y28_N24 27 " "Info: 294: + IC(0.000 ns) + CELL(0.506 ns) = 129.310 ns; Loc. = LCCOMB_X39_Y28_N24; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.206 ns) 130.658 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2346 295 COMB LCCOMB_X38_Y26_N8 3 " "Info: 295: + IC(1.142 ns) + CELL(0.206 ns) = 130.658 ns; Loc. = LCCOMB_X38_Y26_N8; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2346'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2346 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.621 ns) 132.758 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5 296 COMB LCCOMB_X40_Y30_N10 2 " "Info: 296: + IC(1.479 ns) + CELL(0.621 ns) = 132.758 ns; Loc. = LCCOMB_X40_Y30_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2346 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 132.844 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7 297 COMB LCCOMB_X40_Y30_N12 2 " "Info: 297: + IC(0.000 ns) + CELL(0.086 ns) = 132.844 ns; Loc. = LCCOMB_X40_Y30_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 133.034 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9 298 COMB LCCOMB_X40_Y30_N14 2 " "Info: 298: + IC(0.000 ns) + CELL(0.190 ns) = 133.034 ns; Loc. = LCCOMB_X40_Y30_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.120 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11 299 COMB LCCOMB_X40_Y30_N16 2 " "Info: 299: + IC(0.000 ns) + CELL(0.086 ns) = 133.120 ns; Loc. = LCCOMB_X40_Y30_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.206 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13 300 COMB LCCOMB_X40_Y30_N18 2 " "Info: 300: + IC(0.000 ns) + CELL(0.086 ns) = 133.206 ns; Loc. = LCCOMB_X40_Y30_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.292 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15 301 COMB LCCOMB_X40_Y30_N20 2 " "Info: 301: + IC(0.000 ns) + CELL(0.086 ns) = 133.292 ns; Loc. = LCCOMB_X40_Y30_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.378 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17 302 COMB LCCOMB_X40_Y30_N22 2 " "Info: 302: + IC(0.000 ns) + CELL(0.086 ns) = 133.378 ns; Loc. = LCCOMB_X40_Y30_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.464 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19 303 COMB LCCOMB_X40_Y30_N24 2 " "Info: 303: + IC(0.000 ns) + CELL(0.086 ns) = 133.464 ns; Loc. = LCCOMB_X40_Y30_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.550 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21 304 COMB LCCOMB_X40_Y30_N26 2 " "Info: 304: + IC(0.000 ns) + CELL(0.086 ns) = 133.550 ns; Loc. = LCCOMB_X40_Y30_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.636 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23 305 COMB LCCOMB_X40_Y30_N28 2 " "Info: 305: + IC(0.000 ns) + CELL(0.086 ns) = 133.636 ns; Loc. = LCCOMB_X40_Y30_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 133.811 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25 306 COMB LCCOMB_X40_Y30_N30 2 " "Info: 306: + IC(0.000 ns) + CELL(0.175 ns) = 133.811 ns; Loc. = LCCOMB_X40_Y30_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.897 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27 307 COMB LCCOMB_X40_Y29_N0 2 " "Info: 307: + IC(0.000 ns) + CELL(0.086 ns) = 133.897 ns; Loc. = LCCOMB_X40_Y29_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.983 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29 308 COMB LCCOMB_X40_Y29_N2 2 " "Info: 308: + IC(0.000 ns) + CELL(0.086 ns) = 133.983 ns; Loc. = LCCOMB_X40_Y29_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.069 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31 309 COMB LCCOMB_X40_Y29_N4 2 " "Info: 309: + IC(0.000 ns) + CELL(0.086 ns) = 134.069 ns; Loc. = LCCOMB_X40_Y29_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.155 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33 310 COMB LCCOMB_X40_Y29_N6 2 " "Info: 310: + IC(0.000 ns) + CELL(0.086 ns) = 134.155 ns; Loc. = LCCOMB_X40_Y29_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.241 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35 311 COMB LCCOMB_X40_Y29_N8 2 " "Info: 311: + IC(0.000 ns) + CELL(0.086 ns) = 134.241 ns; Loc. = LCCOMB_X40_Y29_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.327 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37 312 COMB LCCOMB_X40_Y29_N10 2 " "Info: 312: + IC(0.000 ns) + CELL(0.086 ns) = 134.327 ns; Loc. = LCCOMB_X40_Y29_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.413 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39 313 COMB LCCOMB_X40_Y29_N12 2 " "Info: 313: + IC(0.000 ns) + CELL(0.086 ns) = 134.413 ns; Loc. = LCCOMB_X40_Y29_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 134.603 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41 314 COMB LCCOMB_X40_Y29_N14 2 " "Info: 314: + IC(0.000 ns) + CELL(0.190 ns) = 134.603 ns; Loc. = LCCOMB_X40_Y29_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.689 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43 315 COMB LCCOMB_X40_Y29_N16 2 " "Info: 315: + IC(0.000 ns) + CELL(0.086 ns) = 134.689 ns; Loc. = LCCOMB_X40_Y29_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.775 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45 316 COMB LCCOMB_X40_Y29_N18 2 " "Info: 316: + IC(0.000 ns) + CELL(0.086 ns) = 134.775 ns; Loc. = LCCOMB_X40_Y29_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.861 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47 317 COMB LCCOMB_X40_Y29_N20 2 " "Info: 317: + IC(0.000 ns) + CELL(0.086 ns) = 134.861 ns; Loc. = LCCOMB_X40_Y29_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.947 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49 318 COMB LCCOMB_X40_Y29_N22 1 " "Info: 318: + IC(0.000 ns) + CELL(0.086 ns) = 134.947 ns; Loc. = LCCOMB_X40_Y29_N22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 135.453 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50 319 COMB LCCOMB_X40_Y29_N24 28 " "Info: 319: + IC(0.000 ns) + CELL(0.506 ns) = 135.453 ns; Loc. = LCCOMB_X40_Y29_N24; Fanout = 28; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.206 ns) 137.190 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[770\]~2370 320 COMB LCCOMB_X38_Y26_N10 3 " "Info: 320: + IC(1.531 ns) + CELL(0.206 ns) = 137.190 ns; Loc. = LCCOMB_X38_Y26_N10; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[770\]~2370'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2370 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.596 ns) 139.276 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7 321 COMB LCCOMB_X41_Y30_N12 2 " "Info: 321: + IC(1.490 ns) + CELL(0.596 ns) = 139.276 ns; Loc. = LCCOMB_X41_Y30_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2370 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 139.466 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9 322 COMB LCCOMB_X41_Y30_N14 2 " "Info: 322: + IC(0.000 ns) + CELL(0.190 ns) = 139.466 ns; Loc. = LCCOMB_X41_Y30_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.552 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11 323 COMB LCCOMB_X41_Y30_N16 2 " "Info: 323: + IC(0.000 ns) + CELL(0.086 ns) = 139.552 ns; Loc. = LCCOMB_X41_Y30_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.638 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13 324 COMB LCCOMB_X41_Y30_N18 2 " "Info: 324: + IC(0.000 ns) + CELL(0.086 ns) = 139.638 ns; Loc. = LCCOMB_X41_Y30_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.724 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15 325 COMB LCCOMB_X41_Y30_N20 2 " "Info: 325: + IC(0.000 ns) + CELL(0.086 ns) = 139.724 ns; Loc. = LCCOMB_X41_Y30_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.810 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17 326 COMB LCCOMB_X41_Y30_N22 2 " "Info: 326: + IC(0.000 ns) + CELL(0.086 ns) = 139.810 ns; Loc. = LCCOMB_X41_Y30_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.896 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19 327 COMB LCCOMB_X41_Y30_N24 2 " "Info: 327: + IC(0.000 ns) + CELL(0.086 ns) = 139.896 ns; Loc. = LCCOMB_X41_Y30_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.982 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21 328 COMB LCCOMB_X41_Y30_N26 2 " "Info: 328: + IC(0.000 ns) + CELL(0.086 ns) = 139.982 ns; Loc. = LCCOMB_X41_Y30_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.068 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23 329 COMB LCCOMB_X41_Y30_N28 2 " "Info: 329: + IC(0.000 ns) + CELL(0.086 ns) = 140.068 ns; Loc. = LCCOMB_X41_Y30_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 140.243 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25 330 COMB LCCOMB_X41_Y30_N30 2 " "Info: 330: + IC(0.000 ns) + CELL(0.175 ns) = 140.243 ns; Loc. = LCCOMB_X41_Y30_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.329 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27 331 COMB LCCOMB_X41_Y29_N0 2 " "Info: 331: + IC(0.000 ns) + CELL(0.086 ns) = 140.329 ns; Loc. = LCCOMB_X41_Y29_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.415 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29 332 COMB LCCOMB_X41_Y29_N2 2 " "Info: 332: + IC(0.000 ns) + CELL(0.086 ns) = 140.415 ns; Loc. = LCCOMB_X41_Y29_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.501 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31 333 COMB LCCOMB_X41_Y29_N4 2 " "Info: 333: + IC(0.000 ns) + CELL(0.086 ns) = 140.501 ns; Loc. = LCCOMB_X41_Y29_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.587 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33 334 COMB LCCOMB_X41_Y29_N6 2 " "Info: 334: + IC(0.000 ns) + CELL(0.086 ns) = 140.587 ns; Loc. = LCCOMB_X41_Y29_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.673 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35 335 COMB LCCOMB_X41_Y29_N8 2 " "Info: 335: + IC(0.000 ns) + CELL(0.086 ns) = 140.673 ns; Loc. = LCCOMB_X41_Y29_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.759 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37 336 COMB LCCOMB_X41_Y29_N10 2 " "Info: 336: + IC(0.000 ns) + CELL(0.086 ns) = 140.759 ns; Loc. = LCCOMB_X41_Y29_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.845 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39 337 COMB LCCOMB_X41_Y29_N12 2 " "Info: 337: + IC(0.000 ns) + CELL(0.086 ns) = 140.845 ns; Loc. = LCCOMB_X41_Y29_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 141.035 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41 338 COMB LCCOMB_X41_Y29_N14 2 " "Info: 338: + IC(0.000 ns) + CELL(0.190 ns) = 141.035 ns; Loc. = LCCOMB_X41_Y29_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.121 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43 339 COMB LCCOMB_X41_Y29_N16 2 " "Info: 339: + IC(0.000 ns) + CELL(0.086 ns) = 141.121 ns; Loc. = LCCOMB_X41_Y29_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.207 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45 340 COMB LCCOMB_X41_Y29_N18 2 " "Info: 340: + IC(0.000 ns) + CELL(0.086 ns) = 141.207 ns; Loc. = LCCOMB_X41_Y29_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.293 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47 341 COMB LCCOMB_X41_Y29_N20 2 " "Info: 341: + IC(0.000 ns) + CELL(0.086 ns) = 141.293 ns; Loc. = LCCOMB_X41_Y29_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.379 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49 342 COMB LCCOMB_X41_Y29_N22 2 " "Info: 342: + IC(0.000 ns) + CELL(0.086 ns) = 141.379 ns; Loc. = LCCOMB_X41_Y29_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.465 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51 343 COMB LCCOMB_X41_Y29_N24 1 " "Info: 343: + IC(0.000 ns) + CELL(0.086 ns) = 141.465 ns; Loc. = LCCOMB_X41_Y29_N24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 141.971 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52 344 COMB LCCOMB_X41_Y29_N26 29 " "Info: 344: + IC(0.000 ns) + CELL(0.506 ns) = 141.971 ns; Loc. = LCCOMB_X41_Y29_N26; Fanout = 29; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.206 ns) 143.330 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[803\]~2395 345 COMB LCCOMB_X41_Y30_N4 3 " "Info: 345: + IC(1.153 ns) + CELL(0.206 ns) = 143.330 ns; Loc. = LCCOMB_X41_Y30_N4; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[803\]~2395'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[803]~2395 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.596 ns) 145.341 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9 346 COMB LCCOMB_X43_Y29_N12 2 " "Info: 346: + IC(1.415 ns) + CELL(0.596 ns) = 145.341 ns; Loc. = LCCOMB_X43_Y29_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.011 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[803]~2395 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 145.531 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11 347 COMB LCCOMB_X43_Y29_N14 2 " "Info: 347: + IC(0.000 ns) + CELL(0.190 ns) = 145.531 ns; Loc. = LCCOMB_X43_Y29_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 145.617 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13 348 COMB LCCOMB_X43_Y29_N16 2 " "Info: 348: + IC(0.000 ns) + CELL(0.086 ns) = 145.617 ns; Loc. = LCCOMB_X43_Y29_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 145.703 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15 349 COMB LCCOMB_X43_Y29_N18 2 " "Info: 349: + IC(0.000 ns) + CELL(0.086 ns) = 145.703 ns; Loc. = LCCOMB_X43_Y29_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 145.789 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17 350 COMB LCCOMB_X43_Y29_N20 2 " "Info: 350: + IC(0.000 ns) + CELL(0.086 ns) = 145.789 ns; Loc. = LCCOMB_X43_Y29_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 145.875 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19 351 COMB LCCOMB_X43_Y29_N22 2 " "Info: 351: + IC(0.000 ns) + CELL(0.086 ns) = 145.875 ns; Loc. = LCCOMB_X43_Y29_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 145.961 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21 352 COMB LCCOMB_X43_Y29_N24 2 " "Info: 352: + IC(0.000 ns) + CELL(0.086 ns) = 145.961 ns; Loc. = LCCOMB_X43_Y29_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.047 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23 353 COMB LCCOMB_X43_Y29_N26 2 " "Info: 353: + IC(0.000 ns) + CELL(0.086 ns) = 146.047 ns; Loc. = LCCOMB_X43_Y29_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.133 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25 354 COMB LCCOMB_X43_Y29_N28 2 " "Info: 354: + IC(0.000 ns) + CELL(0.086 ns) = 146.133 ns; Loc. = LCCOMB_X43_Y29_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 146.308 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27 355 COMB LCCOMB_X43_Y29_N30 2 " "Info: 355: + IC(0.000 ns) + CELL(0.175 ns) = 146.308 ns; Loc. = LCCOMB_X43_Y29_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.394 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29 356 COMB LCCOMB_X43_Y28_N0 2 " "Info: 356: + IC(0.000 ns) + CELL(0.086 ns) = 146.394 ns; Loc. = LCCOMB_X43_Y28_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.480 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31 357 COMB LCCOMB_X43_Y28_N2 2 " "Info: 357: + IC(0.000 ns) + CELL(0.086 ns) = 146.480 ns; Loc. = LCCOMB_X43_Y28_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.566 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33 358 COMB LCCOMB_X43_Y28_N4 2 " "Info: 358: + IC(0.000 ns) + CELL(0.086 ns) = 146.566 ns; Loc. = LCCOMB_X43_Y28_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.652 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35 359 COMB LCCOMB_X43_Y28_N6 2 " "Info: 359: + IC(0.000 ns) + CELL(0.086 ns) = 146.652 ns; Loc. = LCCOMB_X43_Y28_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.738 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37 360 COMB LCCOMB_X43_Y28_N8 2 " "Info: 360: + IC(0.000 ns) + CELL(0.086 ns) = 146.738 ns; Loc. = LCCOMB_X43_Y28_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.824 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39 361 COMB LCCOMB_X43_Y28_N10 2 " "Info: 361: + IC(0.000 ns) + CELL(0.086 ns) = 146.824 ns; Loc. = LCCOMB_X43_Y28_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.910 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41 362 COMB LCCOMB_X43_Y28_N12 2 " "Info: 362: + IC(0.000 ns) + CELL(0.086 ns) = 146.910 ns; Loc. = LCCOMB_X43_Y28_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 147.100 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43 363 COMB LCCOMB_X43_Y28_N14 2 " "Info: 363: + IC(0.000 ns) + CELL(0.190 ns) = 147.100 ns; Loc. = LCCOMB_X43_Y28_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.186 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45 364 COMB LCCOMB_X43_Y28_N16 2 " "Info: 364: + IC(0.000 ns) + CELL(0.086 ns) = 147.186 ns; Loc. = LCCOMB_X43_Y28_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.272 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47 365 COMB LCCOMB_X43_Y28_N18 2 " "Info: 365: + IC(0.000 ns) + CELL(0.086 ns) = 147.272 ns; Loc. = LCCOMB_X43_Y28_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.358 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49 366 COMB LCCOMB_X43_Y28_N20 2 " "Info: 366: + IC(0.000 ns) + CELL(0.086 ns) = 147.358 ns; Loc. = LCCOMB_X43_Y28_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.444 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51 367 COMB LCCOMB_X43_Y28_N22 2 " "Info: 367: + IC(0.000 ns) + CELL(0.086 ns) = 147.444 ns; Loc. = LCCOMB_X43_Y28_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.530 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53 368 COMB LCCOMB_X43_Y28_N24 1 " "Info: 368: + IC(0.000 ns) + CELL(0.086 ns) = 147.530 ns; Loc. = LCCOMB_X43_Y28_N24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 148.036 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54 369 COMB LCCOMB_X43_Y28_N26 30 " "Info: 369: + IC(0.000 ns) + CELL(0.506 ns) = 148.036 ns; Loc. = LCCOMB_X43_Y28_N26; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.370 ns) 149.606 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[834\]~2423 370 COMB LCCOMB_X42_Y32_N2 3 " "Info: 370: + IC(1.200 ns) + CELL(0.370 ns) = 149.606 ns; Loc. = LCCOMB_X42_Y32_N2; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[834\]~2423'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~2423 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.596 ns) 151.280 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7 371 COMB LCCOMB_X43_Y31_N10 2 " "Info: 371: + IC(1.078 ns) + CELL(0.596 ns) = 151.280 ns; Loc. = LCCOMB_X43_Y31_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~2423 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 151.366 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9 372 COMB LCCOMB_X43_Y31_N12 2 " "Info: 372: + IC(0.000 ns) + CELL(0.086 ns) = 151.366 ns; Loc. = LCCOMB_X43_Y31_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 151.556 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11 373 COMB LCCOMB_X43_Y31_N14 2 " "Info: 373: + IC(0.000 ns) + CELL(0.190 ns) = 151.556 ns; Loc. = LCCOMB_X43_Y31_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 151.642 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13 374 COMB LCCOMB_X43_Y31_N16 2 " "Info: 374: + IC(0.000 ns) + CELL(0.086 ns) = 151.642 ns; Loc. = LCCOMB_X43_Y31_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 151.728 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15 375 COMB LCCOMB_X43_Y31_N18 2 " "Info: 375: + IC(0.000 ns) + CELL(0.086 ns) = 151.728 ns; Loc. = LCCOMB_X43_Y31_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 151.814 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17 376 COMB LCCOMB_X43_Y31_N20 2 " "Info: 376: + IC(0.000 ns) + CELL(0.086 ns) = 151.814 ns; Loc. = LCCOMB_X43_Y31_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 151.900 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19 377 COMB LCCOMB_X43_Y31_N22 2 " "Info: 377: + IC(0.000 ns) + CELL(0.086 ns) = 151.900 ns; Loc. = LCCOMB_X43_Y31_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 151.986 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21 378 COMB LCCOMB_X43_Y31_N24 2 " "Info: 378: + IC(0.000 ns) + CELL(0.086 ns) = 151.986 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.072 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23 379 COMB LCCOMB_X43_Y31_N26 2 " "Info: 379: + IC(0.000 ns) + CELL(0.086 ns) = 152.072 ns; Loc. = LCCOMB_X43_Y31_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.158 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25 380 COMB LCCOMB_X43_Y31_N28 2 " "Info: 380: + IC(0.000 ns) + CELL(0.086 ns) = 152.158 ns; Loc. = LCCOMB_X43_Y31_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 152.333 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27 381 COMB LCCOMB_X43_Y31_N30 2 " "Info: 381: + IC(0.000 ns) + CELL(0.175 ns) = 152.333 ns; Loc. = LCCOMB_X43_Y31_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.419 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29 382 COMB LCCOMB_X43_Y30_N0 2 " "Info: 382: + IC(0.000 ns) + CELL(0.086 ns) = 152.419 ns; Loc. = LCCOMB_X43_Y30_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.505 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31 383 COMB LCCOMB_X43_Y30_N2 2 " "Info: 383: + IC(0.000 ns) + CELL(0.086 ns) = 152.505 ns; Loc. = LCCOMB_X43_Y30_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.591 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33 384 COMB LCCOMB_X43_Y30_N4 2 " "Info: 384: + IC(0.000 ns) + CELL(0.086 ns) = 152.591 ns; Loc. = LCCOMB_X43_Y30_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.677 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35 385 COMB LCCOMB_X43_Y30_N6 2 " "Info: 385: + IC(0.000 ns) + CELL(0.086 ns) = 152.677 ns; Loc. = LCCOMB_X43_Y30_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.763 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37 386 COMB LCCOMB_X43_Y30_N8 2 " "Info: 386: + IC(0.000 ns) + CELL(0.086 ns) = 152.763 ns; Loc. = LCCOMB_X43_Y30_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.849 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39 387 COMB LCCOMB_X43_Y30_N10 2 " "Info: 387: + IC(0.000 ns) + CELL(0.086 ns) = 152.849 ns; Loc. = LCCOMB_X43_Y30_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.935 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41 388 COMB LCCOMB_X43_Y30_N12 2 " "Info: 388: + IC(0.000 ns) + CELL(0.086 ns) = 152.935 ns; Loc. = LCCOMB_X43_Y30_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 153.125 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43 389 COMB LCCOMB_X43_Y30_N14 2 " "Info: 389: + IC(0.000 ns) + CELL(0.190 ns) = 153.125 ns; Loc. = LCCOMB_X43_Y30_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.211 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45 390 COMB LCCOMB_X43_Y30_N16 2 " "Info: 390: + IC(0.000 ns) + CELL(0.086 ns) = 153.211 ns; Loc. = LCCOMB_X43_Y30_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.297 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47 391 COMB LCCOMB_X43_Y30_N18 2 " "Info: 391: + IC(0.000 ns) + CELL(0.086 ns) = 153.297 ns; Loc. = LCCOMB_X43_Y30_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.383 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49 392 COMB LCCOMB_X43_Y30_N20 2 " "Info: 392: + IC(0.000 ns) + CELL(0.086 ns) = 153.383 ns; Loc. = LCCOMB_X43_Y30_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.469 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51 393 COMB LCCOMB_X43_Y30_N22 2 " "Info: 393: + IC(0.000 ns) + CELL(0.086 ns) = 153.469 ns; Loc. = LCCOMB_X43_Y30_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.555 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53 394 COMB LCCOMB_X43_Y30_N24 2 " "Info: 394: + IC(0.000 ns) + CELL(0.086 ns) = 153.555 ns; Loc. = LCCOMB_X43_Y30_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.641 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55 395 COMB LCCOMB_X43_Y30_N26 1 " "Info: 395: + IC(0.000 ns) + CELL(0.086 ns) = 153.641 ns; Loc. = LCCOMB_X43_Y30_N26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 154.147 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56 396 COMB LCCOMB_X43_Y30_N28 31 " "Info: 396: + IC(0.000 ns) + CELL(0.506 ns) = 154.147 ns; Loc. = LCCOMB_X43_Y30_N28; Fanout = 31; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.370 ns) 155.620 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[869\]~2448 397 COMB LCCOMB_X44_Y28_N4 3 " "Info: 397: + IC(1.103 ns) + CELL(0.370 ns) = 155.620 ns; Loc. = LCCOMB_X44_Y28_N4; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[869\]~2448'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2448 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.706 ns) 157.838 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13 398 COMB LCCOMB_X43_Y33_N14 2 " "Info: 398: + IC(1.512 ns) + CELL(0.706 ns) = 157.838 ns; Loc. = LCCOMB_X43_Y33_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2448 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 157.924 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15 399 COMB LCCOMB_X43_Y33_N16 2 " "Info: 399: + IC(0.000 ns) + CELL(0.086 ns) = 157.924 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.010 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17 400 COMB LCCOMB_X43_Y33_N18 2 " "Info: 400: + IC(0.000 ns) + CELL(0.086 ns) = 158.010 ns; Loc. = LCCOMB_X43_Y33_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.096 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19 401 COMB LCCOMB_X43_Y33_N20 2 " "Info: 401: + IC(0.000 ns) + CELL(0.086 ns) = 158.096 ns; Loc. = LCCOMB_X43_Y33_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.182 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21 402 COMB LCCOMB_X43_Y33_N22 2 " "Info: 402: + IC(0.000 ns) + CELL(0.086 ns) = 158.182 ns; Loc. = LCCOMB_X43_Y33_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.268 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23 403 COMB LCCOMB_X43_Y33_N24 2 " "Info: 403: + IC(0.000 ns) + CELL(0.086 ns) = 158.268 ns; Loc. = LCCOMB_X43_Y33_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.354 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25 404 COMB LCCOMB_X43_Y33_N26 2 " "Info: 404: + IC(0.000 ns) + CELL(0.086 ns) = 158.354 ns; Loc. = LCCOMB_X43_Y33_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.440 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27 405 COMB LCCOMB_X43_Y33_N28 2 " "Info: 405: + IC(0.000 ns) + CELL(0.086 ns) = 158.440 ns; Loc. = LCCOMB_X43_Y33_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 158.615 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29 406 COMB LCCOMB_X43_Y33_N30 2 " "Info: 406: + IC(0.000 ns) + CELL(0.175 ns) = 158.615 ns; Loc. = LCCOMB_X43_Y33_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.701 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31 407 COMB LCCOMB_X43_Y32_N0 2 " "Info: 407: + IC(0.000 ns) + CELL(0.086 ns) = 158.701 ns; Loc. = LCCOMB_X43_Y32_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.787 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33 408 COMB LCCOMB_X43_Y32_N2 2 " "Info: 408: + IC(0.000 ns) + CELL(0.086 ns) = 158.787 ns; Loc. = LCCOMB_X43_Y32_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.873 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35 409 COMB LCCOMB_X43_Y32_N4 2 " "Info: 409: + IC(0.000 ns) + CELL(0.086 ns) = 158.873 ns; Loc. = LCCOMB_X43_Y32_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 158.959 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37 410 COMB LCCOMB_X43_Y32_N6 2 " "Info: 410: + IC(0.000 ns) + CELL(0.086 ns) = 158.959 ns; Loc. = LCCOMB_X43_Y32_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 159.045 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39 411 COMB LCCOMB_X43_Y32_N8 2 " "Info: 411: + IC(0.000 ns) + CELL(0.086 ns) = 159.045 ns; Loc. = LCCOMB_X43_Y32_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 159.131 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41 412 COMB LCCOMB_X43_Y32_N10 2 " "Info: 412: + IC(0.000 ns) + CELL(0.086 ns) = 159.131 ns; Loc. = LCCOMB_X43_Y32_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 159.217 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43 413 COMB LCCOMB_X43_Y32_N12 2 " "Info: 413: + IC(0.000 ns) + CELL(0.086 ns) = 159.217 ns; Loc. = LCCOMB_X43_Y32_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 159.407 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45 414 COMB LCCOMB_X43_Y32_N14 2 " "Info: 414: + IC(0.000 ns) + CELL(0.190 ns) = 159.407 ns; Loc. = LCCOMB_X43_Y32_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 159.493 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47 415 COMB LCCOMB_X43_Y32_N16 2 " "Info: 415: + IC(0.000 ns) + CELL(0.086 ns) = 159.493 ns; Loc. = LCCOMB_X43_Y32_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 159.579 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49 416 COMB LCCOMB_X43_Y32_N18 2 " "Info: 416: + IC(0.000 ns) + CELL(0.086 ns) = 159.579 ns; Loc. = LCCOMB_X43_Y32_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 159.665 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51 417 COMB LCCOMB_X43_Y32_N20 2 " "Info: 417: + IC(0.000 ns) + CELL(0.086 ns) = 159.665 ns; Loc. = LCCOMB_X43_Y32_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 159.751 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53 418 COMB LCCOMB_X43_Y32_N22 2 " "Info: 418: + IC(0.000 ns) + CELL(0.086 ns) = 159.751 ns; Loc. = LCCOMB_X43_Y32_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 159.837 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55 419 COMB LCCOMB_X43_Y32_N24 2 " "Info: 419: + IC(0.000 ns) + CELL(0.086 ns) = 159.837 ns; Loc. = LCCOMB_X43_Y32_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 159.923 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57 420 COMB LCCOMB_X43_Y32_N26 1 " "Info: 420: + IC(0.000 ns) + CELL(0.086 ns) = 159.923 ns; Loc. = LCCOMB_X43_Y32_N26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 160.429 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58 421 COMB LCCOMB_X43_Y32_N28 32 " "Info: 421: + IC(0.000 ns) + CELL(0.506 ns) = 160.429 ns; Loc. = LCCOMB_X43_Y32_N28; Fanout = 32; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.206 ns) 162.479 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~2482 422 COMB LCCOMB_X48_Y31_N0 3 " "Info: 422: + IC(1.844 ns) + CELL(0.206 ns) = 162.479 ns; Loc. = LCCOMB_X48_Y31_N0; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~2482'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.621 ns) 164.533 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~3 423 COMB LCCOMB_X45_Y33_N4 2 " "Info: 423: + IC(1.433 ns) + CELL(0.621 ns) = 164.533 ns; Loc. = LCCOMB_X45_Y33_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 164.619 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5 424 COMB LCCOMB_X45_Y33_N6 2 " "Info: 424: + IC(0.000 ns) + CELL(0.086 ns) = 164.619 ns; Loc. = LCCOMB_X45_Y33_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 164.705 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7 425 COMB LCCOMB_X45_Y33_N8 2 " "Info: 425: + IC(0.000 ns) + CELL(0.086 ns) = 164.705 ns; Loc. = LCCOMB_X45_Y33_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 164.791 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9 426 COMB LCCOMB_X45_Y33_N10 2 " "Info: 426: + IC(0.000 ns) + CELL(0.086 ns) = 164.791 ns; Loc. = LCCOMB_X45_Y33_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 164.877 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11 427 COMB LCCOMB_X45_Y33_N12 2 " "Info: 427: + IC(0.000 ns) + CELL(0.086 ns) = 164.877 ns; Loc. = LCCOMB_X45_Y33_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 165.067 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13 428 COMB LCCOMB_X45_Y33_N14 2 " "Info: 428: + IC(0.000 ns) + CELL(0.190 ns) = 165.067 ns; Loc. = LCCOMB_X45_Y33_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 165.153 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15 429 COMB LCCOMB_X45_Y33_N16 2 " "Info: 429: + IC(0.000 ns) + CELL(0.086 ns) = 165.153 ns; Loc. = LCCOMB_X45_Y33_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 165.239 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17 430 COMB LCCOMB_X45_Y33_N18 2 " "Info: 430: + IC(0.000 ns) + CELL(0.086 ns) = 165.239 ns; Loc. = LCCOMB_X45_Y33_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 165.325 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19 431 COMB LCCOMB_X45_Y33_N20 2 " "Info: 431: + IC(0.000 ns) + CELL(0.086 ns) = 165.325 ns; Loc. = LCCOMB_X45_Y33_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 165.411 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21 432 COMB LCCOMB_X45_Y33_N22 2 " "Info: 432: + IC(0.000 ns) + CELL(0.086 ns) = 165.411 ns; Loc. = LCCOMB_X45_Y33_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 165.497 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23 433 COMB LCCOMB_X45_Y33_N24 2 " "Info: 433: + IC(0.000 ns) + CELL(0.086 ns) = 165.497 ns; Loc. = LCCOMB_X45_Y33_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 165.583 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25 434 COMB LCCOMB_X45_Y33_N26 2 " "Info: 434: + IC(0.000 ns) + CELL(0.086 ns) = 165.583 ns; Loc. = LCCOMB_X45_Y33_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 165.669 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27 435 COMB LCCOMB_X45_Y33_N28 2 " "Info: 435: + IC(0.000 ns) + CELL(0.086 ns) = 165.669 ns; Loc. = LCCOMB_X45_Y33_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 165.844 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29 436 COMB LCCOMB_X45_Y33_N30 2 " "Info: 436: + IC(0.000 ns) + CELL(0.175 ns) = 165.844 ns; Loc. = LCCOMB_X45_Y33_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 165.930 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31 437 COMB LCCOMB_X45_Y32_N0 2 " "Info: 437: + IC(0.000 ns) + CELL(0.086 ns) = 165.930 ns; Loc. = LCCOMB_X45_Y32_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.016 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33 438 COMB LCCOMB_X45_Y32_N2 2 " "Info: 438: + IC(0.000 ns) + CELL(0.086 ns) = 166.016 ns; Loc. = LCCOMB_X45_Y32_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.102 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35 439 COMB LCCOMB_X45_Y32_N4 2 " "Info: 439: + IC(0.000 ns) + CELL(0.086 ns) = 166.102 ns; Loc. = LCCOMB_X45_Y32_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.188 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37 440 COMB LCCOMB_X45_Y32_N6 2 " "Info: 440: + IC(0.000 ns) + CELL(0.086 ns) = 166.188 ns; Loc. = LCCOMB_X45_Y32_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.274 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39 441 COMB LCCOMB_X45_Y32_N8 2 " "Info: 441: + IC(0.000 ns) + CELL(0.086 ns) = 166.274 ns; Loc. = LCCOMB_X45_Y32_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.360 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41 442 COMB LCCOMB_X45_Y32_N10 2 " "Info: 442: + IC(0.000 ns) + CELL(0.086 ns) = 166.360 ns; Loc. = LCCOMB_X45_Y32_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.446 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43 443 COMB LCCOMB_X45_Y32_N12 2 " "Info: 443: + IC(0.000 ns) + CELL(0.086 ns) = 166.446 ns; Loc. = LCCOMB_X45_Y32_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 166.636 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45 444 COMB LCCOMB_X45_Y32_N14 2 " "Info: 444: + IC(0.000 ns) + CELL(0.190 ns) = 166.636 ns; Loc. = LCCOMB_X45_Y32_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.722 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47 445 COMB LCCOMB_X45_Y32_N16 2 " "Info: 445: + IC(0.000 ns) + CELL(0.086 ns) = 166.722 ns; Loc. = LCCOMB_X45_Y32_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.808 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49 446 COMB LCCOMB_X45_Y32_N18 2 " "Info: 446: + IC(0.000 ns) + CELL(0.086 ns) = 166.808 ns; Loc. = LCCOMB_X45_Y32_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.894 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51 447 COMB LCCOMB_X45_Y32_N20 2 " "Info: 447: + IC(0.000 ns) + CELL(0.086 ns) = 166.894 ns; Loc. = LCCOMB_X45_Y32_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 166.980 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53 448 COMB LCCOMB_X45_Y32_N22 2 " "Info: 448: + IC(0.000 ns) + CELL(0.086 ns) = 166.980 ns; Loc. = LCCOMB_X45_Y32_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.066 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55 449 COMB LCCOMB_X45_Y32_N24 2 " "Info: 449: + IC(0.000 ns) + CELL(0.086 ns) = 167.066 ns; Loc. = LCCOMB_X45_Y32_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.152 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57 450 COMB LCCOMB_X45_Y32_N26 2 " "Info: 450: + IC(0.000 ns) + CELL(0.086 ns) = 167.152 ns; Loc. = LCCOMB_X45_Y32_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.238 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59 451 COMB LCCOMB_X45_Y32_N28 1 " "Info: 451: + IC(0.000 ns) + CELL(0.086 ns) = 167.238 ns; Loc. = LCCOMB_X45_Y32_N28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 167.744 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60 452 COMB LCCOMB_X45_Y32_N30 33 " "Info: 452: + IC(0.000 ns) + CELL(0.506 ns) = 167.744 ns; Loc. = LCCOMB_X45_Y32_N30; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.206 ns) 169.477 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[928\]~2512 453 COMB LCCOMB_X48_Y31_N6 3 " "Info: 453: + IC(1.527 ns) + CELL(0.206 ns) = 169.477 ns; Loc. = LCCOMB_X48_Y31_N6; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[928\]~2512'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~2512 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.596 ns) 171.137 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[1\]~3 454 COMB LCCOMB_X45_Y31_N2 2 " "Info: 454: + IC(1.064 ns) + CELL(0.596 ns) = 171.137 ns; Loc. = LCCOMB_X45_Y31_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~2512 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 171.223 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[2\]~5 455 COMB LCCOMB_X45_Y31_N4 2 " "Info: 455: + IC(0.000 ns) + CELL(0.086 ns) = 171.223 ns; Loc. = LCCOMB_X45_Y31_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 171.309 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7 456 COMB LCCOMB_X45_Y31_N6 2 " "Info: 456: + IC(0.000 ns) + CELL(0.086 ns) = 171.309 ns; Loc. = LCCOMB_X45_Y31_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 171.395 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9 457 COMB LCCOMB_X45_Y31_N8 2 " "Info: 457: + IC(0.000 ns) + CELL(0.086 ns) = 171.395 ns; Loc. = LCCOMB_X45_Y31_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 171.481 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11 458 COMB LCCOMB_X45_Y31_N10 2 " "Info: 458: + IC(0.000 ns) + CELL(0.086 ns) = 171.481 ns; Loc. = LCCOMB_X45_Y31_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 171.567 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13 459 COMB LCCOMB_X45_Y31_N12 2 " "Info: 459: + IC(0.000 ns) + CELL(0.086 ns) = 171.567 ns; Loc. = LCCOMB_X45_Y31_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 171.757 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15 460 COMB LCCOMB_X45_Y31_N14 2 " "Info: 460: + IC(0.000 ns) + CELL(0.190 ns) = 171.757 ns; Loc. = LCCOMB_X45_Y31_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 171.843 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17 461 COMB LCCOMB_X45_Y31_N16 2 " "Info: 461: + IC(0.000 ns) + CELL(0.086 ns) = 171.843 ns; Loc. = LCCOMB_X45_Y31_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 171.929 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19 462 COMB LCCOMB_X45_Y31_N18 2 " "Info: 462: + IC(0.000 ns) + CELL(0.086 ns) = 171.929 ns; Loc. = LCCOMB_X45_Y31_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.015 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21 463 COMB LCCOMB_X45_Y31_N20 2 " "Info: 463: + IC(0.000 ns) + CELL(0.086 ns) = 172.015 ns; Loc. = LCCOMB_X45_Y31_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.101 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23 464 COMB LCCOMB_X45_Y31_N22 2 " "Info: 464: + IC(0.000 ns) + CELL(0.086 ns) = 172.101 ns; Loc. = LCCOMB_X45_Y31_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.187 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25 465 COMB LCCOMB_X45_Y31_N24 2 " "Info: 465: + IC(0.000 ns) + CELL(0.086 ns) = 172.187 ns; Loc. = LCCOMB_X45_Y31_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.273 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27 466 COMB LCCOMB_X45_Y31_N26 2 " "Info: 466: + IC(0.000 ns) + CELL(0.086 ns) = 172.273 ns; Loc. = LCCOMB_X45_Y31_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.359 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29 467 COMB LCCOMB_X45_Y31_N28 2 " "Info: 467: + IC(0.000 ns) + CELL(0.086 ns) = 172.359 ns; Loc. = LCCOMB_X45_Y31_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 172.534 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31 468 COMB LCCOMB_X45_Y31_N30 2 " "Info: 468: + IC(0.000 ns) + CELL(0.175 ns) = 172.534 ns; Loc. = LCCOMB_X45_Y31_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.620 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33 469 COMB LCCOMB_X45_Y30_N0 2 " "Info: 469: + IC(0.000 ns) + CELL(0.086 ns) = 172.620 ns; Loc. = LCCOMB_X45_Y30_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.706 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35 470 COMB LCCOMB_X45_Y30_N2 2 " "Info: 470: + IC(0.000 ns) + CELL(0.086 ns) = 172.706 ns; Loc. = LCCOMB_X45_Y30_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.792 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37 471 COMB LCCOMB_X45_Y30_N4 2 " "Info: 471: + IC(0.000 ns) + CELL(0.086 ns) = 172.792 ns; Loc. = LCCOMB_X45_Y30_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.878 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39 472 COMB LCCOMB_X45_Y30_N6 2 " "Info: 472: + IC(0.000 ns) + CELL(0.086 ns) = 172.878 ns; Loc. = LCCOMB_X45_Y30_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 172.964 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41 473 COMB LCCOMB_X45_Y30_N8 2 " "Info: 473: + IC(0.000 ns) + CELL(0.086 ns) = 172.964 ns; Loc. = LCCOMB_X45_Y30_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 173.050 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43 474 COMB LCCOMB_X45_Y30_N10 2 " "Info: 474: + IC(0.000 ns) + CELL(0.086 ns) = 173.050 ns; Loc. = LCCOMB_X45_Y30_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 173.136 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45 475 COMB LCCOMB_X45_Y30_N12 2 " "Info: 475: + IC(0.000 ns) + CELL(0.086 ns) = 173.136 ns; Loc. = LCCOMB_X45_Y30_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 173.326 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47 476 COMB LCCOMB_X45_Y30_N14 2 " "Info: 476: + IC(0.000 ns) + CELL(0.190 ns) = 173.326 ns; Loc. = LCCOMB_X45_Y30_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 173.412 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49 477 COMB LCCOMB_X45_Y30_N16 2 " "Info: 477: + IC(0.000 ns) + CELL(0.086 ns) = 173.412 ns; Loc. = LCCOMB_X45_Y30_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 173.498 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51 478 COMB LCCOMB_X45_Y30_N18 2 " "Info: 478: + IC(0.000 ns) + CELL(0.086 ns) = 173.498 ns; Loc. = LCCOMB_X45_Y30_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 173.584 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53 479 COMB LCCOMB_X45_Y30_N20 2 " "Info: 479: + IC(0.000 ns) + CELL(0.086 ns) = 173.584 ns; Loc. = LCCOMB_X45_Y30_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 173.670 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55 480 COMB LCCOMB_X45_Y30_N22 2 " "Info: 480: + IC(0.000 ns) + CELL(0.086 ns) = 173.670 ns; Loc. = LCCOMB_X45_Y30_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 173.756 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57 481 COMB LCCOMB_X45_Y30_N24 2 " "Info: 481: + IC(0.000 ns) + CELL(0.086 ns) = 173.756 ns; Loc. = LCCOMB_X45_Y30_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 173.842 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59 482 COMB LCCOMB_X45_Y30_N26 2 " "Info: 482: + IC(0.000 ns) + CELL(0.086 ns) = 173.842 ns; Loc. = LCCOMB_X45_Y30_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 173.928 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61 483 COMB LCCOMB_X45_Y30_N28 1 " "Info: 483: + IC(0.000 ns) + CELL(0.086 ns) = 173.928 ns; Loc. = LCCOMB_X45_Y30_N28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 174.434 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62 484 COMB LCCOMB_X45_Y30_N30 34 " "Info: 484: + IC(0.000 ns) + CELL(0.506 ns) = 174.434 ns; Loc. = LCCOMB_X45_Y30_N30; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.206 ns) 176.136 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[966\]~2537 485 COMB LCCOMB_X42_Y32_N26 1 " "Info: 485: + IC(1.496 ns) + CELL(0.206 ns) = 176.136 ns; Loc. = LCCOMB_X42_Y32_N26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[966\]~2537'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[966]~2537 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.705 ns) 178.638 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[7\]~15 486 COMB LCCOMB_X48_Y31_N30 1 " "Info: 486: + IC(1.797 ns) + CELL(0.705 ns) = 178.638 ns; Loc. = LCCOMB_X48_Y31_N30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[966]~2537 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 178.724 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~17 487 COMB LCCOMB_X48_Y30_N0 1 " "Info: 487: + IC(0.000 ns) + CELL(0.086 ns) = 178.724 ns; Loc. = LCCOMB_X48_Y30_N0; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 178.810 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19 488 COMB LCCOMB_X48_Y30_N2 1 " "Info: 488: + IC(0.000 ns) + CELL(0.086 ns) = 178.810 ns; Loc. = LCCOMB_X48_Y30_N2; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 178.896 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21 489 COMB LCCOMB_X48_Y30_N4 1 " "Info: 489: + IC(0.000 ns) + CELL(0.086 ns) = 178.896 ns; Loc. = LCCOMB_X48_Y30_N4; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 178.982 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23 490 COMB LCCOMB_X48_Y30_N6 1 " "Info: 490: + IC(0.000 ns) + CELL(0.086 ns) = 178.982 ns; Loc. = LCCOMB_X48_Y30_N6; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 179.068 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25 491 COMB LCCOMB_X48_Y30_N8 1 " "Info: 491: + IC(0.000 ns) + CELL(0.086 ns) = 179.068 ns; Loc. = LCCOMB_X48_Y30_N8; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 179.154 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27 492 COMB LCCOMB_X48_Y30_N10 1 " "Info: 492: + IC(0.000 ns) + CELL(0.086 ns) = 179.154 ns; Loc. = LCCOMB_X48_Y30_N10; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 179.240 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29 493 COMB LCCOMB_X48_Y30_N12 1 " "Info: 493: + IC(0.000 ns) + CELL(0.086 ns) = 179.240 ns; Loc. = LCCOMB_X48_Y30_N12; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 179.430 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31 494 COMB LCCOMB_X48_Y30_N14 1 " "Info: 494: + IC(0.000 ns) + CELL(0.190 ns) = 179.430 ns; Loc. = LCCOMB_X48_Y30_N14; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 179.516 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33 495 COMB LCCOMB_X48_Y30_N16 1 " "Info: 495: + IC(0.000 ns) + CELL(0.086 ns) = 179.516 ns; Loc. = LCCOMB_X48_Y30_N16; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 179.602 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35 496 COMB LCCOMB_X48_Y30_N18 1 " "Info: 496: + IC(0.000 ns) + CELL(0.086 ns) = 179.602 ns; Loc. = LCCOMB_X48_Y30_N18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 179.688 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37 497 COMB LCCOMB_X48_Y30_N20 1 " "Info: 497: + IC(0.000 ns) + CELL(0.086 ns) = 179.688 ns; Loc. = LCCOMB_X48_Y30_N20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 179.774 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39 498 COMB LCCOMB_X48_Y30_N22 1 " "Info: 498: + IC(0.000 ns) + CELL(0.086 ns) = 179.774 ns; Loc. = LCCOMB_X48_Y30_N22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 179.860 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41 499 COMB LCCOMB_X48_Y30_N24 1 " "Info: 499: + IC(0.000 ns) + CELL(0.086 ns) = 179.860 ns; Loc. = LCCOMB_X48_Y30_N24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 179.946 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43 500 COMB LCCOMB_X48_Y30_N26 1 " "Info: 500: + IC(0.000 ns) + CELL(0.086 ns) = 179.946 ns; Loc. = LCCOMB_X48_Y30_N26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 180.032 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45 501 COMB LCCOMB_X48_Y30_N28 1 " "Info: 501: + IC(0.000 ns) + CELL(0.086 ns) = 180.032 ns; Loc. = LCCOMB_X48_Y30_N28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 180.207 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47 502 COMB LCCOMB_X48_Y30_N30 1 " "Info: 502: + IC(0.000 ns) + CELL(0.175 ns) = 180.207 ns; Loc. = LCCOMB_X48_Y30_N30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 180.293 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49 503 COMB LCCOMB_X48_Y29_N0 1 " "Info: 503: + IC(0.000 ns) + CELL(0.086 ns) = 180.293 ns; Loc. = LCCOMB_X48_Y29_N0; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 180.379 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51 504 COMB LCCOMB_X48_Y29_N2 1 " "Info: 504: + IC(0.000 ns) + CELL(0.086 ns) = 180.379 ns; Loc. = LCCOMB_X48_Y29_N2; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 180.465 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53 505 COMB LCCOMB_X48_Y29_N4 1 " "Info: 505: + IC(0.000 ns) + CELL(0.086 ns) = 180.465 ns; Loc. = LCCOMB_X48_Y29_N4; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 180.551 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55 506 COMB LCCOMB_X48_Y29_N6 1 " "Info: 506: + IC(0.000 ns) + CELL(0.086 ns) = 180.551 ns; Loc. = LCCOMB_X48_Y29_N6; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 180.637 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57 507 COMB LCCOMB_X48_Y29_N8 1 " "Info: 507: + IC(0.000 ns) + CELL(0.086 ns) = 180.637 ns; Loc. = LCCOMB_X48_Y29_N8; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 180.723 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59 508 COMB LCCOMB_X48_Y29_N10 1 " "Info: 508: + IC(0.000 ns) + CELL(0.086 ns) = 180.723 ns; Loc. = LCCOMB_X48_Y29_N10; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 180.809 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61 509 COMB LCCOMB_X48_Y29_N12 1 " "Info: 509: + IC(0.000 ns) + CELL(0.086 ns) = 180.809 ns; Loc. = LCCOMB_X48_Y29_N12; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 180.999 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63 510 COMB LCCOMB_X48_Y29_N14 1 " "Info: 510: + IC(0.000 ns) + CELL(0.190 ns) = 180.999 ns; Loc. = LCCOMB_X48_Y29_N14; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 181.505 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64 511 COMB LCCOMB_X48_Y29_N16 3 " "Info: 511: + IC(0.000 ns) + CELL(0.506 ns) = 181.505 ns; Loc. = LCCOMB_X48_Y29_N16; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.621 ns) 183.689 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94 512 COMB LCCOMB_X48_Y35_N0 2 " "Info: 512: + IC(1.563 ns) + CELL(0.621 ns) = 183.689 ns; Loc. = LCCOMB_X48_Y35_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.775 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96 513 COMB LCCOMB_X48_Y35_N2 2 " "Info: 513: + IC(0.000 ns) + CELL(0.086 ns) = 183.775 ns; Loc. = LCCOMB_X48_Y35_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.861 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98 514 COMB LCCOMB_X48_Y35_N4 2 " "Info: 514: + IC(0.000 ns) + CELL(0.086 ns) = 183.861 ns; Loc. = LCCOMB_X48_Y35_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.947 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100 515 COMB LCCOMB_X48_Y35_N6 2 " "Info: 515: + IC(0.000 ns) + CELL(0.086 ns) = 183.947 ns; Loc. = LCCOMB_X48_Y35_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.033 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102 516 COMB LCCOMB_X48_Y35_N8 2 " "Info: 516: + IC(0.000 ns) + CELL(0.086 ns) = 184.033 ns; Loc. = LCCOMB_X48_Y35_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.119 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104 517 COMB LCCOMB_X48_Y35_N10 2 " "Info: 517: + IC(0.000 ns) + CELL(0.086 ns) = 184.119 ns; Loc. = LCCOMB_X48_Y35_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.205 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106 518 COMB LCCOMB_X48_Y35_N12 2 " "Info: 518: + IC(0.000 ns) + CELL(0.086 ns) = 184.205 ns; Loc. = LCCOMB_X48_Y35_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 184.395 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108 519 COMB LCCOMB_X48_Y35_N14 2 " "Info: 519: + IC(0.000 ns) + CELL(0.190 ns) = 184.395 ns; Loc. = LCCOMB_X48_Y35_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.481 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110 520 COMB LCCOMB_X48_Y35_N16 2 " "Info: 520: + IC(0.000 ns) + CELL(0.086 ns) = 184.481 ns; Loc. = LCCOMB_X48_Y35_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.567 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112 521 COMB LCCOMB_X48_Y35_N18 2 " "Info: 521: + IC(0.000 ns) + CELL(0.086 ns) = 184.567 ns; Loc. = LCCOMB_X48_Y35_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.653 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114 522 COMB LCCOMB_X48_Y35_N20 2 " "Info: 522: + IC(0.000 ns) + CELL(0.086 ns) = 184.653 ns; Loc. = LCCOMB_X48_Y35_N20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.739 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116 523 COMB LCCOMB_X48_Y35_N22 2 " "Info: 523: + IC(0.000 ns) + CELL(0.086 ns) = 184.739 ns; Loc. = LCCOMB_X48_Y35_N22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.825 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118 524 COMB LCCOMB_X48_Y35_N24 2 " "Info: 524: + IC(0.000 ns) + CELL(0.086 ns) = 184.825 ns; Loc. = LCCOMB_X48_Y35_N24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.911 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120 525 COMB LCCOMB_X48_Y35_N26 2 " "Info: 525: + IC(0.000 ns) + CELL(0.086 ns) = 184.911 ns; Loc. = LCCOMB_X48_Y35_N26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.997 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122 526 COMB LCCOMB_X48_Y35_N28 2 " "Info: 526: + IC(0.000 ns) + CELL(0.086 ns) = 184.997 ns; Loc. = LCCOMB_X48_Y35_N28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 185.172 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124 527 COMB LCCOMB_X48_Y35_N30 2 " "Info: 527: + IC(0.000 ns) + CELL(0.175 ns) = 185.172 ns; Loc. = LCCOMB_X48_Y35_N30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.258 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126 528 COMB LCCOMB_X48_Y34_N0 2 " "Info: 528: + IC(0.000 ns) + CELL(0.086 ns) = 185.258 ns; Loc. = LCCOMB_X48_Y34_N0; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.344 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128 529 COMB LCCOMB_X48_Y34_N2 2 " "Info: 529: + IC(0.000 ns) + CELL(0.086 ns) = 185.344 ns; Loc. = LCCOMB_X48_Y34_N2; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.430 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130 530 COMB LCCOMB_X48_Y34_N4 2 " "Info: 530: + IC(0.000 ns) + CELL(0.086 ns) = 185.430 ns; Loc. = LCCOMB_X48_Y34_N4; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.516 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132 531 COMB LCCOMB_X48_Y34_N6 2 " "Info: 531: + IC(0.000 ns) + CELL(0.086 ns) = 185.516 ns; Loc. = LCCOMB_X48_Y34_N6; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.602 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134 532 COMB LCCOMB_X48_Y34_N8 2 " "Info: 532: + IC(0.000 ns) + CELL(0.086 ns) = 185.602 ns; Loc. = LCCOMB_X48_Y34_N8; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.688 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136 533 COMB LCCOMB_X48_Y34_N10 2 " "Info: 533: + IC(0.000 ns) + CELL(0.086 ns) = 185.688 ns; Loc. = LCCOMB_X48_Y34_N10; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.774 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138 534 COMB LCCOMB_X48_Y34_N12 2 " "Info: 534: + IC(0.000 ns) + CELL(0.086 ns) = 185.774 ns; Loc. = LCCOMB_X48_Y34_N12; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 185.964 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140 535 COMB LCCOMB_X48_Y34_N14 2 " "Info: 535: + IC(0.000 ns) + CELL(0.190 ns) = 185.964 ns; Loc. = LCCOMB_X48_Y34_N14; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 186.050 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142 536 COMB LCCOMB_X48_Y34_N16 2 " "Info: 536: + IC(0.000 ns) + CELL(0.086 ns) = 186.050 ns; Loc. = LCCOMB_X48_Y34_N16; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 186.556 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~143 537 COMB LCCOMB_X48_Y34_N18 1 " "Info: 537: + IC(0.000 ns) + CELL(0.506 ns) = 186.556 ns; Loc. = LCCOMB_X48_Y34_N18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~143'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~143 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.206 ns) 187.455 ns vga:Inst_vga\|lastv~79 538 COMB LCCOMB_X49_Y34_N26 1 " "Info: 538: + IC(0.693 ns) + CELL(0.206 ns) = 187.455 ns; Loc. = LCCOMB_X49_Y34_N26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lastv~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~143 vga:Inst_vga|lastv~79 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.206 ns) 189.134 ns vga:Inst_vga\|lastv~80 539 COMB LCCOMB_X47_Y37_N16 5 " "Info: 539: + IC(1.473 ns) + CELL(0.206 ns) = 189.134 ns; Loc. = LCCOMB_X47_Y37_N16; Fanout = 5; COMB Node = 'vga:Inst_vga\|lastv~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { vga:Inst_vga|lastv~79 vga:Inst_vga|lastv~80 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.596 ns) 192.230 ns vga:Inst_vga\|Add7~51 540 COMB LCCOMB_X74_Y40_N18 2 " "Info: 540: + IC(2.500 ns) + CELL(0.596 ns) = 192.230 ns; Loc. = LCCOMB_X74_Y40_N18; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add7~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.096 ns" { vga:Inst_vga|lastv~80 vga:Inst_vga|Add7~51 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 192.736 ns vga:Inst_vga\|Add7~52 541 COMB LCCOMB_X74_Y40_N20 1 " "Info: 541: + IC(0.000 ns) + CELL(0.506 ns) = 192.736 ns; Loc. = LCCOMB_X74_Y40_N20; Fanout = 1; COMB Node = 'vga:Inst_vga\|Add7~52'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|Add7~51 vga:Inst_vga|Add7~52 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.621 ns) 194.056 ns vga:Inst_vga\|LessThan10~53 542 COMB LCCOMB_X75_Y40_N20 1 " "Info: 542: + IC(0.699 ns) + CELL(0.621 ns) = 194.056 ns; Loc. = LCCOMB_X75_Y40_N20; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan10~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { vga:Inst_vga|Add7~52 vga:Inst_vga|LessThan10~53 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.142 ns vga:Inst_vga\|LessThan10~55 543 COMB LCCOMB_X75_Y40_N22 1 " "Info: 543: + IC(0.000 ns) + CELL(0.086 ns) = 194.142 ns; Loc. = LCCOMB_X75_Y40_N22; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan10~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan10~53 vga:Inst_vga|LessThan10~55 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.228 ns vga:Inst_vga\|LessThan10~57 544 COMB LCCOMB_X75_Y40_N24 1 " "Info: 544: + IC(0.000 ns) + CELL(0.086 ns) = 194.228 ns; Loc. = LCCOMB_X75_Y40_N24; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan10~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan10~55 vga:Inst_vga|LessThan10~57 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.314 ns vga:Inst_vga\|LessThan10~59 545 COMB LCCOMB_X75_Y40_N26 1 " "Info: 545: + IC(0.000 ns) + CELL(0.086 ns) = 194.314 ns; Loc. = LCCOMB_X75_Y40_N26; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan10~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan10~57 vga:Inst_vga|LessThan10~59 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 194.400 ns vga:Inst_vga\|LessThan10~61 546 COMB LCCOMB_X75_Y40_N28 1 " "Info: 546: + IC(0.000 ns) + CELL(0.086 ns) = 194.400 ns; Loc. = LCCOMB_X75_Y40_N28; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan10~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan10~59 vga:Inst_vga|LessThan10~61 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 194.906 ns vga:Inst_vga\|LessThan10~62 547 COMB LCCOMB_X75_Y40_N30 1 " "Info: 547: + IC(0.000 ns) + CELL(0.506 ns) = 194.906 ns; Loc. = LCCOMB_X75_Y40_N30; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan10~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|LessThan10~61 vga:Inst_vga|LessThan10~62 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.262 ns) + CELL(0.202 ns) 197.370 ns vga:Inst_vga\|process_0~36 548 COMB LCCOMB_X67_Y32_N0 5 " "Info: 548: + IC(2.262 ns) + CELL(0.202 ns) = 197.370 ns; Loc. = LCCOMB_X67_Y32_N0; Fanout = 5; COMB Node = 'vga:Inst_vga\|process_0~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { vga:Inst_vga|LessThan10~62 vga:Inst_vga|process_0~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.206 ns) 197.981 ns vga:Inst_vga\|vSum\[29\]~289 549 COMB LCCOMB_X67_Y32_N26 64 " "Info: 549: + IC(0.405 ns) + CELL(0.206 ns) = 197.981 ns; Loc. = LCCOMB_X67_Y32_N26; Fanout = 64; COMB Node = 'vga:Inst_vga\|vSum\[29\]~289'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { vga:Inst_vga|process_0~36 vga:Inst_vga|vSum[29]~289 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.822 ns) 201.364 ns vga:Inst_vga\|vSum\[31\] 550 REG LCFF_X57_Y26_N31 64 " "Info: 550: + IC(2.561 ns) + CELL(0.822 ns) = 201.364 ns; Loc. = LCFF_X57_Y26_N31; Fanout = 64; REG Node = 'vga:Inst_vga\|vSum\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.383 ns" { vga:Inst_vga|vSum[29]~289 vga:Inst_vga|vSum[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "93.212 ns ( 46.29 % ) " "Info: Total cell delay = 93.212 ns ( 46.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "108.152 ns ( 53.71 % ) " "Info: Total interconnect delay = 108.152 ns ( 53.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "201.364 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~119 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[99]~2054 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~2062 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[194]~2073 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[231]~2076 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[257]~2091 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2102 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~2113 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[355]~2122 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[454]~2161 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2179 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[518]~2194 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~2211 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~2229 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2251 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[646]~2272 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2346 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2370 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[803]~2395 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~2423 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2448 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~2512 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[966]~2537 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~143 vga:Inst_vga|lastv~79 vga:Inst_vga|lastv~80 vga:Inst_vga|Add7~51 vga:Inst_vga|Add7~52 vga:Inst_vga|LessThan10~53 vga:Inst_vga|LessThan10~55 vga:Inst_vga|LessThan10~57 vga:Inst_vga|LessThan10~59 vga:Inst_vga|LessThan10~61 vga:Inst_vga|LessThan10~62 vga:Inst_vga|process_0~36 vga:Inst_vga|vSum[29]~289 vga:Inst_vga|vSum[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "201.364 ns" { vga:Inst_vga|cnt[31] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~119 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[99]~2054 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~2062 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[194]~2073 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[231]~2076 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[257]~2091 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2102 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~2113 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[355]~2122 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[454]~2161 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2179 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[518]~2194 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~2211 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~2229 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2251 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[646]~2272 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2346 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2370 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[803]~2395 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~2423 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2448 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~2512 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[966]~2537 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~143 {} vga:Inst_vga|lastv~79 {} vga:Inst_vga|lastv~80 {} vga:Inst_vga|Add7~51 {} vga:Inst_vga|Add7~52 {} vga:Inst_vga|LessThan10~53 {} vga:Inst_vga|LessThan10~55 {} vga:Inst_vga|LessThan10~57 {} vga:Inst_vga|LessThan10~59 {} vga:Inst_vga|LessThan10~61 {} vga:Inst_vga|LessThan10~62 {} vga:Inst_vga|process_0~36 {} vga:Inst_vga|vSum[29]~289 {} vga:Inst_vga|vSum[31] {} } { 0.000ns 1.302ns 1.130ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.061ns 0.381ns 0.360ns 2.290ns 1.053ns 0.386ns 2.493ns 0.383ns 1.281ns 0.385ns 0.373ns 0.378ns 0.377ns 0.000ns 0.000ns 0.381ns 0.697ns 0.000ns 0.000ns 0.000ns 0.708ns 0.707ns 0.000ns 1.092ns 0.370ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.411ns 1.120ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.602ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.070ns 0.677ns 0.000ns 0.418ns 1.194ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.129ns 1.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.532ns 0.680ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.314ns 1.131ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.446ns 2.141ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.547ns 2.162ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.555ns 2.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.917ns 2.576ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.124ns 2.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.133ns 2.157ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.167ns 2.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.546ns 1.514ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.483ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.551ns 1.122ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.488ns 1.038ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.142ns 1.479ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.531ns 1.490ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.153ns 1.415ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.200ns 1.078ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.103ns 1.512ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.844ns 1.433ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.527ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.496ns 1.797ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.563ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.693ns 1.473ns 2.500ns 0.000ns 0.699ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.262ns 0.405ns 2.561ns } { 0.000ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.506ns 0.206ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.506ns 0.366ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.724ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.596ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.621ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.724ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.705ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.206ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.031 ns - Smallest " "Info: - Smallest clock skew is 0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 6.556 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100\" to destination register is 6.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 4.438 ns clk50~clkctrl 3 COMB CLKCTRL_G2 369 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 4.438 ns; Loc. = CLKCTRL_G2; Fanout = 369; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.666 ns) 6.556 ns vga:Inst_vga\|vSum\[31\] 4 REG LCFF_X57_Y26_N31 64 " "Info: 4: + IC(1.452 ns) + CELL(0.666 ns) = 6.556 ns; Loc. = LCFF_X57_Y26_N31; Fanout = 64; REG Node = 'vga:Inst_vga\|vSum\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { clk50~clkctrl vga:Inst_vga|vSum[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.73 % ) " "Info: Total cell delay = 2.736 ns ( 41.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.820 ns ( 58.27 % ) " "Info: Total interconnect delay = 3.820 ns ( 58.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.556 ns" { clk100 clk50 clk50~clkctrl vga:Inst_vga|vSum[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.556 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} vga:Inst_vga|vSum[31] {} } { 0.000ns 0.000ns 0.522ns 1.846ns 1.452ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 6.525 ns - Longest register " "Info: - Longest clock path from clock \"clk100\" to source register is 6.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 4.438 ns clk50~clkctrl 3 COMB CLKCTRL_G2 369 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 4.438 ns; Loc. = CLKCTRL_G2; Fanout = 369; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.666 ns) 6.525 ns vga:Inst_vga\|cnt\[31\] 4 REG LCFF_X51_Y29_N31 125 " "Info: 4: + IC(1.421 ns) + CELL(0.666 ns) = 6.525 ns; Loc. = LCFF_X51_Y29_N31; Fanout = 125; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { clk50~clkctrl vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.93 % ) " "Info: Total cell delay = 2.736 ns ( 41.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.789 ns ( 58.07 % ) " "Info: Total interconnect delay = 3.789 ns ( 58.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { clk100 clk50 clk50~clkctrl vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.525 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} vga:Inst_vga|cnt[31] {} } { 0.000ns 0.000ns 0.522ns 1.846ns 1.421ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.556 ns" { clk100 clk50 clk50~clkctrl vga:Inst_vga|vSum[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.556 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} vga:Inst_vga|vSum[31] {} } { 0.000ns 0.000ns 0.522ns 1.846ns 1.452ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { clk100 clk50 clk50~clkctrl vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.525 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} vga:Inst_vga|cnt[31] {} } { 0.000ns 0.000ns 0.522ns 1.846ns 1.421ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "201.364 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~119 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[99]~2054 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~2062 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[194]~2073 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[231]~2076 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[257]~2091 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2102 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~2113 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[355]~2122 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[454]~2161 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2179 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[518]~2194 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~2211 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~2229 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2251 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[646]~2272 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2346 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2370 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[803]~2395 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~2423 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2448 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~2512 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~3 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[966]~2537 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~15 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~17 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~143 vga:Inst_vga|lastv~79 vga:Inst_vga|lastv~80 vga:Inst_vga|Add7~51 vga:Inst_vga|Add7~52 vga:Inst_vga|LessThan10~53 vga:Inst_vga|LessThan10~55 vga:Inst_vga|LessThan10~57 vga:Inst_vga|LessThan10~59 vga:Inst_vga|LessThan10~61 vga:Inst_vga|LessThan10~62 vga:Inst_vga|process_0~36 vga:Inst_vga|vSum[29]~289 vga:Inst_vga|vSum[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "201.364 ns" { vga:Inst_vga|cnt[31] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~119 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[99]~2054 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~2062 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[194]~2073 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[231]~2076 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[257]~2091 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2102 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[320]~2113 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[355]~2122 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[454]~2161 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2179 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[518]~2194 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~2211 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~2229 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2251 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[646]~2272 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2346 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~2370 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[803]~2395 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~2423 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2448 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~2512 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~3 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[966]~2537 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~15 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~17 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 {} vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~143 {} vga:Inst_vga|lastv~79 {} vga:Inst_vga|lastv~80 {} vga:Inst_vga|Add7~51 {} vga:Inst_vga|Add7~52 {} vga:Inst_vga|LessThan10~53 {} vga:Inst_vga|LessThan10~55 {} vga:Inst_vga|LessThan10~57 {} vga:Inst_vga|LessThan10~59 {} vga:Inst_vga|LessThan10~61 {} vga:Inst_vga|LessThan10~62 {} vga:Inst_vga|process_0~36 {} vga:Inst_vga|vSum[29]~289 {} vga:Inst_vga|vSum[31] {} } { 0.000ns 1.302ns 1.130ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.061ns 0.381ns 0.360ns 2.290ns 1.053ns 0.386ns 2.493ns 0.383ns 1.281ns 0.385ns 0.373ns 0.378ns 0.377ns 0.000ns 0.000ns 0.381ns 0.697ns 0.000ns 0.000ns 0.000ns 0.708ns 0.707ns 0.000ns 1.092ns 0.370ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.411ns 1.120ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.602ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.070ns 0.677ns 0.000ns 0.418ns 1.194ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.129ns 1.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.532ns 0.680ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.314ns 1.131ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.446ns 2.141ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.547ns 2.162ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.555ns 2.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.917ns 2.576ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.124ns 2.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.133ns 2.157ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.167ns 2.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.546ns 1.514ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.483ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.551ns 1.122ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.488ns 1.038ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.142ns 1.479ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.531ns 1.490ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.153ns 1.415ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.200ns 1.078ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.103ns 1.512ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.844ns 1.433ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.527ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.496ns 1.797ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.563ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.693ns 1.473ns 2.500ns 0.000ns 0.699ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.262ns 0.405ns 2.561ns } { 0.000ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.506ns 0.206ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.506ns 0.366ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.724ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.596ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.621ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.724ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.705ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.206ns 0.822ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.556 ns" { clk100 clk50 clk50~clkctrl vga:Inst_vga|vSum[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.556 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} vga:Inst_vga|vSum[31] {} } { 0.000ns 0.000ns 0.522ns 1.846ns 1.452ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { clk100 clk50 clk50~clkctrl vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.525 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} vga:Inst_vga|cnt[31] {} } { 0.000ns 0.000ns 0.522ns 1.846ns 1.421ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "OV7670_PCLK register memory ov7670_capture:capture\|address\[13\] frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a61~portb_we_reg 163.03 MHz Internal " "Info: Clock \"OV7670_PCLK\" Internal fmax is restricted to 163.03 MHz between source register \"ov7670_capture:capture\|address\[13\]\" and destination memory \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a61~portb_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.674 ns + Longest register memory " "Info: + Longest register to memory delay is 4.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_capture:capture\|address\[13\] 1 REG LCFF_X62_Y45_N15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y45_N15; Fanout = 16; REG Node = 'ov7670_capture:capture\|address\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_capture:capture|address[13] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.577 ns) 1.129 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|decode_9oa:decode_b\|w_anode894w\[3\]~1 2 COMB LCCOMB_X62_Y45_N28 70 " "Info: 2: + IC(0.552 ns) + CELL(0.577 ns) = 1.129 ns; Loc. = LCCOMB_X62_Y45_N28; Fanout = 70; COMB Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|decode_9oa:decode_b\|w_anode894w\[3\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { ov7670_capture:capture|address[13] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode_b|w_anode894w[3]~1 } "NODE_NAME" } } { "db/decode_9oa.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/decode_9oa.tdf" 36 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(0.825 ns) 4.674 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a61~portb_we_reg 3 MEM M4K_X84_Y50 0 " "Info: 3: + IC(2.720 ns) + CELL(0.825 ns) = 4.674 ns; Loc. = M4K_X84_Y50; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a61~portb_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.545 ns" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode_b|w_anode894w[3]~1 frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 2007 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.402 ns ( 30.00 % ) " "Info: Total cell delay = 1.402 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.272 ns ( 70.00 % ) " "Info: Total interconnect delay = 3.272 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.674 ns" { ov7670_capture:capture|address[13] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode_b|w_anode894w[3]~1 frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.674 ns" { ov7670_capture:capture|address[13] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode_b|w_anode894w[3]~1 {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg {} } { 0.000ns 0.552ns 2.720ns } { 0.000ns 0.577ns 0.825ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.296 ns - Smallest " "Info: - Smallest clock skew is 1.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 5.164 ns + Shortest memory " "Info: + Shortest clock path from clock \"OV7670_PCLK\" to destination memory is 5.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 649 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 649; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.352 ns) + CELL(0.878 ns) 5.164 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a61~portb_we_reg 2 MEM M4K_X84_Y50 0 " "Info: 2: + IC(3.352 ns) + CELL(0.878 ns) = 5.164 ns; Loc. = M4K_X84_Y50; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a61~portb_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.230 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 2007 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 35.09 % ) " "Info: Total cell delay = 1.812 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.352 ns ( 64.91 % ) " "Info: Total interconnect delay = 3.352 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg {} } { 0.000ns 0.000ns 3.352ns } { 0.000ns 0.934ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK source 3.868 ns - Longest register " "Info: - Longest clock path from clock \"OV7670_PCLK\" to source register is 3.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 649 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 649; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 3.868 ns ov7670_capture:capture\|address\[13\] 2 REG LCFF_X62_Y45_N15 16 " "Info: 2: + IC(2.268 ns) + CELL(0.666 ns) = 3.868 ns; Loc. = LCFF_X62_Y45_N15; Fanout = 16; REG Node = 'ov7670_capture:capture\|address\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 41.37 % ) " "Info: Total cell delay = 1.600 ns ( 41.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 58.63 % ) " "Info: Total interconnect delay = 2.268 ns ( 58.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.868 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.868 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[13] {} } { 0.000ns 0.000ns 2.268ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg {} } { 0.000ns 0.000ns 3.352ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.868 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.868 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[13] {} } { 0.000ns 0.000ns 2.268ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 2007 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.674 ns" { ov7670_capture:capture|address[13] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode_b|w_anode894w[3]~1 frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.674 ns" { ov7670_capture:capture|address[13] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode_b|w_anode894w[3]~1 {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg {} } { 0.000ns 0.552ns 2.720ns } { 0.000ns 0.577ns 0.825ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg {} } { 0.000ns 0.000ns 3.352ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.868 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.868 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[13] {} } { 0.000ns 0.000ns 2.268ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a61~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 2007 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "OV7670_PCLK 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"OV7670_PCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ov7670_capture:capture\|address\[2\] frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a43~portb_address_reg1 OV7670_PCLK 271 ps " "Info: Found hold time violation between source  pin or register \"ov7670_capture:capture\|address\[2\]\" and destination pin or register \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a43~portb_address_reg1\" for clock \"OV7670_PCLK\" (Hold time is 271 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.760 ns + Largest " "Info: + Largest clock skew is 1.760 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 5.114 ns + Longest memory " "Info: + Longest clock path from clock \"OV7670_PCLK\" to destination memory is 5.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 649 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 649; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.302 ns) + CELL(0.878 ns) 5.114 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a43~portb_address_reg1 2 MEM M4K_X64_Y50 0 " "Info: 2: + IC(3.302 ns) + CELL(0.878 ns) = 5.114 ns; Loc. = M4K_X64_Y50; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a43~portb_address_reg1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 } "NODE_NAME" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 1431 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 35.43 % ) " "Info: Total cell delay = 1.812 ns ( 35.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.302 ns ( 64.57 % ) " "Info: Total interconnect delay = 3.302 ns ( 64.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.114 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 {} } { 0.000ns 0.000ns 3.302ns } { 0.000ns 0.934ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK source 3.354 ns - Shortest register " "Info: - Shortest clock path from clock \"OV7670_PCLK\" to source register is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 649 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 649; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.666 ns) 3.354 ns ov7670_capture:capture\|address\[2\] 2 REG LCFF_X68_Y50_N3 40 " "Info: 2: + IC(1.754 ns) + CELL(0.666 ns) = 3.354 ns; Loc. = LCFF_X68_Y50_N3; Fanout = 40; REG Node = 'ov7670_capture:capture\|address\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { OV7670_PCLK ov7670_capture:capture|address[2] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 47.70 % ) " "Info: Total cell delay = 1.600 ns ( 47.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.754 ns ( 52.30 % ) " "Info: Total interconnect delay = 1.754 ns ( 52.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { OV7670_PCLK ov7670_capture:capture|address[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[2] {} } { 0.000ns 0.000ns 1.754ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.114 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 {} } { 0.000ns 0.000ns 3.302ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { OV7670_PCLK ov7670_capture:capture|address[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[2] {} } { 0.000ns 0.000ns 1.754ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.452 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_capture:capture\|address\[2\] 1 REG LCFF_X68_Y50_N3 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X68_Y50_N3; Fanout = 40; REG Node = 'ov7670_capture:capture\|address\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_capture:capture|address[2] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.176 ns) 1.452 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a43~portb_address_reg1 2 MEM M4K_X64_Y50 0 " "Info: 2: + IC(1.276 ns) + CELL(0.176 ns) = 1.452 ns; Loc. = M4K_X64_Y50; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a43~portb_address_reg1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { ov7670_capture:capture|address[2] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 } "NODE_NAME" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 1431 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 12.12 % ) " "Info: Total cell delay = 0.176 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 87.88 % ) " "Info: Total interconnect delay = 1.276 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { ov7670_capture:capture|address[2] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.452 ns" { ov7670_capture:capture|address[2] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 {} } { 0.000ns 1.276ns } { 0.000ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 1431 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.114 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 {} } { 0.000ns 0.000ns 3.302ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { OV7670_PCLK ov7670_capture:capture|address[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[2] {} } { 0.000ns 0.000ns 1.754ns } { 0.000ns 0.934ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { ov7670_capture:capture|address[2] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.452 ns" { ov7670_capture:capture|address[2] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a43~portb_address_reg1 {} } { 0.000ns 1.276ns } { 0.000ns 0.176ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ov7670_capture:capture\|wr_hold\[0\] OV7670_HREF OV7670_PCLK 5.382 ns register " "Info: tsu for register \"ov7670_capture:capture\|wr_hold\[0\]\" (data pin = \"OV7670_HREF\", clock pin = \"OV7670_PCLK\") is 5.382 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.398 ns + Longest pin register " "Info: + Longest pin to register delay is 8.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_HREF 1 PIN PIN_B19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_B19; Fanout = 1; PIN Node = 'OV7670_HREF'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_HREF } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.733 ns) + CELL(0.623 ns) 8.290 ns ov7670_capture:capture\|wr_hold~0 2 COMB LCCOMB_X66_Y50_N24 1 " "Info: 2: + IC(6.733 ns) + CELL(0.623 ns) = 8.290 ns; Loc. = LCCOMB_X66_Y50_N24; Fanout = 1; COMB Node = 'ov7670_capture:capture\|wr_hold~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.356 ns" { OV7670_HREF ov7670_capture:capture|wr_hold~0 } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.398 ns ov7670_capture:capture\|wr_hold\[0\] 3 REG LCFF_X66_Y50_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.398 ns; Loc. = LCFF_X66_Y50_N25; Fanout = 2; REG Node = 'ov7670_capture:capture\|wr_hold\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ov7670_capture:capture|wr_hold~0 ov7670_capture:capture|wr_hold[0] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.665 ns ( 19.83 % ) " "Info: Total cell delay = 1.665 ns ( 19.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 80.17 % ) " "Info: Total interconnect delay = 6.733 ns ( 80.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.398 ns" { OV7670_HREF ov7670_capture:capture|wr_hold~0 ov7670_capture:capture|wr_hold[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.398 ns" { OV7670_HREF {} OV7670_HREF~combout {} ov7670_capture:capture|wr_hold~0 {} ov7670_capture:capture|wr_hold[0] {} } { 0.000ns 0.000ns 6.733ns 0.000ns } { 0.000ns 0.934ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 2.976 ns - Shortest register " "Info: - Shortest clock path from clock \"OV7670_PCLK\" to destination register is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 649 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 649; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.666 ns) 2.976 ns ov7670_capture:capture\|wr_hold\[0\] 2 REG LCFF_X66_Y50_N25 2 " "Info: 2: + IC(1.376 ns) + CELL(0.666 ns) = 2.976 ns; Loc. = LCFF_X66_Y50_N25; Fanout = 2; REG Node = 'ov7670_capture:capture\|wr_hold\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { OV7670_PCLK ov7670_capture:capture|wr_hold[0] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 53.76 % ) " "Info: Total cell delay = 1.600 ns ( 53.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 46.24 % ) " "Info: Total interconnect delay = 1.376 ns ( 46.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { OV7670_PCLK ov7670_capture:capture|wr_hold[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|wr_hold[0] {} } { 0.000ns 0.000ns 1.376ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.398 ns" { OV7670_HREF ov7670_capture:capture|wr_hold~0 ov7670_capture:capture|wr_hold[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.398 ns" { OV7670_HREF {} OV7670_HREF~combout {} ov7670_capture:capture|wr_hold~0 {} ov7670_capture:capture|wr_hold[0] {} } { 0.000ns 0.000ns 6.733ns 0.000ns } { 0.000ns 0.934ns 0.623ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { OV7670_PCLK ov7670_capture:capture|wr_hold[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|wr_hold[0] {} } { 0.000ns 0.000ns 1.376ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100 LED\[0\] ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 21.352 ns memory " "Info: tco from clock \"clk100\" to destination pin \"LED\[0\]\" through memory \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0\" is 21.352 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 6.628 ns + Longest memory " "Info: + Longest clock path from clock \"clk100\" to source memory is 6.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 4.438 ns clk50~clkctrl 3 COMB CLKCTRL_G2 369 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 4.438 ns; Loc. = CLKCTRL_G2; Fanout = 369; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.835 ns) 6.628 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X37_Y45 16 " "Info: 4: + IC(1.355 ns) + CELL(0.835 ns) = 6.628 ns; Loc. = M4K_X37_Y45; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.905 ns ( 43.83 % ) " "Info: Total cell delay = 2.905 ns ( 43.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.723 ns ( 56.17 % ) " "Info: Total interconnect delay = 3.723 ns ( 56.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.628 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 1.846ns 1.355ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.464 ns + Longest memory pin " "Info: + Longest memory to pin delay is 14.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X37_Y45 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y45; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a3 2 MEM M4K_X37_Y45 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X37_Y45; Fanout = 2; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a3 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.614 ns) 5.377 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~0 3 COMB LCCOMB_X36_Y45_N24 1 " "Info: 3: + IC(1.002 ns) + CELL(0.614 ns) = 5.377 ns; Loc. = LCCOMB_X36_Y45_N24; Fanout = 1; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~0 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.370 ns) 6.819 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4 4 COMB LCCOMB_X39_Y45_N2 4 " "Info: 4: + IC(1.072 ns) + CELL(0.370 ns) = 6.819 ns; Loc. = LCCOMB_X39_Y45_N2; Fanout = 4; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.429 ns) + CELL(3.216 ns) 14.464 ns LED\[0\] 5 PIN PIN_AC7 0 " "Info: 5: + IC(4.429 ns) + CELL(3.216 ns) = 14.464 ns; Loc. = PIN_AC7; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.645 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 LED[0] } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.961 ns ( 55.04 % ) " "Info: Total cell delay = 7.961 ns ( 55.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.503 ns ( 44.96 % ) " "Info: Total interconnect delay = 6.503 ns ( 44.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.464 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 LED[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.464 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a3 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} LED[0] {} } { 0.000ns 0.000ns 1.002ns 1.072ns 4.429ns } { 0.000ns 3.761ns 0.614ns 0.370ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.628 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 1.846ns 1.355ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.464 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a3 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 LED[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.464 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a3 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} LED[0] {} } { 0.000ns 0.000ns 1.002ns 1.072ns 4.429ns } { 0.000ns 3.761ns 0.614ns 0.370ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ov7670_capture:capture\|d_latch\[5\] OV7670_D\[5\] OV7670_PCLK -3.261 ns register " "Info: th for register \"ov7670_capture:capture\|d_latch\[5\]\" (data pin = \"OV7670_D\[5\]\", clock pin = \"OV7670_PCLK\") is -3.261 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 3.768 ns + Longest register " "Info: + Longest clock path from clock \"OV7670_PCLK\" to destination register is 3.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 649 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 649; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.666 ns) 3.768 ns ov7670_capture:capture\|d_latch\[5\] 2 REG LCFF_X66_Y50_N31 1 " "Info: 2: + IC(2.168 ns) + CELL(0.666 ns) = 3.768 ns; Loc. = LCFF_X66_Y50_N31; Fanout = 1; REG Node = 'ov7670_capture:capture\|d_latch\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { OV7670_PCLK ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 42.46 % ) " "Info: Total cell delay = 1.600 ns ( 42.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.168 ns ( 57.54 % ) " "Info: Total interconnect delay = 2.168 ns ( 57.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { OV7670_PCLK ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|d_latch[5] {} } { 0.000ns 0.000ns 2.168ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.335 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_D\[5\] 1 PIN PIN_A17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A17; Fanout = 1; PIN Node = 'OV7670_D\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_D[5] } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.087 ns) + CELL(0.206 ns) 7.227 ns ov7670_capture:capture\|d_latch\[5\]~feeder 2 COMB LCCOMB_X66_Y50_N30 1 " "Info: 2: + IC(6.087 ns) + CELL(0.206 ns) = 7.227 ns; Loc. = LCCOMB_X66_Y50_N30; Fanout = 1; COMB Node = 'ov7670_capture:capture\|d_latch\[5\]~feeder'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { OV7670_D[5] ov7670_capture:capture|d_latch[5]~feeder } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.335 ns ov7670_capture:capture\|d_latch\[5\] 3 REG LCFF_X66_Y50_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.335 ns; Loc. = LCFF_X66_Y50_N31; Fanout = 1; REG Node = 'ov7670_capture:capture\|d_latch\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ov7670_capture:capture|d_latch[5]~feeder ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 17.01 % ) " "Info: Total cell delay = 1.248 ns ( 17.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.087 ns ( 82.99 % ) " "Info: Total interconnect delay = 6.087 ns ( 82.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.335 ns" { OV7670_D[5] ov7670_capture:capture|d_latch[5]~feeder ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.335 ns" { OV7670_D[5] {} OV7670_D[5]~combout {} ov7670_capture:capture|d_latch[5]~feeder {} ov7670_capture:capture|d_latch[5] {} } { 0.000ns 0.000ns 6.087ns 0.000ns } { 0.000ns 0.934ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { OV7670_PCLK ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|d_latch[5] {} } { 0.000ns 0.000ns 2.168ns } { 0.000ns 0.934ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.335 ns" { OV7670_D[5] ov7670_capture:capture|d_latch[5]~feeder ov7670_capture:capture|d_latch[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.335 ns" { OV7670_D[5] {} OV7670_D[5]~combout {} ov7670_capture:capture|d_latch[5]~feeder {} ov7670_capture:capture|d_latch[5] {} } { 0.000ns 0.000ns 6.087ns 0.000ns } { 0.000ns 0.934ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 01:29:59 2017 " "Info: Processing ended: Fri Jun 02 01:29:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
