<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_counter4bit\impl\gwsynthesis\onekiwi_counter4bit.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_counter4bit\src\onekiwi_counter4bit.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV1P5QN48XFC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1P5</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug  4 16:39:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>54</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>58</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_400hz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkdiv_inst1/clk_out_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>key_out_Z</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>debounce_inst1/key_out_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>159.606(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>key_out_Z</td>
<td>50.000(MHz)</td>
<td>566.899(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_400hz!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_400hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_400hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>key_out_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>key_out_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.735</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.969</td>
</tr>
<tr>
<td>2</td>
<td>14.492</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.212</td>
</tr>
<tr>
<td>3</td>
<td>14.504</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.199</td>
</tr>
<tr>
<td>4</td>
<td>14.536</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.167</td>
</tr>
<tr>
<td>5</td>
<td>14.536</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.167</td>
</tr>
<tr>
<td>6</td>
<td>14.847</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.856</td>
</tr>
<tr>
<td>7</td>
<td>14.847</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.856</td>
</tr>
<tr>
<td>8</td>
<td>14.847</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.856</td>
</tr>
<tr>
<td>9</td>
<td>14.854</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.849</td>
</tr>
<tr>
<td>10</td>
<td>14.871</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.833</td>
</tr>
<tr>
<td>11</td>
<td>14.968</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.735</td>
</tr>
<tr>
<td>12</td>
<td>14.968</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.735</td>
</tr>
<tr>
<td>13</td>
<td>15.024</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.680</td>
</tr>
<tr>
<td>14</td>
<td>15.296</td>
<td>clkdiv_inst1/count_6_s0/Q</td>
<td>clkdiv_inst1/clk_out_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.407</td>
</tr>
<tr>
<td>15</td>
<td>15.307</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.396</td>
</tr>
<tr>
<td>16</td>
<td>15.307</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.396</td>
</tr>
<tr>
<td>17</td>
<td>15.322</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.382</td>
</tr>
<tr>
<td>18</td>
<td>15.322</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.382</td>
</tr>
<tr>
<td>19</td>
<td>18.236</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/Q</td>
<td>counter4bit_1/dff4_inst1/q_3_s0/D</td>
<td>key_out_Z:[F]</td>
<td>key_out_Z:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.468</td>
</tr>
<tr>
<td>20</td>
<td>18.278</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/Q</td>
<td>counter4bit_1/dff4_inst1/q_1_s0/D</td>
<td>key_out_Z:[F]</td>
<td>key_out_Z:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.426</td>
</tr>
<tr>
<td>21</td>
<td>18.327</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/Q</td>
<td>counter4bit_1/dff4_inst1/q_2_s0/D</td>
<td>key_out_Z:[F]</td>
<td>key_out_Z:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.376</td>
</tr>
<tr>
<td>22</td>
<td>18.888</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/Q</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/D</td>
<td>key_out_Z:[F]</td>
<td>key_out_Z:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>0.816</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>clkdiv_inst1/count_7_s0/Q</td>
<td>clkdiv_inst1/count_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>clkdiv_inst1/count_8_s0/Q</td>
<td>clkdiv_inst1/count_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>clkdiv_inst1/count_14_s0/Q</td>
<td>clkdiv_inst1/count_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.525</td>
<td>counter4bit_1/dff4_inst1/q_3_s0/Q</td>
<td>counter4bit_1/dff4_inst1/q_3_s0/D</td>
<td>key_out_Z:[F]</td>
<td>key_out_Z:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>counter4bit_1/dff4_inst1/q_1_s0/Q</td>
<td>counter4bit_1/dff4_inst1/q_1_s0/D</td>
<td>key_out_Z:[F]</td>
<td>key_out_Z:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>clkdiv_inst1/count_1_s0/Q</td>
<td>clkdiv_inst1/count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>clkdiv_inst1/count_10_s0/Q</td>
<td>clkdiv_inst1/count_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>clkdiv_inst1/count_11_s0/Q</td>
<td>clkdiv_inst1/count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>clkdiv_inst1/count_15_s0/Q</td>
<td>clkdiv_inst1/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>clkdiv_inst1/count_16_s0/Q</td>
<td>clkdiv_inst1/count_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.526</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/Q</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/D</td>
<td>key_out_Z:[F]</td>
<td>key_out_Z:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>12</td>
<td>0.712</td>
<td>clkdiv_inst1/count_9_s0/Q</td>
<td>clkdiv_inst1/count_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>13</td>
<td>0.785</td>
<td>clkdiv_inst1/count_6_s0/Q</td>
<td>clkdiv_inst1/count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>14</td>
<td>0.785</td>
<td>clkdiv_inst1/count_12_s0/Q</td>
<td>clkdiv_inst1/count_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>15</td>
<td>0.785</td>
<td>clkdiv_inst1/count_13_s0/Q</td>
<td>clkdiv_inst1/count_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>16</td>
<td>0.786</td>
<td>counter4bit_1/dff4_inst1/q_2_s0/Q</td>
<td>counter4bit_1/dff4_inst1/q_2_s0/D</td>
<td>key_out_Z:[F]</td>
<td>key_out_Z:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>17</td>
<td>0.786</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>18</td>
<td>0.786</td>
<td>clkdiv_inst1/count_2_s0/Q</td>
<td>clkdiv_inst1/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>19</td>
<td>0.786</td>
<td>clkdiv_inst1/count_5_s0/Q</td>
<td>clkdiv_inst1/count_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>20</td>
<td>0.788</td>
<td>clkdiv_inst1/count_4_s0/Q</td>
<td>clkdiv_inst1/count_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.788</td>
</tr>
<tr>
<td>21</td>
<td>0.966</td>
<td>clkdiv_inst1/count_3_s0/Q</td>
<td>clkdiv_inst1/count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>22</td>
<td>1.208</td>
<td>clkdiv_inst1/count_16_s0/Q</td>
<td>clkdiv_inst1/clk_out_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.208</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>3.838</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.211</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>clkdiv_inst1/n53_s3/I3</td>
</tr>
<tr>
<td>5.026</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n53_s3/F</td>
</tr>
<tr>
<td>5.760</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>clkdiv_inst1/n46_s3/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n46_s3/F</td>
</tr>
<tr>
<td>7.423</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>clkdiv_inst1/n46_s2/I1</td>
</tr>
<tr>
<td>8.238</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n46_s2/F</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>clkdiv_inst1/count_15_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.052, 51.134%; route: 2.577, 43.176%; tC2Q: 0.340, 5.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.872</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/n61_s2/I1</td>
</tr>
<tr>
<td>7.481</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s2/F</td>
</tr>
<tr>
<td>7.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.003, 57.609%; route: 1.870, 35.875%; tC2Q: 0.340, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>3.838</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.211</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>clkdiv_inst1/n53_s3/I3</td>
</tr>
<tr>
<td>5.026</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n53_s3/F</td>
</tr>
<tr>
<td>5.760</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>clkdiv_inst1/n46_s3/I3</td>
</tr>
<tr>
<td>6.546</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n46_s3/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst1/n45_s2/I1</td>
</tr>
<tr>
<td>7.468</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n45_s2/F</td>
</tr>
<tr>
<td>7.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.819, 54.213%; route: 2.041, 39.255%; tC2Q: 0.340, 6.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>3.838</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.211</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>clkdiv_inst1/n53_s3/I3</td>
</tr>
<tr>
<td>5.026</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n53_s3/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>clkdiv_inst1/n48_s3/I3</td>
</tr>
<tr>
<td>6.819</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n48_s3/F</td>
</tr>
<tr>
<td>6.827</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>clkdiv_inst1/n48_s2/I1</td>
</tr>
<tr>
<td>7.436</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n48_s2/F</td>
</tr>
<tr>
<td>7.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>clkdiv_inst1/count_13_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.847, 55.093%; route: 1.981, 38.335%; tC2Q: 0.340, 6.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>3.838</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.211</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>clkdiv_inst1/n53_s3/I3</td>
</tr>
<tr>
<td>5.026</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n53_s3/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>clkdiv_inst1/n48_s3/I3</td>
</tr>
<tr>
<td>6.819</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n48_s3/F</td>
</tr>
<tr>
<td>6.827</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clkdiv_inst1/n47_s2/I1</td>
</tr>
<tr>
<td>7.436</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n47_s2/F</td>
</tr>
<tr>
<td>7.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clkdiv_inst1/count_14_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.847, 55.093%; route: 1.981, 38.335%; tC2Q: 0.340, 6.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.516</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/n56_s2/I3</td>
</tr>
<tr>
<td>7.125</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n56_s2/F</td>
</tr>
<tr>
<td>7.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.003, 61.829%; route: 1.514, 31.178%; tC2Q: 0.340, 6.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.516</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clkdiv_inst1/n50_s2/I3</td>
</tr>
<tr>
<td>7.125</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n50_s2/F</td>
</tr>
<tr>
<td>7.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.003, 61.829%; route: 1.514, 31.178%; tC2Q: 0.340, 6.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.516</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>clkdiv_inst1/n49_s2/I2</td>
</tr>
<tr>
<td>7.125</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n49_s2/F</td>
</tr>
<tr>
<td>7.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.003, 61.829%; route: 1.514, 31.178%; tC2Q: 0.340, 6.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.509</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_inst1/n51_s2/I2</td>
</tr>
<tr>
<td>7.118</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n51_s2/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.003, 61.915%; route: 1.507, 31.082%; tC2Q: 0.340, 7.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.492</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>clkdiv_inst1/n54_s2/I3</td>
</tr>
<tr>
<td>7.101</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n54_s2/F</td>
</tr>
<tr>
<td>7.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>clkdiv_inst1/count_7_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.003, 62.129%; route: 1.491, 30.843%; tC2Q: 0.340, 7.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.863</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.190</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>clkdiv_inst1/n58_s2/I2</td>
</tr>
<tr>
<td>7.004</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n58_s2/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>clkdiv_inst1/count_3_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.203, 67.647%; route: 1.192, 25.181%; tC2Q: 0.340, 7.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.863</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.190</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst1/n53_s2/I2</td>
</tr>
<tr>
<td>7.004</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n53_s2/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst1/count_8_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.203, 67.647%; route: 1.192, 25.181%; tC2Q: 0.340, 7.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.863</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.184</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>clkdiv_inst1/n52_s2/I3</td>
</tr>
<tr>
<td>6.949</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n52_s2/F</td>
</tr>
<tr>
<td>6.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>clkdiv_inst1/count_9_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 67.389%; route: 1.187, 25.354%; tC2Q: 0.340, 7.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/clk_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>clkdiv_inst1/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_6_s0/Q</td>
</tr>
<tr>
<td>3.222</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>clkdiv_inst1/n51_s4/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n51_s4/F</td>
</tr>
<tr>
<td>4.635</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>clkdiv_inst1/n63_s80/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n63_s80/F</td>
</tr>
<tr>
<td>5.248</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>clkdiv_inst1/n63_s78/I1</td>
</tr>
<tr>
<td>6.063</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n63_s78/F</td>
</tr>
<tr>
<td>6.067</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>clkdiv_inst1/n63_s85/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n63_s85/F</td>
</tr>
<tr>
<td>6.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/clk_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>clkdiv_inst1/clk_out_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>clkdiv_inst1/clk_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.847, 64.596%; route: 1.221, 27.697%; tC2Q: 0.340, 7.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>5.900</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>clkdiv_inst1/n60_s2/I2</td>
</tr>
<tr>
<td>6.665</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n60_s2/F</td>
</tr>
<tr>
<td>6.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>clkdiv_inst1/count_1_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.158, 71.835%; route: 0.899, 20.439%; tC2Q: 0.340, 7.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>5.900</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>clkdiv_inst1/n59_s2/I3</td>
</tr>
<tr>
<td>6.665</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n59_s2/F</td>
</tr>
<tr>
<td>6.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>clkdiv_inst1/count_2_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.158, 71.835%; route: 0.899, 20.439%; tC2Q: 0.340, 7.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.863</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.187</td>
<td>0.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>clkdiv_inst1/n57_s2/I2</td>
</tr>
<tr>
<td>6.651</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s2/F</td>
</tr>
<tr>
<td>6.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.853, 65.105%; route: 1.189, 27.145%; tC2Q: 0.340, 7.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>clkdiv_inst1/n61_s7/I0</td>
</tr>
<tr>
<td>4.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s7/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>clkdiv_inst1/n61_s4/I2</td>
</tr>
<tr>
<td>5.099</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s4/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>clkdiv_inst1/n61_s10/I0</td>
</tr>
<tr>
<td>5.863</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s10/F</td>
</tr>
<tr>
<td>6.187</td>
<td>0.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>clkdiv_inst1/n55_s2/I2</td>
</tr>
<tr>
<td>6.651</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n55_s2/F</td>
</tr>
<tr>
<td>6.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>clkdiv_inst1/count_6_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.853, 65.105%; route: 1.189, 27.145%; tC2Q: 0.340, 7.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter4bit_1/dff4_inst1/q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter4bit_1/dff4_inst1/q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.799</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/CLK</td>
</tr>
<tr>
<td>11.138</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_0_s0/Q</td>
</tr>
<tr>
<td>11.452</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>counter4bit_1/d_3_s0/I0</td>
</tr>
<tr>
<td>12.266</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">counter4bit_1/d_3_s0/F</td>
</tr>
<tr>
<td>12.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>30.799</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_3_s0/CLK</td>
</tr>
<tr>
<td>30.502</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 55.490%; route: 0.314, 21.368%; tC2Q: 0.340, 23.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter4bit_1/dff4_inst1/q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter4bit_1/dff4_inst1/q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.799</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/CLK</td>
</tr>
<tr>
<td>11.138</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_0_s0/Q</td>
</tr>
<tr>
<td>11.410</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>counter4bit_1/d_1_s0/I0</td>
</tr>
<tr>
<td>12.224</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">counter4bit_1/d_1_s0/F</td>
</tr>
<tr>
<td>12.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>30.799</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>counter4bit_1/dff4_inst1/q_1_s0/CLK</td>
</tr>
<tr>
<td>30.502</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>counter4bit_1/dff4_inst1/q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 57.116%; route: 0.272, 19.064%; tC2Q: 0.340, 23.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter4bit_1/dff4_inst1/q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter4bit_1/dff4_inst1/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.799</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/CLK</td>
</tr>
<tr>
<td>11.138</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_0_s0/Q</td>
</tr>
<tr>
<td>11.410</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>counter4bit_1/d_2_s0/I0</td>
</tr>
<tr>
<td>12.175</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">counter4bit_1/d_2_s0/F</td>
</tr>
<tr>
<td>12.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>30.799</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>counter4bit_1/dff4_inst1/q_2_s0/CLK</td>
</tr>
<tr>
<td>30.502</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>counter4bit_1/dff4_inst1/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 55.569%; route: 0.272, 19.752%; tC2Q: 0.340, 24.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter4bit_1/dff4_inst1/q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter4bit_1/dff4_inst1/q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.799</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/CLK</td>
</tr>
<tr>
<td>11.138</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_0_s0/Q</td>
</tr>
<tr>
<td>11.150</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/d_0_s2/I0</td>
</tr>
<tr>
<td>11.614</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">counter4bit_1/d_0_s2/F</td>
</tr>
<tr>
<td>11.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>30.799</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/CLK</td>
</tr>
<tr>
<td>30.502</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 56.872%; route: 0.012, 1.489%; tC2Q: 0.340, 41.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>clkdiv_inst1/count_7_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_7_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>clkdiv_inst1/n54_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n54_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>clkdiv_inst1/count_7_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst1/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_8_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst1/n53_s2/I0</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n53_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst1/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clkdiv_inst1/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_14_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clkdiv_inst1/n47_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n47_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clkdiv_inst1/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter4bit_1/dff4_inst1/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter4bit_1/dff4_inst1/q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_3_s0/CLK</td>
</tr>
<tr>
<td>10.841</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_3_s0/Q</td>
</tr>
<tr>
<td>10.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>counter4bit_1/d_3_s0/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">counter4bit_1/d_3_s0/F</td>
</tr>
<tr>
<td>11.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_3_s0/CLK</td>
</tr>
<tr>
<td>10.594</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter4bit_1/dff4_inst1/q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter4bit_1/dff4_inst1/q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>counter4bit_1/dff4_inst1/q_1_s0/CLK</td>
</tr>
<tr>
<td>10.841</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_1_s0/Q</td>
</tr>
<tr>
<td>10.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>counter4bit_1/d_1_s0/I1</td>
</tr>
<tr>
<td>11.119</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">counter4bit_1/d_1_s0/F</td>
</tr>
<tr>
<td>11.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>counter4bit_1/dff4_inst1/q_1_s0/CLK</td>
</tr>
<tr>
<td>10.594</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>counter4bit_1/dff4_inst1/q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>clkdiv_inst1/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_1_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>clkdiv_inst1/n60_s2/I0</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n60_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>clkdiv_inst1/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_10_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_inst1/n51_s2/I0</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n51_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_11_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clkdiv_inst1/n50_s2/I2</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n50_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>clkdiv_inst1/count_15_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_15_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>clkdiv_inst1/n46_s2/I0</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n46_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>clkdiv_inst1/count_15_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_16_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst1/n45_s2/I2</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n45_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter4bit_1/dff4_inst1/q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter4bit_1/dff4_inst1/q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/CLK</td>
</tr>
<tr>
<td>10.841</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_0_s0/Q</td>
</tr>
<tr>
<td>10.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/d_0_s2/I0</td>
</tr>
<tr>
<td>11.120</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">counter4bit_1/d_0_s2/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_0_s0/CLK</td>
</tr>
<tr>
<td>10.594</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>counter4bit_1/dff4_inst1/q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>clkdiv_inst1/count_9_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_9_s0/Q</td>
</tr>
<tr>
<td>1.965</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>clkdiv_inst1/n52_s2/I2</td>
</tr>
<tr>
<td>2.240</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n52_s2/F</td>
</tr>
<tr>
<td>2.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>clkdiv_inst1/count_9_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 38.735%; route: 0.189, 26.556%; tC2Q: 0.247, 34.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>clkdiv_inst1/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_6_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>clkdiv_inst1/n55_s2/I0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n55_s2/F</td>
</tr>
<tr>
<td>2.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>clkdiv_inst1/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_12_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>clkdiv_inst1/n49_s2/I1</td>
</tr>
<tr>
<td>2.314</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n49_s2/F</td>
</tr>
<tr>
<td>2.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>clkdiv_inst1/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_13_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>clkdiv_inst1/n48_s2/I0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n48_s2/F</td>
</tr>
<tr>
<td>2.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>clkdiv_inst1/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter4bit_1/dff4_inst1/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter4bit_1/dff4_inst1/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>key_out_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>counter4bit_1/dff4_inst1/q_2_s0/CLK</td>
</tr>
<tr>
<td>10.841</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_2_s0/Q</td>
</tr>
<tr>
<td>10.843</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>counter4bit_1/d_2_s0/I2</td>
</tr>
<tr>
<td>11.380</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">counter4bit_1/d_2_s0/F</td>
</tr>
<tr>
<td>11.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">counter4bit_1/dff4_inst1/q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>key_out_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>10.594</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>counter4bit_1/dff4_inst1/q_2_s0/CLK</td>
</tr>
<tr>
<td>10.594</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>counter4bit_1/dff4_inst1/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.246%; route: 0.003, 0.334%; tC2Q: 0.247, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/n61_s2/I0</td>
</tr>
<tr>
<td>2.315</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n61_s2/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.246%; route: 0.003, 0.334%; tC2Q: 0.247, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>clkdiv_inst1/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_2_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>clkdiv_inst1/n59_s2/I2</td>
</tr>
<tr>
<td>2.315</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n59_s2/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>clkdiv_inst1/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.246%; route: 0.003, 0.334%; tC2Q: 0.247, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/n56_s2/I2</td>
</tr>
<tr>
<td>2.315</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n56_s2/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.246%; route: 0.003, 0.334%; tC2Q: 0.247, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_4_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>clkdiv_inst1/n57_s2/I0</td>
</tr>
<tr>
<td>2.316</td>
<td>0.538</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s2/F</td>
</tr>
<tr>
<td>2.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.538, 68.305%; route: 0.003, 0.333%; tC2Q: 0.247, 31.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>clkdiv_inst1/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_3_s0/Q</td>
</tr>
<tr>
<td>1.957</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>clkdiv_inst1/n58_s2/I1</td>
</tr>
<tr>
<td>2.495</td>
<td>0.538</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n58_s2/F</td>
</tr>
<tr>
<td>2.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>clkdiv_inst1/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.538, 55.662%; route: 0.182, 18.781%; tC2Q: 0.247, 25.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/clk_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_16_s0/Q</td>
</tr>
<tr>
<td>2.200</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>clkdiv_inst1/n63_s85/I2</td>
</tr>
<tr>
<td>2.737</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n63_s85/F</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/clk_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>clkdiv_inst1/clk_out_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>clkdiv_inst1/clk_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 44.415%; route: 0.424, 35.136%; tC2Q: 0.247, 20.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_15_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>18</td>
<td>clk_d</td>
<td>13.735</td>
<td>0.195</td>
</tr>
<tr>
<td>17</td>
<td>clkdiv_inst1/n61_17</td>
<td>14.492</td>
<td>1.004</td>
</tr>
<tr>
<td>12</td>
<td>count[0]</td>
<td>18.236</td>
<td>0.331</td>
</tr>
<tr>
<td>11</td>
<td>count[1]</td>
<td>18.278</td>
<td>0.872</td>
</tr>
<tr>
<td>10</td>
<td>count[2]</td>
<td>18.422</td>
<td>0.333</td>
</tr>
<tr>
<td>9</td>
<td>count[3]</td>
<td>18.891</td>
<td>0.312</td>
</tr>
<tr>
<td>7</td>
<td>clkdiv_inst1/count[4]</td>
<td>15.072</td>
<td>1.220</td>
</tr>
<tr>
<td>7</td>
<td>clkdiv_inst1/count[5]</td>
<td>14.492</td>
<td>0.858</td>
</tr>
<tr>
<td>6</td>
<td>clkdiv_inst1/count[0]</td>
<td>13.735</td>
<td>0.620</td>
</tr>
<tr>
<td>6</td>
<td>clkdiv_inst1/count[1]</td>
<td>13.930</td>
<td>0.315</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C13</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
