read_verilog ../top.v
proc
 sat -set-def-inputs  middle
