#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Nov 23 22:06:57 2015
# Process ID: 10600
# Log file: T:/Rodrigo/fpga/ucBasico/ucBasico.runs/impl_1/toplevel.vdi
# Journal file: T:/Rodrigo/fpga/ucBasico/ucBasico.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/microblazer_microblaze_0_0.xdc] for cell 'u1/microblazer_i/microblaze_0/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/microblazer_microblaze_0_0.xdc] for cell 'u1/microblazer_i/microblaze_0/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/microblazer_dlmb_v10_0.xdc] for cell 'u1/microblazer_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/microblazer_dlmb_v10_0.xdc] for cell 'u1/microblazer_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/microblazer_ilmb_v10_0.xdc] for cell 'u1/microblazer_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/microblazer_ilmb_v10_0.xdc] for cell 'u1/microblazer_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/microblazer_mdm_1_0.xdc] for cell 'u1/microblazer_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/microblazer_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.684 ; gain = 421.668
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/microblazer_mdm_1_0.xdc] for cell 'u1/microblazer_i/mdm_1/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc] for cell 'u1/microblazer_i/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc] for cell 'u1/microblazer_i/clk_wiz_1/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_board.xdc] for cell 'u1/microblazer_i/clk_wiz_1/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_board.xdc] for cell 'u1/microblazer_i/clk_wiz_1/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0.xdc] for cell 'u1/microblazer_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0.xdc] for cell 'u1/microblazer_i/rst_clk_wiz_1_100M'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u1/microblazer_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u1/microblazer_i/rst_clk_wiz_1_100M'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0.xdc] for cell 'u1/microblazer_i/axi_gpio_LED/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0.xdc] for cell 'u1/microblazer_i/axi_gpio_LED/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0_board.xdc] for cell 'u1/microblazer_i/axi_gpio_LED/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0_board.xdc] for cell 'u1/microblazer_i/axi_gpio_LED/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1.xdc] for cell 'u1/microblazer_i/axi_gpio_SW/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1.xdc] for cell 'u1/microblazer_i/axi_gpio_SW/U0'
Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1_board.xdc] for cell 'u1/microblazer_i/axi_gpio_SW/U0'
Finished Parsing XDC File [t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1_board.xdc] for cell 'u1/microblazer_i/axi_gpio_SW/U0'
Parsing XDC File [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/constrs_1/imports/Problemas/io_basico.xdc]
Finished Parsing XDC File [T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/constrs_1/imports/Problemas/io_basico.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'toplevel'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 910.223 ; gain = 723.094
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 910.223 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13d74239b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 910.223 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 40 inverter(s).
INFO: [Opt 31-10] Eliminated 280 cells.
Phase 2 Constant Propagation | Checksum: 2761b45e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 910.223 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 936 unconnected nets.
INFO: [Opt 31-11] Eliminated 4895 unconnected cells.
Phase 3 Sweep | Checksum: 1dbbb9c76

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 910.223 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1dbbb9c76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 910.223 ; gain = 0.000
Implement Debug Cores | Checksum: 2689af919
Logic Optimization | Checksum: 2689af919

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1dbbb9c76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 910.223 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending Power Optimization Task | Checksum: 1dbbb9c76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 982.984 ; gain = 72.762
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 982.984 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: e973028a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: e973028a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: e973028a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 13a242789

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 13a242789

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 981c7a77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.485 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'gen_deb[0].u2/cnt_reg[6]_i_2' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[0].u2/cnt_reg[0] {LDCE}
	gen_deb[0].u2/cnt_reg[1] {LDCE}
	gen_deb[0].u2/cnt_reg[2] {LDCE}
	gen_deb[0].u2/cnt_reg[3] {LDCE}
	gen_deb[0].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[0].u2/trans_reg_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[0].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[10].u2/btn_out_reg_i_1__9' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[10].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[10].u2/cnt_reg[6]_i_2__9' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[10].u2/cnt_reg[0] {LDCE}
	gen_deb[10].u2/cnt_reg[1] {LDCE}
	gen_deb[10].u2/cnt_reg[2] {LDCE}
	gen_deb[10].u2/cnt_reg[3] {LDCE}
	gen_deb[10].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[11].u2/cnt_reg[6]_i_2__10' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[11].u2/cnt_reg[0] {LDCE}
	gen_deb[11].u2/cnt_reg[1] {LDCE}
	gen_deb[11].u2/cnt_reg[2] {LDCE}
	gen_deb[11].u2/cnt_reg[3] {LDCE}
	gen_deb[11].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[10].u2/trans_reg_i_2__9' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[10].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[11].u2/btn_out_reg_i_1__10' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[11].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[11].u2/trans_reg_i_2__10' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[11].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[12].u2/btn_out_reg_i_1__11' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[12].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[12].u2/cnt_reg[6]_i_2__11' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[12].u2/cnt_reg[0] {LDCE}
	gen_deb[12].u2/cnt_reg[1] {LDCE}
	gen_deb[12].u2/cnt_reg[2] {LDCE}
	gen_deb[12].u2/cnt_reg[3] {LDCE}
	gen_deb[12].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[12].u2/trans_reg_i_2__11' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[12].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[13].u2/btn_out_reg_i_1__12' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[13].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[13].u2/cnt_reg[6]_i_2__12' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[13].u2/cnt_reg[0] {LDCE}
	gen_deb[13].u2/cnt_reg[1] {LDCE}
	gen_deb[13].u2/cnt_reg[2] {LDCE}
	gen_deb[13].u2/cnt_reg[3] {LDCE}
	gen_deb[13].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[15].u2/trans_reg_i_2__14' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[15].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[13].u2/trans_reg_i_2__12' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[13].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[14].u2/btn_out_reg_i_1__13' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[14].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[14].u2/cnt_reg[6]_i_2__13' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[14].u2/cnt_reg[0] {LDCE}
	gen_deb[14].u2/cnt_reg[1] {LDCE}
	gen_deb[14].u2/cnt_reg[2] {LDCE}
	gen_deb[14].u2/cnt_reg[3] {LDCE}
	gen_deb[14].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[14].u2/trans_reg_i_2__13' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[14].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[15].u2/btn_out_reg_i_1__14' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[15].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[15].u2/cnt_reg[6]_i_2__14' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[15].u2/cnt_reg[4] {LDCE}
	gen_deb[15].u2/cnt_reg[0] {LDCE}
	gen_deb[15].u2/cnt_reg[1] {LDCE}
	gen_deb[15].u2/cnt_reg[2] {LDCE}
	gen_deb[15].u2/cnt_reg[3] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[1].u2/btn_out_reg_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[1].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[1].u2/cnt_reg[6]_i_2__0' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[1].u2/cnt_reg[0] {LDCE}
	gen_deb[1].u2/cnt_reg[1] {LDCE}
	gen_deb[1].u2/cnt_reg[2] {LDCE}
	gen_deb[1].u2/cnt_reg[3] {LDCE}
	gen_deb[1].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[1].u2/trans_reg_i_2__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[1].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[2].u2/btn_out_reg_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[2].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[2].u2/cnt_reg[6]_i_2__1' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[2].u2/cnt_reg[0] {LDCE}
	gen_deb[2].u2/cnt_reg[1] {LDCE}
	gen_deb[2].u2/cnt_reg[2] {LDCE}
	gen_deb[2].u2/cnt_reg[3] {LDCE}
	gen_deb[2].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[2].u2/trans_reg_i_2__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[2].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[3].u2/btn_out_reg_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[3].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[3].u2/cnt_reg[6]_i_2__2' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[3].u2/cnt_reg[0] {LDCE}
	gen_deb[3].u2/cnt_reg[1] {LDCE}
	gen_deb[3].u2/cnt_reg[2] {LDCE}
	gen_deb[3].u2/cnt_reg[3] {LDCE}
	gen_deb[3].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[3].u2/trans_reg_i_2__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[3].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[4].u2/btn_out_reg_i_1__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[4].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[4].u2/cnt_reg[6]_i_2__3' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[4].u2/cnt_reg[0] {LDCE}
	gen_deb[4].u2/cnt_reg[1] {LDCE}
	gen_deb[4].u2/cnt_reg[2] {LDCE}
	gen_deb[4].u2/cnt_reg[3] {LDCE}
	gen_deb[4].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[4].u2/trans_reg_i_2__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[4].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[5].u2/btn_out_reg_i_1__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[5].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[5].u2/cnt_reg[6]_i_2__4' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[5].u2/cnt_reg[0] {LDCE}
	gen_deb[5].u2/cnt_reg[1] {LDCE}
	gen_deb[5].u2/cnt_reg[2] {LDCE}
	gen_deb[5].u2/cnt_reg[3] {LDCE}
	gen_deb[5].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[5].u2/trans_reg_i_2__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[5].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[6].u2/btn_out_reg_i_1__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[6].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[6].u2/cnt_reg[6]_i_2__5' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[6].u2/cnt_reg[0] {LDCE}
	gen_deb[6].u2/cnt_reg[1] {LDCE}
	gen_deb[6].u2/cnt_reg[2] {LDCE}
	gen_deb[6].u2/cnt_reg[3] {LDCE}
	gen_deb[6].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[6].u2/trans_reg_i_2__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[6].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[7].u2/btn_out_reg_i_1__6' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[7].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[7].u2/cnt_reg[6]_i_2__6' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[7].u2/cnt_reg[0] {LDCE}
	gen_deb[7].u2/cnt_reg[3] {LDCE}
	gen_deb[7].u2/cnt_reg[1] {LDCE}
	gen_deb[7].u2/cnt_reg[2] {LDCE}
	gen_deb[7].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[7].u2/trans_reg_i_2__6' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[7].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[8].u2/btn_out_reg_i_1__7' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[8].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[8].u2/cnt_reg[6]_i_2__7' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[8].u2/cnt_reg[0] {LDCE}
	gen_deb[8].u2/cnt_reg[1] {LDCE}
	gen_deb[8].u2/cnt_reg[2] {LDCE}
	gen_deb[8].u2/cnt_reg[3] {LDCE}
	gen_deb[8].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[8].u2/trans_reg_i_2__7' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[8].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[9].u2/btn_out_reg_i_1__8' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[9].u2/btn_out_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[9].u2/cnt_reg[6]_i_2__8' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[9].u2/cnt_reg[0] {LDCE}
	gen_deb[9].u2/cnt_reg[1] {LDCE}
	gen_deb[9].u2/cnt_reg[2] {LDCE}
	gen_deb[9].u2/cnt_reg[3] {LDCE}
	gen_deb[9].u2/cnt_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[9].u2/trans_reg_i_2__8' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[9].u2/trans_reg {LDCE}
WARNING: [Place 30-568] A LUT 'gen_deb[0].u2/btn_out_reg_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen_deb[0].u2/btn_out_reg {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 981c7a77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 982.984 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 981c7a77

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14ec54643

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 15b13e9eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 1a39a1276

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 1a39a1276

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 1a39a1276

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 1a39a1276

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1a39a1276

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a39a1276

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14320e1db

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14320e1db

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c2bfe8aa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 142d36d0e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 11224cfe9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 114b969c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 114b969c1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 114b969c1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 12502e025

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.819. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1607d510b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 1607d510b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1607d510b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1607d510b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1607d510b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 11b984a12

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11b984a12

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000
Ending Placer Task | Checksum: d3959f36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 982.984 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 982.984 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 982.984 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 173aa3cc5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1098.750 ; gain = 115.766

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 173aa3cc5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1098.750 ; gain = 115.766
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 11e99fc92

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1117.168 ; gain = 134.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.9   | TNS=0      | WHS=-0.385 | THS=-339   |

Phase 2 Router Initialization | Checksum: 11e99fc92

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c046e58d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 171267652

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1117.168 ; gain = 134.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.3   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 871f5fbe

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1410306c7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1117.168 ; gain = 134.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.3   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1410306c7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1117.168 ; gain = 134.184
Phase 4 Rip-up And Reroute | Checksum: 1410306c7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1410306c7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1117.168 ; gain = 134.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.4   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1410306c7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1410306c7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1410306c7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1117.168 ; gain = 134.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.4   | TNS=0      | WHS=0.00566| THS=0      |

Phase 7 Post Hold Fix | Checksum: 1410306c7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.39496 %
  Global Horizontal Routing Utilization  = 0.564933 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1410306c7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1410306c7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: c2f4530c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1117.168 ; gain = 134.184

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.4   | TNS=0      | WHS=0.00566| THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: c2f4530c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1117.168 ; gain = 134.184
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: c2f4530c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1117.168 ; gain = 134.184

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1117.168 ; gain = 134.184
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1117.168 ; gain = 134.184
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.436 . Memory (MB): peak = 1117.168 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file T:/Rodrigo/fpga/ucBasico/ucBasico.runs/impl_1/toplevel_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets btnCpuReset_IBUF]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 22:08:08 2015...
