*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/student/hsikora/UFERI_comm
INFO: Auto-config - VLOG: /home/student/hsikora/UFERI_comm
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/hsikora/UFERI_comm/.dvt/default.build
    -f /home/student/hsikora/UFERI_comm/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/hsikora/UFERI_comm/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [236 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/hsikora/UFERI_comm/rtl/sreg_model.sv ...
Done /home/student/hsikora/UFERI_comm/rtl/sreg_model.sv [146 ms, 24 lines, SystemVerilog_2012] ...
*** Done invocation #1 [19 ms] ***
*** Total number of lines [24] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Error: SYSTEM_VERILOG_2012: Unexpected token '''
    at line 1 in /home/student/hsikora/UFERI_comm/rtl/sreg_model.sv [compile index 1][invocation 1]
*** Done SystemVerilog build [166 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
Performing mixed post full build step (MIXED - ELAB) [8 ms] ...
Performing mixed post full build step (MIXED - UNEL) [101 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.sreg_model' is not elaborated
    at line 3 in /home/student/hsikora/UFERI_comm/rtl/sreg_model.sv [compile index 1]
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [51 ms] ...
Performing mixed post full build step (VLOG - ELPC) [3 ms] ...
Performing mixed post full build step (VLOG - US) [51 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'pix_in' is never used
    at line 8 in /home/student/hsikora/UFERI_comm/rtl/sreg_model.sv [compile index 1]
*** Done mixed mode extension build [271 ms] ***
*** Total build time [764 ms] ***
