#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 23 09:24:15 2024
# Process ID: 22752
# Current directory: C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1
# Command line: vivado.exe -log BLE_UART_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BLE_UART_wrapper.tcl
# Log file: C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/BLE_UART_wrapper.vds
# Journal file: C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source BLE_UART_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 254.969 ; gain = 28.922
Command: synth_design -top BLE_UART_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 350.129 ; gain = 95.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BLE_UART_wrapper' [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/sources_1/bd/BLE_UART/hdl/BLE_UART_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'BLE_UART' [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/sources_1/bd/BLE_UART/synth/BLE_UART.v:13]
INFO: [Synth 8-638] synthesizing module 'BLE_UART_Seven_seg_1_0' [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/realtime/BLE_UART_Seven_seg_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BLE_UART_Seven_seg_1_0' (1#1) [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/realtime/BLE_UART_Seven_seg_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'BLE_UART_Seven_seg_0_0' [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/realtime/BLE_UART_Seven_seg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BLE_UART_Seven_seg_0_0' (2#1) [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/realtime/BLE_UART_Seven_seg_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'BLE_UART_UART_Rx_0_0' [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/realtime/BLE_UART_UART_Rx_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BLE_UART_UART_Rx_0_0' (3#1) [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/realtime/BLE_UART_UART_Rx_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'UART_Rx_0' of module 'BLE_UART_UART_Rx_0_0' requires 4 connections, but only 3 given [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/sources_1/bd/BLE_UART/synth/BLE_UART.v:62]
INFO: [Synth 8-638] synthesizing module 'BLE_UART_UART_Rx_1_0' [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/realtime/BLE_UART_UART_Rx_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BLE_UART_UART_Rx_1_0' (4#1) [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/realtime/BLE_UART_UART_Rx_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'UART_Rx_1' of module 'BLE_UART_UART_Rx_1_0' requires 4 connections, but only 3 given [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/sources_1/bd/BLE_UART/synth/BLE_UART.v:66]
INFO: [Synth 8-256] done synthesizing module 'BLE_UART' (5#1) [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/sources_1/bd/BLE_UART/synth/BLE_UART.v:13]
INFO: [Synth 8-256] done synthesizing module 'BLE_UART_wrapper' (6#1) [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/sources_1/bd/BLE_UART/hdl/BLE_UART_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 401.598 ; gain = 146.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 401.598 ; gain = 146.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/dcp4/BLE_UART_Seven_seg_0_0_in_context.xdc] for cell 'BLE_UART_i/Seven_seg_UART'
Finished Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/dcp4/BLE_UART_Seven_seg_0_0_in_context.xdc] for cell 'BLE_UART_i/Seven_seg_UART'
Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/dcp5/BLE_UART_UART_Rx_0_0_in_context.xdc] for cell 'BLE_UART_i/UART_Rx_0'
Finished Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/dcp5/BLE_UART_UART_Rx_0_0_in_context.xdc] for cell 'BLE_UART_i/UART_Rx_0'
Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/dcp6/BLE_UART_UART_Rx_1_0_in_context.xdc] for cell 'BLE_UART_i/UART_Rx_1'
Finished Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/dcp6/BLE_UART_UART_Rx_1_0_in_context.xdc] for cell 'BLE_UART_i/UART_Rx_1'
Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/dcp7/BLE_UART_Seven_seg_1_0_in_context.xdc] for cell 'BLE_UART_i/Seven_seg_BLE'
Finished Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/.Xil/Vivado-22752-Raunak-Thinkpad/dcp7/BLE_UART_Seven_seg_1_0_in_context.xdc] for cell 'BLE_UART_i/Seven_seg_BLE'
Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/constrs_1/imports/Downloads/boolean.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'mclk' matched to 'port' objects. [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/constrs_1/imports/Downloads/boolean.xdc:2]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/constrs_1/imports/Downloads/boolean.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.srcs/constrs_1/imports/Downloads/boolean.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BLE_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BLE_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 657.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 657.930 ; gain = 402.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 657.930 ; gain = 402.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BLE_UART_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BLE_UART_i/Seven_seg_BLE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BLE_UART_i/Seven_seg_UART. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BLE_UART_i/UART_Rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BLE_UART_i/UART_Rx_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 657.930 ; gain = 402.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 657.930 ; gain = 402.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 657.930 ; gain = 402.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 708.457 ; gain = 453.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 708.457 ; gain = 453.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 718.047 ; gain = 463.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 718.047 ; gain = 463.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 718.047 ; gain = 463.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 718.047 ; gain = 463.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 718.047 ; gain = 463.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 718.047 ; gain = 463.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 718.047 ; gain = 463.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |BLE_UART_Seven_seg_1_0 |         1|
|2     |BLE_UART_Seven_seg_0_0 |         1|
|3     |BLE_UART_UART_Rx_0_0   |         1|
|4     |BLE_UART_UART_Rx_1_0   |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |BLE_UART_Seven_seg_0_0 |     1|
|2     |BLE_UART_Seven_seg_1_0 |     1|
|3     |BLE_UART_UART_Rx_0_0   |     1|
|4     |BLE_UART_UART_Rx_1_0   |     1|
|5     |IBUF                   |     3|
|6     |OBUF                   |    24|
+------+-----------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    67|
|2     |  BLE_UART_i |BLE_UART |    40|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 718.047 ; gain = 463.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 718.047 ; gain = 206.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 718.047 ; gain = 463.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 726.859 ; gain = 471.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/UART_TX_AND_RX_TO_BLE/UART_TX_AND_RX_TO_BLE.runs/synth_1/BLE_UART_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BLE_UART_wrapper_utilization_synth.rpt -pb BLE_UART_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 727.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 09:25:28 2024...
