<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/broadcom/netxtreme2-5.2.50/bnx2x-1.52.12/src/bnx2x_reg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_2eb02fd92a965ecd821875a0a052753b.html">broadcom</a>      </li>
      <li class="navelem"><a class="el" href="dir_0a4992c25a025ec51f35cbf57fa02bf7.html">netxtreme2-5.2.50</a>      </li>
      <li class="navelem"><a class="el" href="dir_5301097c004101f3ea6f9adde10a0261.html">bnx2x-1.52.12</a>      </li>
      <li class="navelem"><a class="el" href="dir_d6cb1f4f487af6adc5e6314f0ff1fc17.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">bnx2x_reg.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* bnx2x_reg.h: Broadcom Everest network driver.</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2007-2009 Broadcom Corporation</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * This program is free software; you can redistribute it and/or modify</span>
<a name="l00006"></a>00006 <span class="comment"> * it under the terms of the GNU General Public License as published by</span>
<a name="l00007"></a>00007 <span class="comment"> * the Free Software Foundation.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> * The registers description starts with the register Access type followed</span>
<a name="l00010"></a>00010 <span class="comment"> * by size in bits. For example [RW 32]. The access types are:</span>
<a name="l00011"></a>00011 <span class="comment"> * R  - Read only</span>
<a name="l00012"></a>00012 <span class="comment"> * RC - Clear on read</span>
<a name="l00013"></a>00013 <span class="comment"> * RW - Read/Write</span>
<a name="l00014"></a>00014 <span class="comment"> * ST - Statistics register (clear on read)</span>
<a name="l00015"></a>00015 <span class="comment"> * W  - Write only</span>
<a name="l00016"></a>00016 <span class="comment"> * WB - Wide bus register - the size is over 32 bits and it should be</span>
<a name="l00017"></a>00017 <span class="comment"> *      read/write in consecutive 32 bits accesses</span>
<a name="l00018"></a>00018 <span class="comment"> * WR - Write Clear (write 1 to clear the bit)</span>
<a name="l00019"></a>00019 <span class="comment"> *</span>
<a name="l00020"></a>00020 <span class="comment"> */</span>
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 <span class="comment">/* [R 19] Interrupt register #0 read */</span>
<a name="l00024"></a>00024 <span class="preprocessor">#define BRB1_REG_BRB1_INT_STS                    0x6011c</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="comment">/* [RW 4] Parity mask register #0 read/write */</span>
<a name="l00026"></a>00026 <span class="preprocessor">#define BRB1_REG_BRB1_PRTY_MASK                  0x60138</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="comment">/* [R 4] Parity register #0 read */</span>
<a name="l00028"></a>00028 <span class="preprocessor">#define BRB1_REG_BRB1_PRTY_STS                   0x6012c</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="comment">/* [RW 10] At address BRB1_IND_FREE_LIST_PRS_CRDT initialize free head. At</span>
<a name="l00030"></a>00030 <span class="comment">   address BRB1_IND_FREE_LIST_PRS_CRDT+1 initialize free tail. At address</span>
<a name="l00031"></a>00031 <span class="comment">   BRB1_IND_FREE_LIST_PRS_CRDT+2 initialize parser initial credit. */</span>
<a name="l00032"></a>00032 <span class="preprocessor">#define BRB1_REG_FREE_LIST_PRS_CRDT              0x60200</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span><span class="comment">/* [RW 10] The number of free blocks above which the High_llfc signal to</span>
<a name="l00034"></a>00034 <span class="comment">   interface #n is de-asserted. */</span>
<a name="l00035"></a>00035 <span class="preprocessor">#define BRB1_REG_HIGH_LLFC_HIGH_THRESHOLD_0          0x6014c</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="comment">/* [RW 10] The number of free blocks below which the High_llfc signal to</span>
<a name="l00037"></a>00037 <span class="comment">   interface #n is asserted. */</span>
<a name="l00038"></a>00038 <span class="preprocessor">#define BRB1_REG_HIGH_LLFC_LOW_THRESHOLD_0           0x6013c</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="comment">/* [RW 23] LL RAM data. */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#define BRB1_REG_LL_RAM                      0x61000</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="comment">/* [RW 10] The number of free blocks above which the Low_llfc signal to</span>
<a name="l00042"></a>00042 <span class="comment">   interface #n is de-asserted. */</span>
<a name="l00043"></a>00043 <span class="preprocessor">#define BRB1_REG_LOW_LLFC_HIGH_THRESHOLD_0           0x6016c</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="comment">/* [RW 10] The number of free blocks below which the Low_llfc signal to</span>
<a name="l00045"></a>00045 <span class="comment">   interface #n is asserted. */</span>
<a name="l00046"></a>00046 <span class="preprocessor">#define BRB1_REG_LOW_LLFC_LOW_THRESHOLD_0            0x6015c</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="comment">/* [R 24] The number of full blocks. */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define BRB1_REG_NUM_OF_FULL_BLOCKS              0x60090</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of cycles that the write_full signal towards MAC #0</span>
<a name="l00050"></a>00050 <span class="comment">   was asserted. */</span>
<a name="l00051"></a>00051 <span class="preprocessor">#define BRB1_REG_NUM_OF_FULL_CYCLES_0                0x600c8</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define BRB1_REG_NUM_OF_FULL_CYCLES_1                0x600cc</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define BRB1_REG_NUM_OF_FULL_CYCLES_4                0x600d8</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of cycles that the pause signal towards MAC #0 was</span>
<a name="l00055"></a>00055 <span class="comment">   asserted. */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#define BRB1_REG_NUM_OF_PAUSE_CYCLES_0               0x600b8</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define BRB1_REG_NUM_OF_PAUSE_CYCLES_1               0x600bc</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="comment">/* [RW 10] Write client 0: De-assert pause threshold. */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define BRB1_REG_PAUSE_HIGH_THRESHOLD_0              0x60078</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define BRB1_REG_PAUSE_HIGH_THRESHOLD_1              0x6007c</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="comment">/* [RW 10] Write client 0: Assert pause threshold. */</span>
<a name="l00062"></a>00062 <span class="preprocessor">#define BRB1_REG_PAUSE_LOW_THRESHOLD_0               0x60068</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define BRB1_REG_PAUSE_LOW_THRESHOLD_1               0x6006c</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="comment">/* [R 24] The number of full blocks occupied by port. */</span>
<a name="l00065"></a>00065 <span class="preprocessor">#define BRB1_REG_PORT_NUM_OCC_BLOCKS_0               0x60094</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="comment">/* [RW 1] Reset the design by software. */</span>
<a name="l00067"></a>00067 <span class="preprocessor">#define BRB1_REG_SOFT_RESET                  0x600dc</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="comment">/* [R 5] Used to read the value of the XX protection CAM occupancy counter. */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define CCM_REG_CAM_OCCUP                    0xd0188</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l00071"></a>00071 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l00072"></a>00072 <span class="comment">   if 1 - normal activity. */</span>
<a name="l00073"></a>00073 <span class="preprocessor">#define CCM_REG_CCM_CFC_IFEN                     0xd003c</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is</span>
<a name="l00075"></a>00075 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l00076"></a>00076 <span class="comment">   if 1 - normal activity. */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define CCM_REG_CCM_CQM_IFEN                     0xd000c</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="comment">/* [RW 1] If set the Q index; received from the QM is inserted to event ID.</span>
<a name="l00079"></a>00079 <span class="comment">   Otherwise 0 is inserted. */</span>
<a name="l00080"></a>00080 <span class="preprocessor">#define CCM_REG_CCM_CQM_USE_Q                    0xd00c0</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="comment">/* [RW 11] Interrupt mask register #0 read/write */</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define CCM_REG_CCM_INT_MASK                     0xd01e4</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="comment">/* [R 11] Interrupt register #0 read */</span>
<a name="l00084"></a>00084 <span class="preprocessor">#define CCM_REG_CCM_INT_STS                  0xd01d8</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="comment">/* [R 27] Parity register #0 read */</span>
<a name="l00086"></a>00086 <span class="preprocessor">#define CCM_REG_CCM_PRTY_STS                     0xd01e8</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="comment">/* [RW 3] The size of AG context region 0 in REG-pairs. Designates the MS</span>
<a name="l00088"></a>00088 <span class="comment">   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).</span>
<a name="l00089"></a>00089 <span class="comment">   Is used to determine the number of the AG context REG-pairs written back;</span>
<a name="l00090"></a>00090 <span class="comment">   when the input message Reg1WbFlg isn&#39;t set. */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define CCM_REG_CCM_REG0_SZ                  0xd00c4</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is</span>
<a name="l00093"></a>00093 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l00094"></a>00094 <span class="comment">   if 1 - normal activity. */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define CCM_REG_CCM_STORM0_IFEN                  0xd0004</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is</span>
<a name="l00097"></a>00097 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l00098"></a>00098 <span class="comment">   if 1 - normal activity. */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define CCM_REG_CCM_STORM1_IFEN                  0xd0008</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU AG read Interface enable. If 0 - the request input is</span>
<a name="l00101"></a>00101 <span class="comment">   disregarded; valid output is deasserted; all other signals are treated as</span>
<a name="l00102"></a>00102 <span class="comment">   usual; if 1 - normal activity. */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define CCM_REG_CDU_AG_RD_IFEN                   0xd0030</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input</span>
<a name="l00105"></a>00105 <span class="comment">   are disregarded; all other signals are treated as usual; if 1 - normal</span>
<a name="l00106"></a>00106 <span class="comment">   activity. */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define CCM_REG_CDU_AG_WR_IFEN                   0xd002c</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is</span>
<a name="l00109"></a>00109 <span class="comment">   disregarded; valid output is deasserted; all other signals are treated as</span>
<a name="l00110"></a>00110 <span class="comment">   usual; if 1 - normal activity. */</span>
<a name="l00111"></a>00111 <span class="preprocessor">#define CCM_REG_CDU_SM_RD_IFEN                   0xd0038</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid</span>
<a name="l00113"></a>00113 <span class="comment">   input is disregarded; all other signals are treated as usual; if 1 -</span>
<a name="l00114"></a>00114 <span class="comment">   normal activity. */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define CCM_REG_CDU_SM_WR_IFEN                   0xd0034</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="comment">/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes</span>
<a name="l00117"></a>00117 <span class="comment">   the initial credit value; read returns the current value of the credit</span>
<a name="l00118"></a>00118 <span class="comment">   counter. Must be initialized to 1 at start-up. */</span>
<a name="l00119"></a>00119 <span class="preprocessor">#define CCM_REG_CFC_INIT_CRD                     0xd0204</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="comment">/* [RW 2] Auxillary counter flag Q number 1. */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define CCM_REG_CNT_AUX1_Q                   0xd00c8</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="comment">/* [RW 2] Auxillary counter flag Q number 2. */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define CCM_REG_CNT_AUX2_Q                   0xd00cc</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header value for QM request (primary). */</span>
<a name="l00125"></a>00125 <span class="preprocessor">#define CCM_REG_CQM_CCM_HDR_P                    0xd008c</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header value for QM request (secondary). */</span>
<a name="l00127"></a>00127 <span class="preprocessor">#define CCM_REG_CQM_CCM_HDR_S                    0xd0090</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="comment">/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l00129"></a>00129 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l00130"></a>00130 <span class="comment">   if 1 - normal activity. */</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define CCM_REG_CQM_CCM_IFEN                     0xd0014</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="comment">/* [RW 6] QM output initial credit. Max credit available - 32. Write writes</span>
<a name="l00133"></a>00133 <span class="comment">   the initial credit value; read returns the current value of the credit</span>
<a name="l00134"></a>00134 <span class="comment">   counter. Must be initialized to 32 at start-up. */</span>
<a name="l00135"></a>00135 <span class="preprocessor">#define CCM_REG_CQM_INIT_CRD                     0xd020c</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0</span>
<a name="l00137"></a>00137 <span class="comment">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l00138"></a>00138 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define CCM_REG_CQM_P_WEIGHT                     0xd00b8</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the QM (secondary) input in the WRR mechanism. 0</span>
<a name="l00141"></a>00141 <span class="comment">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l00142"></a>00142 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define CCM_REG_CQM_S_WEIGHT                     0xd00bc</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l00145"></a>00145 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l00146"></a>00146 <span class="comment">   if 1 - normal activity. */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define CCM_REG_CSDM_IFEN                    0xd0018</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l00149"></a>00149 <span class="comment">   at the SDM interface is detected. */</span>
<a name="l00150"></a>00150 <span class="preprocessor">#define CCM_REG_CSDM_LENGTH_MIS                  0xd0170</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for</span>
<a name="l00152"></a>00152 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l00153"></a>00153 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define CCM_REG_CSDM_WEIGHT                  0xd00b4</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header for QM formatting in case of an error in the QM</span>
<a name="l00156"></a>00156 <span class="comment">   inputs. */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define CCM_REG_ERR_CCM_HDR                  0xd0094</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID in case the input message ErrorFlg is set. */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define CCM_REG_ERR_EVNT_ID                  0xd0098</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="comment">/* [RW 8] FIC0 output initial credit. Max credit available - 255. Write</span>
<a name="l00161"></a>00161 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l00162"></a>00162 <span class="comment">   credit counter. Must be initialized to 64 at start-up. */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define CCM_REG_FIC0_INIT_CRD                    0xd0210</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="comment">/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write</span>
<a name="l00165"></a>00165 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l00166"></a>00166 <span class="comment">   credit counter. Must be initialized to 64 at start-up. */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define CCM_REG_FIC1_INIT_CRD                    0xd0214</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="comment">/* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1</span>
<a name="l00169"></a>00169 <span class="comment">   - strict priority defined by ~ccm_registers_gr_ag_pr.gr_ag_pr;</span>
<a name="l00170"></a>00170 <span class="comment">   ~ccm_registers_gr_ld0_pr.gr_ld0_pr and</span>
<a name="l00171"></a>00171 <span class="comment">   ~ccm_registers_gr_ld1_pr.gr_ld1_pr. Groups are according to channels and</span>
<a name="l00172"></a>00172 <span class="comment">   outputs to STORM: aggregation; load FIC0; load FIC1 and store. */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define CCM_REG_GR_ARB_TYPE                  0xd015c</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="comment">/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the</span>
<a name="l00175"></a>00175 <span class="comment">   highest priority is 3. It is supposed; that the Store channel priority is</span>
<a name="l00176"></a>00176 <span class="comment">   the compliment to 4 of the rest priorities - Aggregation channel; Load</span>
<a name="l00177"></a>00177 <span class="comment">   (FIC0) channel and Load (FIC1). */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define CCM_REG_GR_LD0_PR                    0xd0164</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="comment">/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the</span>
<a name="l00180"></a>00180 <span class="comment">   highest priority is 3. It is supposed; that the Store channel priority is</span>
<a name="l00181"></a>00181 <span class="comment">   the compliment to 4 of the rest priorities - Aggregation channel; Load</span>
<a name="l00182"></a>00182 <span class="comment">   (FIC0) channel and Load (FIC1). */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define CCM_REG_GR_LD1_PR                    0xd0168</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="comment">/* [RW 2] General flags index. */</span>
<a name="l00185"></a>00185 <span class="preprocessor">#define CCM_REG_INV_DONE_Q                   0xd0108</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="comment">/* [RW 4] The number of double REG-pairs(128 bits); loaded from the STORM</span>
<a name="l00187"></a>00187 <span class="comment">   context and sent to STORM; for a specific connection type. The double</span>
<a name="l00188"></a>00188 <span class="comment">   REG-pairs are used in order to align to STORM context row size of 128</span>
<a name="l00189"></a>00189 <span class="comment">   bits. The offset of these data in the STORM context is always 0. Index</span>
<a name="l00190"></a>00190 <span class="comment">   _(0..15) stands for the connection type (one of 16). */</span>
<a name="l00191"></a>00191 <span class="preprocessor">#define CCM_REG_N_SM_CTX_LD_0                    0xd004c</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_N_SM_CTX_LD_1                    0xd0050</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_N_SM_CTX_LD_2                    0xd0054</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_N_SM_CTX_LD_3                    0xd0058</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_N_SM_CTX_LD_4                    0xd005c</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input pbf Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l00197"></a>00197 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l00198"></a>00198 <span class="comment">   if 1 - normal activity. */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#define CCM_REG_PBF_IFEN                     0xd0028</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l00201"></a>00201 <span class="comment">   at the pbf interface is detected. */</span>
<a name="l00202"></a>00202 <span class="preprocessor">#define CCM_REG_PBF_LENGTH_MIS                   0xd0180</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input pbf in the WRR mechanism. 0 stands for</span>
<a name="l00204"></a>00204 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l00205"></a>00205 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#define CCM_REG_PBF_WEIGHT                   0xd00ac</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_PHYS_QNUM1_0                     0xd0134</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_PHYS_QNUM1_1                     0xd0138</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_PHYS_QNUM2_0                     0xd013c</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_PHYS_QNUM2_1                     0xd0140</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_PHYS_QNUM3_0                     0xd0144</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_PHYS_QNUM3_1                     0xd0148</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_QOS_PHYS_QNUM0_0                 0xd0114</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_QOS_PHYS_QNUM0_1                 0xd0118</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_QOS_PHYS_QNUM1_0                 0xd011c</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_QOS_PHYS_QNUM1_1                 0xd0120</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_QOS_PHYS_QNUM2_0                 0xd0124</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_QOS_PHYS_QNUM2_1                 0xd0128</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_QOS_PHYS_QNUM3_0                 0xd012c</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_QOS_PHYS_QNUM3_1                 0xd0130</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="comment">/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is</span>
<a name="l00222"></a>00222 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l00223"></a>00223 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define CCM_REG_STORM_CCM_IFEN                   0xd0010</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l00226"></a>00226 <span class="comment">   at the STORM interface is detected. */</span>
<a name="l00227"></a>00227 <span class="preprocessor">#define CCM_REG_STORM_LENGTH_MIS                 0xd016c</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the STORM input in the WRR (Weighted Round robin)</span>
<a name="l00229"></a>00229 <span class="comment">   mechanism. 0 stands for weight 8 (the most prioritised); 1 stands for</span>
<a name="l00230"></a>00230 <span class="comment">   weight 1(least prioritised); 2 stands for weight 2 (more prioritised);</span>
<a name="l00231"></a>00231 <span class="comment">   tc. */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#define CCM_REG_STORM_WEIGHT                     0xd009c</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input tsem Interface enable. If 0 - the valid input is</span>
<a name="l00234"></a>00234 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l00235"></a>00235 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l00236"></a>00236 <span class="preprocessor">#define CCM_REG_TSEM_IFEN                    0xd001c</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l00238"></a>00238 <span class="comment">   at the tsem interface is detected. */</span>
<a name="l00239"></a>00239 <span class="preprocessor">#define CCM_REG_TSEM_LENGTH_MIS                  0xd0174</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input tsem in the WRR mechanism. 0 stands for</span>
<a name="l00241"></a>00241 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l00242"></a>00242 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define CCM_REG_TSEM_WEIGHT                  0xd00a0</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input usem Interface enable. If 0 - the valid input is</span>
<a name="l00245"></a>00245 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l00246"></a>00246 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l00247"></a>00247 <span class="preprocessor">#define CCM_REG_USEM_IFEN                    0xd0024</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when message length mismatch (relative to last indication) at</span>
<a name="l00249"></a>00249 <span class="comment">   the usem interface is detected. */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define CCM_REG_USEM_LENGTH_MIS                  0xd017c</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input usem in the WRR mechanism. 0 stands for</span>
<a name="l00252"></a>00252 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l00253"></a>00253 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l00254"></a>00254 <span class="preprocessor">#define CCM_REG_USEM_WEIGHT                  0xd00a8</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input xsem Interface enable. If 0 - the valid input is</span>
<a name="l00256"></a>00256 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l00257"></a>00257 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l00258"></a>00258 <span class="preprocessor">#define CCM_REG_XSEM_IFEN                    0xd0020</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l00260"></a>00260 <span class="comment">   at the xsem interface is detected. */</span>
<a name="l00261"></a>00261 <span class="preprocessor">#define CCM_REG_XSEM_LENGTH_MIS                  0xd0178</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input xsem in the WRR mechanism. 0 stands for</span>
<a name="l00263"></a>00263 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l00264"></a>00264 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define CCM_REG_XSEM_WEIGHT                  0xd00a4</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="comment">/* [RW 19] Indirect access to the descriptor table of the XX protection</span>
<a name="l00267"></a>00267 <span class="comment">   mechanism. The fields are: [5:0] - message length; [12:6] - message</span>
<a name="l00268"></a>00268 <span class="comment">   pointer; 18:13] - next pointer. */</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define CCM_REG_XX_DESCR_TABLE                   0xd0300</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define CCM_REG_XX_DESCR_TABLE_SIZE              36</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="comment">/* [R 7] Used to read the value of XX protection Free counter. */</span>
<a name="l00272"></a>00272 <span class="preprocessor">#define CCM_REG_XX_FREE                      0xd0184</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="comment">/* [RW 6] Initial value for the credit counter; responsible for fulfilling</span>
<a name="l00274"></a>00274 <span class="comment">   of the Input Stage XX protection buffer by the XX protection pending</span>
<a name="l00275"></a>00275 <span class="comment">   messages. Max credit available - 127. Write writes the initial credit</span>
<a name="l00276"></a>00276 <span class="comment">   value; read returns the current value of the credit counter. Must be</span>
<a name="l00277"></a>00277 <span class="comment">   initialized to maximum XX protected message size - 2 at start-up. */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define CCM_REG_XX_INIT_CRD                  0xd0220</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="comment">/* [RW 7] The maximum number of pending messages; which may be stored in XX</span>
<a name="l00280"></a>00280 <span class="comment">   protection. At read the ~ccm_registers_xx_free.xx_free counter is read.</span>
<a name="l00281"></a>00281 <span class="comment">   At write comprises the start value of the ~ccm_registers_xx_free.xx_free</span>
<a name="l00282"></a>00282 <span class="comment">   counter. */</span>
<a name="l00283"></a>00283 <span class="preprocessor">#define CCM_REG_XX_MSG_NUM                   0xd0224</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */</span>
<a name="l00285"></a>00285 <span class="preprocessor">#define CCM_REG_XX_OVFL_EVNT_ID                  0xd0044</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="comment">/* [RW 18] Indirect access to the XX table of the XX protection mechanism.</span>
<a name="l00287"></a>00287 <span class="comment">   The fields are: [5:0] - tail pointer; 11:6] - Link List size; 17:12] -</span>
<a name="l00288"></a>00288 <span class="comment">   header pointer. */</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define CCM_REG_XX_TABLE                     0xd0280</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define CDU_REG_CDU_CHK_MASK0                    0x101000</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define CDU_REG_CDU_CHK_MASK1                    0x101004</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#define CDU_REG_CDU_CONTROL0                     0x101008</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define CDU_REG_CDU_DEBUG                    0x101010</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define CDU_REG_CDU_GLOBAL_PARAMS                0x101020</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="comment">/* [RW 7] Interrupt mask register #0 read/write */</span>
<a name="l00296"></a>00296 <span class="preprocessor">#define CDU_REG_CDU_INT_MASK                     0x10103c</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="comment">/* [R 7] Interrupt register #0 read */</span>
<a name="l00298"></a>00298 <span class="preprocessor">#define CDU_REG_CDU_INT_STS                  0x101030</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="comment">/* [RW 5] Parity mask register #0 read/write */</span>
<a name="l00300"></a>00300 <span class="preprocessor">#define CDU_REG_CDU_PRTY_MASK                    0x10104c</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="comment">/* [R 5] Parity register #0 read */</span>
<a name="l00302"></a>00302 <span class="preprocessor">#define CDU_REG_CDU_PRTY_STS                     0x101040</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="comment">/* [RC 32] logging of error data in case of a CDU load error:</span>
<a name="l00304"></a>00304 <span class="comment">   {expected_cid[15:0]; xpected_type[2:0]; xpected_region[2:0]; ctive_error;</span>
<a name="l00305"></a>00305 <span class="comment">   ype_error; ctual_active; ctual_compressed_context}; */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#define CDU_REG_ERROR_DATA                   0x101014</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="comment">/* [WB 216] L1TT ram access. each entry has the following format :</span>
<a name="l00308"></a>00308 <span class="comment">   {mrege_regions[7:0]; ffset12[5:0]...offset0[5:0];</span>
<a name="l00309"></a>00309 <span class="comment">   ength12[5:0]...length0[5:0]; d12[3:0]...id0[3:0]} */</span>
<a name="l00310"></a>00310 <span class="preprocessor">#define CDU_REG_L1TT                         0x101800</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="comment">/* [WB 24] MATT ram access. each entry has the following</span>
<a name="l00312"></a>00312 <span class="comment">   format:{RegionLength[11:0]; egionOffset[11:0]} */</span>
<a name="l00313"></a>00313 <span class="preprocessor">#define CDU_REG_MATT                         0x101100</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="comment">/* [RW 1] when this bit is set the CDU operates in e1hmf mode */</span>
<a name="l00315"></a>00315 <span class="preprocessor">#define CDU_REG_MF_MODE                      0x101050</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="comment">/* [R 1] indication the initializing the activity counter by the hardware</span>
<a name="l00317"></a>00317 <span class="comment">   was done. */</span>
<a name="l00318"></a>00318 <span class="preprocessor">#define CFC_REG_AC_INIT_DONE                     0x104078</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="comment">/* [RW 13] activity counter ram access */</span>
<a name="l00320"></a>00320 <span class="preprocessor">#define CFC_REG_ACTIVITY_COUNTER                 0x104400</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#define CFC_REG_ACTIVITY_COUNTER_SIZE                256</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="comment">/* [R 1] indication the initializing the cams by the hardware was done. */</span>
<a name="l00323"></a>00323 <span class="preprocessor">#define CFC_REG_CAM_INIT_DONE                    0x10407c</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="comment">/* [RW 2] Interrupt mask register #0 read/write */</span>
<a name="l00325"></a>00325 <span class="preprocessor">#define CFC_REG_CFC_INT_MASK                     0x104108</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="comment">/* [R 2] Interrupt register #0 read */</span>
<a name="l00327"></a>00327 <span class="preprocessor">#define CFC_REG_CFC_INT_STS                  0x1040fc</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="comment">/* [RC 2] Interrupt register #0 read clear */</span>
<a name="l00329"></a>00329 <span class="preprocessor">#define CFC_REG_CFC_INT_STS_CLR                  0x104100</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="comment">/* [RW 4] Parity mask register #0 read/write */</span>
<a name="l00331"></a>00331 <span class="preprocessor">#define CFC_REG_CFC_PRTY_MASK                    0x104118</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="comment">/* [R 4] Parity register #0 read */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#define CFC_REG_CFC_PRTY_STS                     0x10410c</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="comment">/* [RW 21] CID cam access (21:1 - Data; alid - 0) */</span>
<a name="l00335"></a>00335 <span class="preprocessor">#define CFC_REG_CID_CAM                      0x104800</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">#define CFC_REG_CONTROL0                     0x104028</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">#define CFC_REG_DEBUG0                       0x104050</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="comment">/* [RW 14] indicates per error (in #cfc_registers_cfc_error_vector.cfc_error</span>
<a name="l00339"></a>00339 <span class="comment">   vector) whether the cfc should be disabled upon it */</span>
<a name="l00340"></a>00340 <span class="preprocessor">#define CFC_REG_DISABLE_ON_ERROR                 0x104044</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="comment">/* [RC 14] CFC error vector. when the CFC detects an internal error it will</span>
<a name="l00342"></a>00342 <span class="comment">   set one of these bits. the bit description can be found in CFC</span>
<a name="l00343"></a>00343 <span class="comment">   specifications */</span>
<a name="l00344"></a>00344 <span class="preprocessor">#define CFC_REG_ERROR_VECTOR                     0x10403c</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="comment">/* [WB 93] LCID info ram access */</span>
<a name="l00346"></a>00346 <span class="preprocessor">#define CFC_REG_INFO_RAM                     0x105000</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#define CFC_REG_INFO_RAM_SIZE                    1024</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#define CFC_REG_INIT_REG                     0x10404c</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#define CFC_REG_INTERFACES                   0x104058</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="comment">/* [RW 24] {weight_load_client7[2:0] to weight_load_client0[2:0]}. this</span>
<a name="l00351"></a>00351 <span class="comment">   field allows changing the priorities of the weighted-round-robin arbiter</span>
<a name="l00352"></a>00352 <span class="comment">   which selects which CFC load client should be served next */</span>
<a name="l00353"></a>00353 <span class="preprocessor">#define CFC_REG_LCREQ_WEIGHTS                    0x104084</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="comment">/* [RW 16] Link List ram access; data = {prev_lcid; ext_lcid} */</span>
<a name="l00355"></a>00355 <span class="preprocessor">#define CFC_REG_LINK_LIST                    0x104c00</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#define CFC_REG_LINK_LIST_SIZE                   256</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="comment">/* [R 1] indication the initializing the link list by the hardware was done. */</span>
<a name="l00358"></a>00358 <span class="preprocessor">#define CFC_REG_LL_INIT_DONE                     0x104074</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="comment">/* [R 9] Number of allocated LCIDs which are at empty state */</span>
<a name="l00360"></a>00360 <span class="preprocessor">#define CFC_REG_NUM_LCIDS_ALLOC                  0x104020</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="comment">/* [R 9] Number of Arriving LCIDs in Link List Block */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define CFC_REG_NUM_LCIDS_ARRIVING               0x104004</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="comment">/* [R 9] Number of Leaving LCIDs in Link List Block */</span>
<a name="l00364"></a>00364 <span class="preprocessor">#define CFC_REG_NUM_LCIDS_LEAVING                0x104018</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="comment">/* [RW 8] The event id for aggregated interrupt 0 */</span>
<a name="l00366"></a>00366 <span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_0                 0xc2038</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_10                0xc2060</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_11                0xc2064</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_12                0xc2068</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_13                0xc206c</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_14                0xc2070</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_15                0xc2074</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_16                0xc2078</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_2                 0xc2040</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_3                 0xc2044</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_4                 0xc2048</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_5                 0xc204c</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_6                 0xc2050</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_7                 0xc2054</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_8                 0xc2058</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_EVENT_9                 0xc205c</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="comment">/* [RW 1] For each aggregated interrupt index whether the mode is normal (0)</span>
<a name="l00383"></a>00383 <span class="comment">   or auto-mask-mode (1) */</span>
<a name="l00384"></a>00384 <span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_10                 0xc21e0</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_11                 0xc21e4</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_12                 0xc21e8</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_13                 0xc21ec</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_14                 0xc21f0</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_15                 0xc21f4</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_16                 0xc21f8</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_6                  0xc21d0</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_7                  0xc21d4</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_8                  0xc21d8</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_AGG_INT_MODE_9                  0xc21dc</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */</span>
<a name="l00396"></a>00396 <span class="preprocessor">#define CSDM_REG_CFC_RSP_START_ADDR              0xc2008</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #0 */</span>
<a name="l00398"></a>00398 <span class="preprocessor">#define CSDM_REG_CMP_COUNTER_MAX0                0xc201c</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #1 */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#define CSDM_REG_CMP_COUNTER_MAX1                0xc2020</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #2 */</span>
<a name="l00402"></a>00402 <span class="preprocessor">#define CSDM_REG_CMP_COUNTER_MAX2                0xc2024</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #3 */</span>
<a name="l00404"></a>00404 <span class="preprocessor">#define CSDM_REG_CMP_COUNTER_MAX3                0xc2028</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the completion</span>
<a name="l00406"></a>00406 <span class="comment">   counters. */</span>
<a name="l00407"></a>00407 <span class="preprocessor">#define CSDM_REG_CMP_COUNTER_START_ADDR              0xc200c</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l00409"></a>00409 <span class="preprocessor">#define CSDM_REG_CSDM_INT_MASK_0                 0xc229c</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_CSDM_INT_MASK_1                 0xc22ac</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l00412"></a>00412 <span class="preprocessor">#define CSDM_REG_CSDM_INT_STS_0                  0xc2290</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_CSDM_INT_STS_1                  0xc22a0</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="comment">/* [RW 11] Parity mask register #0 read/write */</span>
<a name="l00415"></a>00415 <span class="preprocessor">#define CSDM_REG_CSDM_PRTY_MASK                  0xc22bc</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="comment">/* [R 11] Parity register #0 read */</span>
<a name="l00417"></a>00417 <span class="preprocessor">#define CSDM_REG_CSDM_PRTY_STS                   0xc22b0</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_ENABLE_IN1                  0xc2238</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_ENABLE_IN2                  0xc223c</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_ENABLE_OUT1                     0xc2240</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#define CSDM_REG_ENABLE_OUT2                     0xc2244</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="comment">/* [RW 4] The initial number of messages that can be sent to the pxp control</span>
<a name="l00423"></a>00423 <span class="comment">   interface without receiving any ACK. */</span>
<a name="l00424"></a>00424 <span class="preprocessor">#define CSDM_REG_INIT_CREDIT_PXP_CTRL                0xc24bc</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of ACK after placement messages received */</span>
<a name="l00426"></a>00426 <span class="preprocessor">#define CSDM_REG_NUM_OF_ACK_AFTER_PLACE              0xc227c</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of packet end messages received from the parser */</span>
<a name="l00428"></a>00428 <span class="preprocessor">#define CSDM_REG_NUM_OF_PKT_END_MSG              0xc2274</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of requests received from the pxp async if */</span>
<a name="l00430"></a>00430 <span class="preprocessor">#define CSDM_REG_NUM_OF_PXP_ASYNC_REQ                0xc2278</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 0 */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q0_CMD                   0xc2248</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 10 */</span>
<a name="l00434"></a>00434 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q10_CMD                  0xc226c</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 11 */</span>
<a name="l00436"></a>00436 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q11_CMD                  0xc2270</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 1 */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q1_CMD                   0xc224c</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 3 */</span>
<a name="l00440"></a>00440 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q3_CMD                   0xc2250</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 4 */</span>
<a name="l00442"></a>00442 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q4_CMD                   0xc2254</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 5 */</span>
<a name="l00444"></a>00444 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q5_CMD                   0xc2258</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 6 */</span>
<a name="l00446"></a>00446 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q6_CMD                   0xc225c</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 7 */</span>
<a name="l00448"></a>00448 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q7_CMD                   0xc2260</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 8 */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q8_CMD                   0xc2264</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 9 */</span>
<a name="l00452"></a>00452 <span class="preprocessor">#define CSDM_REG_NUM_OF_Q9_CMD                   0xc2268</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for queue counters */</span>
<a name="l00454"></a>00454 <span class="preprocessor">#define CSDM_REG_Q_COUNTER_START_ADDR                0xc2010</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="comment">/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */</span>
<a name="l00456"></a>00456 <span class="preprocessor">#define CSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY            0xc2548</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="comment">/* [R 1] parser fifo empty in sdm_sync block */</span>
<a name="l00458"></a>00458 <span class="preprocessor">#define CSDM_REG_SYNC_PARSER_EMPTY               0xc2550</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="comment">/* [R 1] parser serial fifo empty in sdm_sync block */</span>
<a name="l00460"></a>00460 <span class="preprocessor">#define CSDM_REG_SYNC_SYNC_EMPTY                 0xc2558</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="comment">/* [RW 32] Tick for timer counter. Applicable only when</span>
<a name="l00462"></a>00462 <span class="comment">   ~csdm_registers_timer_tick_enable.timer_tick_enable =1 */</span>
<a name="l00463"></a>00463 <span class="preprocessor">#define CSDM_REG_TIMER_TICK                  0xc2000</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="comment">/* [RW 5] The number of time_slots in the arbitration cycle */</span>
<a name="l00465"></a>00465 <span class="preprocessor">#define CSEM_REG_ARB_CYCLE_SIZE                  0x200034</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 0. Source</span>
<a name="l00467"></a>00467 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l00468"></a>00468 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2 */</span>
<a name="l00469"></a>00469 <span class="preprocessor">#define CSEM_REG_ARB_ELEMENT0                    0x200020</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 1. Source</span>
<a name="l00471"></a>00471 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l00472"></a>00472 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l00473"></a>00473 <span class="comment">   Could not be equal to register ~csem_registers_arb_element0.arb_element0 */</span>
<a name="l00474"></a>00474 <span class="preprocessor">#define CSEM_REG_ARB_ELEMENT1                    0x200024</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 2. Source</span>
<a name="l00476"></a>00476 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l00477"></a>00477 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l00478"></a>00478 <span class="comment">   Could not be equal to register ~csem_registers_arb_element0.arb_element0</span>
<a name="l00479"></a>00479 <span class="comment">   and ~csem_registers_arb_element1.arb_element1 */</span>
<a name="l00480"></a>00480 <span class="preprocessor">#define CSEM_REG_ARB_ELEMENT2                    0x200028</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 3. Source</span>
<a name="l00482"></a>00482 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l00483"></a>00483 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could</span>
<a name="l00484"></a>00484 <span class="comment">   not be equal to register ~csem_registers_arb_element0.arb_element0 and</span>
<a name="l00485"></a>00485 <span class="comment">   ~csem_registers_arb_element1.arb_element1 and</span>
<a name="l00486"></a>00486 <span class="comment">   ~csem_registers_arb_element2.arb_element2 */</span>
<a name="l00487"></a>00487 <span class="preprocessor">#define CSEM_REG_ARB_ELEMENT3                    0x20002c</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 4. Source</span>
<a name="l00489"></a>00489 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l00490"></a>00490 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l00491"></a>00491 <span class="comment">   Could not be equal to register ~csem_registers_arb_element0.arb_element0</span>
<a name="l00492"></a>00492 <span class="comment">   and ~csem_registers_arb_element1.arb_element1 and</span>
<a name="l00493"></a>00493 <span class="comment">   ~csem_registers_arb_element2.arb_element2 and</span>
<a name="l00494"></a>00494 <span class="comment">   ~csem_registers_arb_element3.arb_element3 */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#define CSEM_REG_ARB_ELEMENT4                    0x200030</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l00497"></a>00497 <span class="preprocessor">#define CSEM_REG_CSEM_INT_MASK_0                 0x200110</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define CSEM_REG_CSEM_INT_MASK_1                 0x200120</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l00500"></a>00500 <span class="preprocessor">#define CSEM_REG_CSEM_INT_STS_0                  0x200104</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define CSEM_REG_CSEM_INT_STS_1                  0x200114</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="comment">/* [RW 32] Parity mask register #0 read/write */</span>
<a name="l00503"></a>00503 <span class="preprocessor">#define CSEM_REG_CSEM_PRTY_MASK_0                0x200130</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">#define CSEM_REG_CSEM_PRTY_MASK_1                0x200140</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="comment">/* [R 32] Parity register #0 read */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#define CSEM_REG_CSEM_PRTY_STS_0                 0x200124</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define CSEM_REG_CSEM_PRTY_STS_1                 0x200134</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define CSEM_REG_ENABLE_IN                   0x2000a4</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#define CSEM_REG_ENABLE_OUT                  0x2000a8</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="comment">/* [RW 32] This address space contains all registers and memories that are</span>
<a name="l00511"></a>00511 <span class="comment">   placed in SEM_FAST block. The SEM_FAST registers are described in</span>
<a name="l00512"></a>00512 <span class="comment">   appendix B. In order to access the sem_fast registers the base address</span>
<a name="l00513"></a>00513 <span class="comment">   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */</span>
<a name="l00514"></a>00514 <span class="preprocessor">#define CSEM_REG_FAST_MEMORY                     0x220000</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from FIC0 May be updated during run_time</span>
<a name="l00516"></a>00516 <span class="comment">   by the microcode */</span>
<a name="l00517"></a>00517 <span class="preprocessor">#define CSEM_REG_FIC0_DISABLE                    0x200224</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from FIC1 May be updated during run_time</span>
<a name="l00519"></a>00519 <span class="comment">   by the microcode */</span>
<a name="l00520"></a>00520 <span class="preprocessor">#define CSEM_REG_FIC1_DISABLE                    0x200234</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="comment">/* [RW 15] Interrupt table Read and write access to it is not possible in</span>
<a name="l00522"></a>00522 <span class="comment">   the middle of the work */</span>
<a name="l00523"></a>00523 <span class="preprocessor">#define CSEM_REG_INT_TABLE                   0x200400</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that entered through</span>
<a name="l00525"></a>00525 <span class="comment">   FIC0 */</span>
<a name="l00526"></a>00526 <span class="preprocessor">#define CSEM_REG_MSG_NUM_FIC0                    0x200000</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that entered through</span>
<a name="l00528"></a>00528 <span class="comment">   FIC1 */</span>
<a name="l00529"></a>00529 <span class="preprocessor">#define CSEM_REG_MSG_NUM_FIC1                    0x200004</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l00531"></a>00531 <span class="comment">   FOC0 */</span>
<a name="l00532"></a>00532 <span class="preprocessor">#define CSEM_REG_MSG_NUM_FOC0                    0x200008</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l00534"></a>00534 <span class="comment">   FOC1 */</span>
<a name="l00535"></a>00535 <span class="preprocessor">#define CSEM_REG_MSG_NUM_FOC1                    0x20000c</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l00537"></a>00537 <span class="comment">   FOC2 */</span>
<a name="l00538"></a>00538 <span class="preprocessor">#define CSEM_REG_MSG_NUM_FOC2                    0x200010</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l00540"></a>00540 <span class="comment">   FOC3 */</span>
<a name="l00541"></a>00541 <span class="preprocessor">#define CSEM_REG_MSG_NUM_FOC3                    0x200014</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from the passive buffer May be updated</span>
<a name="l00543"></a>00543 <span class="comment">   during run_time by the microcode */</span>
<a name="l00544"></a>00544 <span class="preprocessor">#define CSEM_REG_PAS_DISABLE                     0x20024c</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="comment">/* [WB 128] Debug only. Passive buffer memory */</span>
<a name="l00546"></a>00546 <span class="preprocessor">#define CSEM_REG_PASSIVE_BUFFER                  0x202000</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span><span class="comment">/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */</span>
<a name="l00548"></a>00548 <span class="preprocessor">#define CSEM_REG_PRAM                        0x240000</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="comment">/* [R 16] Valid sleeping threads indication have bit per thread */</span>
<a name="l00550"></a>00550 <span class="preprocessor">#define CSEM_REG_SLEEP_THREADS_VALID                 0x20026c</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="comment">/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */</span>
<a name="l00552"></a>00552 <span class="preprocessor">#define CSEM_REG_SLOW_EXT_STORE_EMPTY                0x2002a0</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="comment">/* [RW 16] List of free threads . There is a bit per thread. */</span>
<a name="l00554"></a>00554 <span class="preprocessor">#define CSEM_REG_THREADS_LIST                    0x2002e4</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 0 */</span>
<a name="l00556"></a>00556 <span class="preprocessor">#define CSEM_REG_TS_0_AS                     0x200038</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 10 */</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define CSEM_REG_TS_10_AS                    0x200060</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 11 */</span>
<a name="l00560"></a>00560 <span class="preprocessor">#define CSEM_REG_TS_11_AS                    0x200064</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 12 */</span>
<a name="l00562"></a>00562 <span class="preprocessor">#define CSEM_REG_TS_12_AS                    0x200068</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 13 */</span>
<a name="l00564"></a>00564 <span class="preprocessor">#define CSEM_REG_TS_13_AS                    0x20006c</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 14 */</span>
<a name="l00566"></a>00566 <span class="preprocessor">#define CSEM_REG_TS_14_AS                    0x200070</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 15 */</span>
<a name="l00568"></a>00568 <span class="preprocessor">#define CSEM_REG_TS_15_AS                    0x200074</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 16 */</span>
<a name="l00570"></a>00570 <span class="preprocessor">#define CSEM_REG_TS_16_AS                    0x200078</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 17 */</span>
<a name="l00572"></a>00572 <span class="preprocessor">#define CSEM_REG_TS_17_AS                    0x20007c</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 18 */</span>
<a name="l00574"></a>00574 <span class="preprocessor">#define CSEM_REG_TS_18_AS                    0x200080</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 1 */</span>
<a name="l00576"></a>00576 <span class="preprocessor">#define CSEM_REG_TS_1_AS                     0x20003c</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 2 */</span>
<a name="l00578"></a>00578 <span class="preprocessor">#define CSEM_REG_TS_2_AS                     0x200040</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 3 */</span>
<a name="l00580"></a>00580 <span class="preprocessor">#define CSEM_REG_TS_3_AS                     0x200044</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 4 */</span>
<a name="l00582"></a>00582 <span class="preprocessor">#define CSEM_REG_TS_4_AS                     0x200048</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 5 */</span>
<a name="l00584"></a>00584 <span class="preprocessor">#define CSEM_REG_TS_5_AS                     0x20004c</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 6 */</span>
<a name="l00586"></a>00586 <span class="preprocessor">#define CSEM_REG_TS_6_AS                     0x200050</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 7 */</span>
<a name="l00588"></a>00588 <span class="preprocessor">#define CSEM_REG_TS_7_AS                     0x200054</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 8 */</span>
<a name="l00590"></a>00590 <span class="preprocessor">#define CSEM_REG_TS_8_AS                     0x200058</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 9 */</span>
<a name="l00592"></a>00592 <span class="preprocessor">#define CSEM_REG_TS_9_AS                     0x20005c</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="comment">/* [RW 1] Parity mask register #0 read/write */</span>
<a name="l00594"></a>00594 <span class="preprocessor">#define DBG_REG_DBG_PRTY_MASK                    0xc0a8</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="comment">/* [R 1] Parity register #0 read */</span>
<a name="l00596"></a>00596 <span class="preprocessor">#define DBG_REG_DBG_PRTY_STS                     0xc09c</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="comment">/* [RW 32] Commands memory. The address to command X; row Y is to calculated</span>
<a name="l00598"></a>00598 <span class="comment">   as 14*X+Y. */</span>
<a name="l00599"></a>00599 <span class="preprocessor">#define DMAE_REG_CMD_MEM                     0x102400</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="preprocessor">#define DMAE_REG_CMD_MEM_SIZE                    224</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="comment">/* [RW 1] If 0 - the CRC-16c initial value is all zeroes; if 1 - the CRC-16c</span>
<a name="l00602"></a>00602 <span class="comment">   initial value is all ones. */</span>
<a name="l00603"></a>00603 <span class="preprocessor">#define DMAE_REG_CRC16C_INIT                     0x10201c</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="comment">/* [RW 1] If 0 - the CRC-16 T10 initial value is all zeroes; if 1 - the</span>
<a name="l00605"></a>00605 <span class="comment">   CRC-16 T10 initial value is all ones. */</span>
<a name="l00606"></a>00606 <span class="preprocessor">#define DMAE_REG_CRC16T10_INIT                   0x102020</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="comment">/* [RW 2] Interrupt mask register #0 read/write */</span>
<a name="l00608"></a>00608 <span class="preprocessor">#define DMAE_REG_DMAE_INT_MASK                   0x102054</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span><span class="comment">/* [RW 4] Parity mask register #0 read/write */</span>
<a name="l00610"></a>00610 <span class="preprocessor">#define DMAE_REG_DMAE_PRTY_MASK                  0x102064</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="comment">/* [R 4] Parity register #0 read */</span>
<a name="l00612"></a>00612 <span class="preprocessor">#define DMAE_REG_DMAE_PRTY_STS                   0x102058</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 0 go. */</span>
<a name="l00614"></a>00614 <span class="preprocessor">#define DMAE_REG_GO_C0                       0x102080</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 1 go. */</span>
<a name="l00616"></a>00616 <span class="preprocessor">#define DMAE_REG_GO_C1                       0x102084</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 10 go. */</span>
<a name="l00618"></a>00618 <span class="preprocessor">#define DMAE_REG_GO_C10                      0x102088</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 11 go. */</span>
<a name="l00620"></a>00620 <span class="preprocessor">#define DMAE_REG_GO_C11                      0x10208c</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 12 go. */</span>
<a name="l00622"></a>00622 <span class="preprocessor">#define DMAE_REG_GO_C12                      0x102090</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 13 go. */</span>
<a name="l00624"></a>00624 <span class="preprocessor">#define DMAE_REG_GO_C13                      0x102094</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 14 go. */</span>
<a name="l00626"></a>00626 <span class="preprocessor">#define DMAE_REG_GO_C14                      0x102098</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 15 go. */</span>
<a name="l00628"></a>00628 <span class="preprocessor">#define DMAE_REG_GO_C15                      0x10209c</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 2 go. */</span>
<a name="l00630"></a>00630 <span class="preprocessor">#define DMAE_REG_GO_C2                       0x1020a0</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 3 go. */</span>
<a name="l00632"></a>00632 <span class="preprocessor">#define DMAE_REG_GO_C3                       0x1020a4</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 4 go. */</span>
<a name="l00634"></a>00634 <span class="preprocessor">#define DMAE_REG_GO_C4                       0x1020a8</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 5 go. */</span>
<a name="l00636"></a>00636 <span class="preprocessor">#define DMAE_REG_GO_C5                       0x1020ac</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 6 go. */</span>
<a name="l00638"></a>00638 <span class="preprocessor">#define DMAE_REG_GO_C6                       0x1020b0</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 7 go. */</span>
<a name="l00640"></a>00640 <span class="preprocessor">#define DMAE_REG_GO_C7                       0x1020b4</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 8 go. */</span>
<a name="l00642"></a>00642 <span class="preprocessor">#define DMAE_REG_GO_C8                       0x1020b8</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="comment">/* [RW 1] Command 9 go. */</span>
<a name="l00644"></a>00644 <span class="preprocessor">#define DMAE_REG_GO_C9                       0x1020bc</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="comment">/* [RW 1] DMAE GRC Interface (Target; aster) enable. If 0 - the acknowledge</span>
<a name="l00646"></a>00646 <span class="comment">   input is disregarded; valid is deasserted; all other signals are treated</span>
<a name="l00647"></a>00647 <span class="comment">   as usual; if 1 - normal activity. */</span>
<a name="l00648"></a>00648 <span class="preprocessor">#define DMAE_REG_GRC_IFEN                    0x102008</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="comment">/* [RW 1] DMAE PCI Interface (Request; ead; rite) enable. If 0 - the</span>
<a name="l00650"></a>00650 <span class="comment">   acknowledge input is disregarded; valid is deasserted; full is asserted;</span>
<a name="l00651"></a>00651 <span class="comment">   all other signals are treated as usual; if 1 - normal activity. */</span>
<a name="l00652"></a>00652 <span class="preprocessor">#define DMAE_REG_PCI_IFEN                    0x102004</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="comment">/* [RW 4] DMAE- PCI Request Interface initial credit. Write writes the</span>
<a name="l00654"></a>00654 <span class="comment">   initial value to the credit counter; related to the address. Read returns</span>
<a name="l00655"></a>00655 <span class="comment">   the current value of the counter. */</span>
<a name="l00656"></a>00656 <span class="preprocessor">#define DMAE_REG_PXP_REQ_INIT_CRD                0x1020c0</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="comment">/* [RW 8] Aggregation command. */</span>
<a name="l00658"></a>00658 <span class="preprocessor">#define DORQ_REG_AGG_CMD0                    0x170060</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="comment">/* [RW 8] Aggregation command. */</span>
<a name="l00660"></a>00660 <span class="preprocessor">#define DORQ_REG_AGG_CMD1                    0x170064</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="comment">/* [RW 8] Aggregation command. */</span>
<a name="l00662"></a>00662 <span class="preprocessor">#define DORQ_REG_AGG_CMD2                    0x170068</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span><span class="comment">/* [RW 8] Aggregation command. */</span>
<a name="l00664"></a>00664 <span class="preprocessor">#define DORQ_REG_AGG_CMD3                    0x17006c</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="comment">/* [RW 28] UCM Header. */</span>
<a name="l00666"></a>00666 <span class="preprocessor">#define DORQ_REG_CMHEAD_RX                   0x170050</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="comment">/* [RW 32] Doorbell address for RBC doorbells (function 0). */</span>
<a name="l00668"></a>00668 <span class="preprocessor">#define DORQ_REG_DB_ADDR0                    0x17008c</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="comment">/* [RW 5] Interrupt mask register #0 read/write */</span>
<a name="l00670"></a>00670 <span class="preprocessor">#define DORQ_REG_DORQ_INT_MASK                   0x170180</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="comment">/* [R 5] Interrupt register #0 read */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#define DORQ_REG_DORQ_INT_STS                    0x170174</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span><span class="comment">/* [RC 5] Interrupt register #0 read clear */</span>
<a name="l00674"></a>00674 <span class="preprocessor">#define DORQ_REG_DORQ_INT_STS_CLR                0x170178</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span><span class="comment">/* [RW 2] Parity mask register #0 read/write */</span>
<a name="l00676"></a>00676 <span class="preprocessor">#define DORQ_REG_DORQ_PRTY_MASK                  0x170190</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="comment">/* [R 2] Parity register #0 read */</span>
<a name="l00678"></a>00678 <span class="preprocessor">#define DORQ_REG_DORQ_PRTY_STS                   0x170184</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="comment">/* [RW 8] The address to write the DPM CID to STORM. */</span>
<a name="l00680"></a>00680 <span class="preprocessor">#define DORQ_REG_DPM_CID_ADDR                    0x170044</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="comment">/* [RW 5] The DPM mode CID extraction offset. */</span>
<a name="l00682"></a>00682 <span class="preprocessor">#define DORQ_REG_DPM_CID_OFST                    0x170030</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="comment">/* [RW 12] The threshold of the DQ FIFO to send the almost full interrupt. */</span>
<a name="l00684"></a>00684 <span class="preprocessor">#define DORQ_REG_DQ_FIFO_AFULL_TH                0x17007c</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span><span class="comment">/* [RW 12] The threshold of the DQ FIFO to send the full interrupt. */</span>
<a name="l00686"></a>00686 <span class="preprocessor">#define DORQ_REG_DQ_FIFO_FULL_TH                 0x170078</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span><span class="comment">/* [R 13] Current value of the DQ FIFO fill level according to following</span>
<a name="l00688"></a>00688 <span class="comment">   pointer. The range is 0 - 256 FIFO rows; where each row stands for the</span>
<a name="l00689"></a>00689 <span class="comment">   doorbell. */</span>
<a name="l00690"></a>00690 <span class="preprocessor">#define DORQ_REG_DQ_FILL_LVLF                    0x1700a4</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="comment">/* [R 1] DQ FIFO full status. Is set; when FIFO filling level is more or</span>
<a name="l00692"></a>00692 <span class="comment">   equal to full threshold; reset on full clear. */</span>
<a name="l00693"></a>00693 <span class="preprocessor">#define DORQ_REG_DQ_FULL_ST                  0x1700c0</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="comment">/* [RW 28] The value sent to CM header in the case of CFC load error. */</span>
<a name="l00695"></a>00695 <span class="preprocessor">#define DORQ_REG_ERR_CMHEAD                  0x170058</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span><span class="preprocessor">#define DORQ_REG_IF_EN                       0x170004</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span><span class="preprocessor">#define DORQ_REG_MODE_ACT                    0x170008</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="comment">/* [RW 5] The normal mode CID extraction offset. */</span>
<a name="l00699"></a>00699 <span class="preprocessor">#define DORQ_REG_NORM_CID_OFST                   0x17002c</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span><span class="comment">/* [RW 28] TCM Header when only TCP context is loaded. */</span>
<a name="l00701"></a>00701 <span class="preprocessor">#define DORQ_REG_NORM_CMHEAD_TX                  0x17004c</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="comment">/* [RW 3] The number of simultaneous outstanding requests to Context Fetch</span>
<a name="l00703"></a>00703 <span class="comment">   Interface. */</span>
<a name="l00704"></a>00704 <span class="preprocessor">#define DORQ_REG_OUTST_REQ                   0x17003c</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#define DORQ_REG_REGN                        0x170038</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="comment">/* [R 4] Current value of response A counter credit. Initial credit is</span>
<a name="l00707"></a>00707 <span class="comment">   configured through write to ~dorq_registers_rsp_init_crd.rsp_init_crd</span>
<a name="l00708"></a>00708 <span class="comment">   register. */</span>
<a name="l00709"></a>00709 <span class="preprocessor">#define DORQ_REG_RSPA_CRD_CNT                    0x1700ac</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="comment">/* [R 4] Current value of response B counter credit. Initial credit is</span>
<a name="l00711"></a>00711 <span class="comment">   configured through write to ~dorq_registers_rsp_init_crd.rsp_init_crd</span>
<a name="l00712"></a>00712 <span class="comment">   register. */</span>
<a name="l00713"></a>00713 <span class="preprocessor">#define DORQ_REG_RSPB_CRD_CNT                    0x1700b0</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="comment">/* [RW 4] The initial credit at the Doorbell Response Interface. The write</span>
<a name="l00715"></a>00715 <span class="comment">   writes the same initial credit to the rspa_crd_cnt and rspb_crd_cnt. The</span>
<a name="l00716"></a>00716 <span class="comment">   read reads this written value. */</span>
<a name="l00717"></a>00717 <span class="preprocessor">#define DORQ_REG_RSP_INIT_CRD                    0x170048</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="comment">/* [RW 4] Initial activity counter value on the load request; when the</span>
<a name="l00719"></a>00719 <span class="comment">   shortcut is done. */</span>
<a name="l00720"></a>00720 <span class="preprocessor">#define DORQ_REG_SHRT_ACT_CNT                    0x170070</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span><span class="comment">/* [RW 28] TCM Header when both ULP and TCP context is loaded. */</span>
<a name="l00722"></a>00722 <span class="preprocessor">#define DORQ_REG_SHRT_CMHEAD                     0x170054</span>
<a name="l00723"></a>00723 <span class="preprocessor"></span><span class="preprocessor">#define HC_CONFIG_0_REG_ATTN_BIT_EN_0                (0x1&lt;&lt;4)</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span><span class="preprocessor">#define HC_CONFIG_0_REG_INT_LINE_EN_0                (0x1&lt;&lt;3)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#define HC_CONFIG_0_REG_MSI_ATTN_EN_0                (0x1&lt;&lt;7)</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#define HC_CONFIG_0_REG_MSI_MSIX_INT_EN_0            (0x1&lt;&lt;2)</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#define HC_CONFIG_0_REG_SINGLE_ISR_EN_0              (0x1&lt;&lt;1)</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_AGG_INT_0                     0x108050</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_AGG_INT_1                     0x108054</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_ATTN_BIT                      0x108120</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_ATTN_IDX                      0x108100</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_ATTN_MSG0_ADDR_L                  0x108018</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_ATTN_MSG1_ADDR_L                  0x108020</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_ATTN_NUM_P0                   0x108038</span>
<a name="l00735"></a>00735 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_ATTN_NUM_P1                   0x10803c</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_COMMAND_REG                   0x108180</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_CONFIG_0                      0x108000</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_CONFIG_1                      0x108004</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_FUNC_NUM_P0                   0x1080ac</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_FUNC_NUM_P1                   0x1080b0</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="comment">/* [RW 3] Parity mask register #0 read/write */</span>
<a name="l00742"></a>00742 <span class="preprocessor">#define HC_REG_HC_PRTY_MASK                  0x1080a0</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="comment">/* [R 3] Parity register #0 read */</span>
<a name="l00744"></a>00744 <span class="preprocessor">#define HC_REG_HC_PRTY_STS                   0x108094</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_INT_MASK                      0x108108</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_LEADING_EDGE_0                    0x108040</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_LEADING_EDGE_1                    0x108048</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_P0_PROD_CONS                  0x108200</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_P1_PROD_CONS                  0x108400</span>
<a name="l00750"></a>00750 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_PBA_COMMAND                   0x108140</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_PCI_CONFIG_0                  0x108010</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_PCI_CONFIG_1                  0x108014</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_STATISTIC_COUNTERS                0x109000</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_TRAILING_EDGE_0                   0x108044</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_TRAILING_EDGE_1                   0x10804c</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_UC_RAM_ADDR_0                     0x108028</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_UC_RAM_ADDR_1                     0x108030</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_USTORM_ADDR_FOR_COALESCE              0x108068</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_VQID_0                        0x108008</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define HC_REG_VQID_1                        0x10800c</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="preprocessor">#define MCP_REG_MCPR_NVM_ACCESS_ENABLE               0x86424</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span><span class="preprocessor">#define MCP_REG_MCPR_NVM_ADDR                    0x8640c</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="preprocessor">#define MCP_REG_MCPR_NVM_CFG4                    0x8642c</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span><span class="preprocessor">#define MCP_REG_MCPR_NVM_COMMAND                 0x86400</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#define MCP_REG_MCPR_NVM_READ                    0x86410</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#define MCP_REG_MCPR_NVM_SW_ARB                  0x86420</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#define MCP_REG_MCPR_NVM_WRITE                   0x86408</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">#define MCP_REG_MCPR_SCRATCH                     0xa0000</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="comment">/* [R 32] read first 32 bit after inversion of function 0. mapped as</span>
<a name="l00770"></a>00770 <span class="comment">   follows: [0] NIG attention for function0; [1] NIG attention for</span>
<a name="l00771"></a>00771 <span class="comment">   function1; [2] GPIO1 mcp; [3] GPIO2 mcp; [4] GPIO3 mcp; [5] GPIO4 mcp;</span>
<a name="l00772"></a>00772 <span class="comment">   [6] GPIO1 function 1; [7] GPIO2 function 1; [8] GPIO3 function 1; [9]</span>
<a name="l00773"></a>00773 <span class="comment">   GPIO4 function 1; [10] PCIE glue/PXP VPD event function0; [11] PCIE</span>
<a name="l00774"></a>00774 <span class="comment">   glue/PXP VPD event function1; [12] PCIE glue/PXP Expansion ROM event0;</span>
<a name="l00775"></a>00775 <span class="comment">   [13] PCIE glue/PXP Expansion ROM event1; [14] SPIO4; [15] SPIO5; [16]</span>
<a name="l00776"></a>00776 <span class="comment">   MSI/X indication for mcp; [17] MSI/X indication for function 1; [18] BRB</span>
<a name="l00777"></a>00777 <span class="comment">   Parity error; [19] BRB Hw interrupt; [20] PRS Parity error; [21] PRS Hw</span>
<a name="l00778"></a>00778 <span class="comment">   interrupt; [22] SRC Parity error; [23] SRC Hw interrupt; [24] TSDM Parity</span>
<a name="l00779"></a>00779 <span class="comment">   error; [25] TSDM Hw interrupt; [26] TCM Parity error; [27] TCM Hw</span>
<a name="l00780"></a>00780 <span class="comment">   interrupt; [28] TSEMI Parity error; [29] TSEMI Hw interrupt; [30] PBF</span>
<a name="l00781"></a>00781 <span class="comment">   Parity error; [31] PBF Hw interrupt; */</span>
<a name="l00782"></a>00782 <span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_1_FUNC_0           0xa42c</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_1_FUNC_1           0xa430</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="comment">/* [R 32] read first 32 bit after inversion of mcp. mapped as follows: [0]</span>
<a name="l00785"></a>00785 <span class="comment">   NIG attention for function0; [1] NIG attention for function1; [2] GPIO1</span>
<a name="l00786"></a>00786 <span class="comment">   mcp; [3] GPIO2 mcp; [4] GPIO3 mcp; [5] GPIO4 mcp; [6] GPIO1 function 1;</span>
<a name="l00787"></a>00787 <span class="comment">   [7] GPIO2 function 1; [8] GPIO3 function 1; [9] GPIO4 function 1; [10]</span>
<a name="l00788"></a>00788 <span class="comment">   PCIE glue/PXP VPD event function0; [11] PCIE glue/PXP VPD event</span>
<a name="l00789"></a>00789 <span class="comment">   function1; [12] PCIE glue/PXP Expansion ROM event0; [13] PCIE glue/PXP</span>
<a name="l00790"></a>00790 <span class="comment">   Expansion ROM event1; [14] SPIO4; [15] SPIO5; [16] MSI/X indication for</span>
<a name="l00791"></a>00791 <span class="comment">   mcp; [17] MSI/X indication for function 1; [18] BRB Parity error; [19]</span>
<a name="l00792"></a>00792 <span class="comment">   BRB Hw interrupt; [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC</span>
<a name="l00793"></a>00793 <span class="comment">   Parity error; [23] SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw</span>
<a name="l00794"></a>00794 <span class="comment">   interrupt; [26] TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI</span>
<a name="l00795"></a>00795 <span class="comment">   Parity error; [29] TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw</span>
<a name="l00796"></a>00796 <span class="comment">   interrupt; */</span>
<a name="l00797"></a>00797 <span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_1_MCP              0xa434</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span><span class="comment">/* [R 32] read second 32 bit after inversion of function 0. mapped as</span>
<a name="l00799"></a>00799 <span class="comment">   follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<a name="l00800"></a>00800 <span class="comment">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<a name="l00801"></a>00801 <span class="comment">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<a name="l00802"></a>00802 <span class="comment">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<a name="l00803"></a>00803 <span class="comment">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<a name="l00804"></a>00804 <span class="comment">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<a name="l00805"></a>00805 <span class="comment">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<a name="l00806"></a>00806 <span class="comment">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<a name="l00807"></a>00807 <span class="comment">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<a name="l00808"></a>00808 <span class="comment">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<a name="l00809"></a>00809 <span class="comment">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<a name="l00810"></a>00810 <span class="comment">   interrupt; */</span>
<a name="l00811"></a>00811 <span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_2_FUNC_0           0xa438</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_2_FUNC_1           0xa43c</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="comment">/* [R 32] read second 32 bit after inversion of mcp. mapped as follows: [0]</span>
<a name="l00814"></a>00814 <span class="comment">   PBClient Parity error; [1] PBClient Hw interrupt; [2] QM Parity error;</span>
<a name="l00815"></a>00815 <span class="comment">   [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw interrupt;</span>
<a name="l00816"></a>00816 <span class="comment">   [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity error; [9]</span>
<a name="l00817"></a>00817 <span class="comment">   XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw interrupt; [12]</span>
<a name="l00818"></a>00818 <span class="comment">   DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14] NIG Parity</span>
<a name="l00819"></a>00819 <span class="comment">   error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error; [17] Vaux</span>
<a name="l00820"></a>00820 <span class="comment">   PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw interrupt;</span>
<a name="l00821"></a>00821 <span class="comment">   [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM Parity error;</span>
<a name="l00822"></a>00822 <span class="comment">   [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI Hw interrupt;</span>
<a name="l00823"></a>00823 <span class="comment">   [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM Parity error;</span>
<a name="l00824"></a>00824 <span class="comment">   [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw interrupt; */</span>
<a name="l00825"></a>00825 <span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_2_MCP              0xa440</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="comment">/* [R 32] read third 32 bit after inversion of function 0. mapped as</span>
<a name="l00827"></a>00827 <span class="comment">   follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP Parity</span>
<a name="l00828"></a>00828 <span class="comment">   error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error; [5]</span>
<a name="l00829"></a>00829 <span class="comment">   PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<a name="l00830"></a>00830 <span class="comment">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<a name="l00831"></a>00831 <span class="comment">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<a name="l00832"></a>00832 <span class="comment">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<a name="l00833"></a>00833 <span class="comment">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<a name="l00834"></a>00834 <span class="comment">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<a name="l00835"></a>00835 <span class="comment">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<a name="l00836"></a>00836 <span class="comment">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<a name="l00837"></a>00837 <span class="comment">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<a name="l00838"></a>00838 <span class="comment">   attn1; */</span>
<a name="l00839"></a>00839 <span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_3_FUNC_0           0xa444</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_3_FUNC_1           0xa448</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span><span class="comment">/* [R 32] read third 32 bit after inversion of mcp. mapped as follows: [0]</span>
<a name="l00842"></a>00842 <span class="comment">   CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP Parity error; [3] PXP</span>
<a name="l00843"></a>00843 <span class="comment">   Hw interrupt; [4] PXPpciClockClient Parity error; [5] PXPpciClockClient</span>
<a name="l00844"></a>00844 <span class="comment">   Hw interrupt; [6] CFC Parity error; [7] CFC Hw interrupt; [8] CDU Parity</span>
<a name="l00845"></a>00845 <span class="comment">   error; [9] CDU Hw interrupt; [10] DMAE Parity error; [11] DMAE Hw</span>
<a name="l00846"></a>00846 <span class="comment">   interrupt; [12] IGU (HC) Parity error; [13] IGU (HC) Hw interrupt; [14]</span>
<a name="l00847"></a>00847 <span class="comment">   MISC Parity error; [15] MISC Hw interrupt; [16] pxp_misc_mps_attn; [17]</span>
<a name="l00848"></a>00848 <span class="comment">   Flash event; [18] SMB event; [19] MCP attn0; [20] MCP attn1; [21] SW</span>
<a name="l00849"></a>00849 <span class="comment">   timers attn_1 func0; [22] SW timers attn_2 func0; [23] SW timers attn_3</span>
<a name="l00850"></a>00850 <span class="comment">   func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW timers attn_1</span>
<a name="l00851"></a>00851 <span class="comment">   func1; [27] SW timers attn_2 func1; [28] SW timers attn_3 func1; [29] SW</span>
<a name="l00852"></a>00852 <span class="comment">   timers attn_4 func1; [30] General attn0; [31] General attn1; */</span>
<a name="l00853"></a>00853 <span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_3_MCP              0xa44c</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span><span class="comment">/* [R 32] read fourth 32 bit after inversion of function 0. mapped as</span>
<a name="l00855"></a>00855 <span class="comment">   follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<a name="l00856"></a>00856 <span class="comment">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<a name="l00857"></a>00857 <span class="comment">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<a name="l00858"></a>00858 <span class="comment">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<a name="l00859"></a>00859 <span class="comment">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<a name="l00860"></a>00860 <span class="comment">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<a name="l00861"></a>00861 <span class="comment">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<a name="l00862"></a>00862 <span class="comment">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<a name="l00863"></a>00863 <span class="comment">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<a name="l00864"></a>00864 <span class="comment">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<a name="l00865"></a>00865 <span class="comment">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<a name="l00866"></a>00866 <span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_4_FUNC_0           0xa450</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_4_FUNC_1           0xa454</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="comment">/* [R 32] read fourth 32 bit after inversion of mcp. mapped as follows: [0]</span>
<a name="l00869"></a>00869 <span class="comment">   General attn2; [1] General attn3; [2] General attn4; [3] General attn5;</span>
<a name="l00870"></a>00870 <span class="comment">   [4] General attn6; [5] General attn7; [6] General attn8; [7] General</span>
<a name="l00871"></a>00871 <span class="comment">   attn9; [8] General attn10; [9] General attn11; [10] General attn12; [11]</span>
<a name="l00872"></a>00872 <span class="comment">   General attn13; [12] General attn14; [13] General attn15; [14] General</span>
<a name="l00873"></a>00873 <span class="comment">   attn16; [15] General attn17; [16] General attn18; [17] General attn19;</span>
<a name="l00874"></a>00874 <span class="comment">   [18] General attn20; [19] General attn21; [20] Main power interrupt; [21]</span>
<a name="l00875"></a>00875 <span class="comment">   RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN Latched attn; [24]</span>
<a name="l00876"></a>00876 <span class="comment">   RBCU Latched attn; [25] RBCP Latched attn; [26] GRC Latched timeout</span>
<a name="l00877"></a>00877 <span class="comment">   attention; [27] GRC Latched reserved access attention; [28] MCP Latched</span>
<a name="l00878"></a>00878 <span class="comment">   rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP Latched</span>
<a name="l00879"></a>00879 <span class="comment">   ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<a name="l00880"></a>00880 <span class="preprocessor">#define MISC_REG_AEU_AFTER_INVERT_4_MCP              0xa458</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="comment">/* [W 14] write to this register results with the clear of the latched</span>
<a name="l00882"></a>00882 <span class="comment">   signals; one in d0 clears RBCR latch; one in d1 clears RBCT latch; one in</span>
<a name="l00883"></a>00883 <span class="comment">   d2 clears RBCN latch; one in d3 clears RBCU latch; one in d4 clears RBCP</span>
<a name="l00884"></a>00884 <span class="comment">   latch; one in d5 clears GRC Latched timeout attention; one in d6 clears</span>
<a name="l00885"></a>00885 <span class="comment">   GRC Latched reserved access attention; one in d7 clears Latched</span>
<a name="l00886"></a>00886 <span class="comment">   rom_parity; one in d8 clears Latched ump_rx_parity; one in d9 clears</span>
<a name="l00887"></a>00887 <span class="comment">   Latched ump_tx_parity; one in d10 clears Latched scpad_parity (both</span>
<a name="l00888"></a>00888 <span class="comment">   ports); one in d11 clears pxpv_misc_mps_attn; one in d12 clears</span>
<a name="l00889"></a>00889 <span class="comment">   pxp_misc_exp_rom_attn0; one in d13 clears pxp_misc_exp_rom_attn1; read</span>
<a name="l00890"></a>00890 <span class="comment">   from this register return zero */</span>
<a name="l00891"></a>00891 <span class="preprocessor">#define MISC_REG_AEU_CLR_LATCH_SIGNAL                0xa45c</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="comment">/* [RW 32] first 32b for enabling the output for function 0 output0. mapped</span>
<a name="l00893"></a>00893 <span class="comment">   as follows: [0] NIG attention for function0; [1] NIG attention for</span>
<a name="l00894"></a>00894 <span class="comment">   function1; [2] GPIO1 function 0; [3] GPIO2 function 0; [4] GPIO3 function</span>
<a name="l00895"></a>00895 <span class="comment">   0; [5] GPIO4 function 0; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]</span>
<a name="l00896"></a>00896 <span class="comment">   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<a name="l00897"></a>00897 <span class="comment">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<a name="l00898"></a>00898 <span class="comment">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<a name="l00899"></a>00899 <span class="comment">   SPIO4; [15] SPIO5; [16] MSI/X indication for function 0; [17] MSI/X</span>
<a name="l00900"></a>00900 <span class="comment">   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;</span>
<a name="l00901"></a>00901 <span class="comment">   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]</span>
<a name="l00902"></a>00902 <span class="comment">   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]</span>
<a name="l00903"></a>00903 <span class="comment">   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]</span>
<a name="l00904"></a>00904 <span class="comment">   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<a name="l00905"></a>00905 <span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0            0xa06c</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_1            0xa07c</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_2            0xa08c</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_3            0xa09c</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_5            0xa0bc</span>
<a name="l00910"></a>00910 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_6            0xa0cc</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_7            0xa0dc</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="comment">/* [RW 32] first 32b for enabling the output for function 1 output0. mapped</span>
<a name="l00913"></a>00913 <span class="comment">   as follows: [0] NIG attention for function0; [1] NIG attention for</span>
<a name="l00914"></a>00914 <span class="comment">   function1; [2] GPIO1 function 1; [3] GPIO2 function 1; [4] GPIO3 function</span>
<a name="l00915"></a>00915 <span class="comment">   1; [5] GPIO4 function 1; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]</span>
<a name="l00916"></a>00916 <span class="comment">   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<a name="l00917"></a>00917 <span class="comment">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<a name="l00918"></a>00918 <span class="comment">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<a name="l00919"></a>00919 <span class="comment">   SPIO4; [15] SPIO5; [16] MSI/X indication for function 1; [17] MSI/X</span>
<a name="l00920"></a>00920 <span class="comment">   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;</span>
<a name="l00921"></a>00921 <span class="comment">   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]</span>
<a name="l00922"></a>00922 <span class="comment">   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]</span>
<a name="l00923"></a>00923 <span class="comment">   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]</span>
<a name="l00924"></a>00924 <span class="comment">   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<a name="l00925"></a>00925 <span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0            0xa10c</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_1            0xa11c</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_2            0xa12c</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_3            0xa13c</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_5            0xa15c</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_6            0xa16c</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_7            0xa17c</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span><span class="comment">/* [RW 32] first 32b for enabling the output for close the gate nig. mapped</span>
<a name="l00933"></a>00933 <span class="comment">   as follows: [0] NIG attention for function0; [1] NIG attention for</span>
<a name="l00934"></a>00934 <span class="comment">   function1; [2] GPIO1 function 0; [3] GPIO2 function 0; [4] GPIO3 function</span>
<a name="l00935"></a>00935 <span class="comment">   0; [5] GPIO4 function 0; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]</span>
<a name="l00936"></a>00936 <span class="comment">   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<a name="l00937"></a>00937 <span class="comment">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<a name="l00938"></a>00938 <span class="comment">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<a name="l00939"></a>00939 <span class="comment">   SPIO4; [15] SPIO5; [16] MSI/X indication for function 0; [17] MSI/X</span>
<a name="l00940"></a>00940 <span class="comment">   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;</span>
<a name="l00941"></a>00941 <span class="comment">   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]</span>
<a name="l00942"></a>00942 <span class="comment">   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]</span>
<a name="l00943"></a>00943 <span class="comment">   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]</span>
<a name="l00944"></a>00944 <span class="comment">   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<a name="l00945"></a>00945 <span class="preprocessor">#define MISC_REG_AEU_ENABLE1_NIG_0               0xa0ec</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_NIG_1               0xa18c</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="comment">/* [RW 32] first 32b for enabling the output for close the gate pxp. mapped</span>
<a name="l00948"></a>00948 <span class="comment">   as follows: [0] NIG attention for function0; [1] NIG attention for</span>
<a name="l00949"></a>00949 <span class="comment">   function1; [2] GPIO1 function 0; [3] GPIO2 function 0; [4] GPIO3 function</span>
<a name="l00950"></a>00950 <span class="comment">   0; [5] GPIO4 function 0; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]</span>
<a name="l00951"></a>00951 <span class="comment">   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<a name="l00952"></a>00952 <span class="comment">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<a name="l00953"></a>00953 <span class="comment">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<a name="l00954"></a>00954 <span class="comment">   SPIO4; [15] SPIO5; [16] MSI/X indication for function 0; [17] MSI/X</span>
<a name="l00955"></a>00955 <span class="comment">   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;</span>
<a name="l00956"></a>00956 <span class="comment">   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]</span>
<a name="l00957"></a>00957 <span class="comment">   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]</span>
<a name="l00958"></a>00958 <span class="comment">   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]</span>
<a name="l00959"></a>00959 <span class="comment">   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<a name="l00960"></a>00960 <span class="preprocessor">#define MISC_REG_AEU_ENABLE1_PXP_0               0xa0fc</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE1_PXP_1               0xa19c</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span><span class="comment">/* [RW 32] second 32b for enabling the output for function 0 output0. mapped</span>
<a name="l00963"></a>00963 <span class="comment">   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<a name="l00964"></a>00964 <span class="comment">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<a name="l00965"></a>00965 <span class="comment">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<a name="l00966"></a>00966 <span class="comment">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<a name="l00967"></a>00967 <span class="comment">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<a name="l00968"></a>00968 <span class="comment">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<a name="l00969"></a>00969 <span class="comment">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<a name="l00970"></a>00970 <span class="comment">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<a name="l00971"></a>00971 <span class="comment">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<a name="l00972"></a>00972 <span class="comment">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<a name="l00973"></a>00973 <span class="comment">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<a name="l00974"></a>00974 <span class="comment">   interrupt; */</span>
<a name="l00975"></a>00975 <span class="preprocessor">#define MISC_REG_AEU_ENABLE2_FUNC_0_OUT_0            0xa070</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE2_FUNC_0_OUT_1            0xa080</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="comment">/* [RW 32] second 32b for enabling the output for function 1 output0. mapped</span>
<a name="l00978"></a>00978 <span class="comment">   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<a name="l00979"></a>00979 <span class="comment">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<a name="l00980"></a>00980 <span class="comment">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<a name="l00981"></a>00981 <span class="comment">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<a name="l00982"></a>00982 <span class="comment">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<a name="l00983"></a>00983 <span class="comment">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<a name="l00984"></a>00984 <span class="comment">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<a name="l00985"></a>00985 <span class="comment">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<a name="l00986"></a>00986 <span class="comment">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<a name="l00987"></a>00987 <span class="comment">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<a name="l00988"></a>00988 <span class="comment">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<a name="l00989"></a>00989 <span class="comment">   interrupt; */</span>
<a name="l00990"></a>00990 <span class="preprocessor">#define MISC_REG_AEU_ENABLE2_FUNC_1_OUT_0            0xa110</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE2_FUNC_1_OUT_1            0xa120</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="comment">/* [RW 32] second 32b for enabling the output for close the gate nig. mapped</span>
<a name="l00993"></a>00993 <span class="comment">   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<a name="l00994"></a>00994 <span class="comment">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<a name="l00995"></a>00995 <span class="comment">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<a name="l00996"></a>00996 <span class="comment">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<a name="l00997"></a>00997 <span class="comment">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<a name="l00998"></a>00998 <span class="comment">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<a name="l00999"></a>00999 <span class="comment">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<a name="l01000"></a>01000 <span class="comment">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<a name="l01001"></a>01001 <span class="comment">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<a name="l01002"></a>01002 <span class="comment">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<a name="l01003"></a>01003 <span class="comment">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<a name="l01004"></a>01004 <span class="comment">   interrupt; */</span>
<a name="l01005"></a>01005 <span class="preprocessor">#define MISC_REG_AEU_ENABLE2_NIG_0               0xa0f0</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE2_NIG_1               0xa190</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="comment">/* [RW 32] second 32b for enabling the output for close the gate pxp. mapped</span>
<a name="l01008"></a>01008 <span class="comment">   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<a name="l01009"></a>01009 <span class="comment">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<a name="l01010"></a>01010 <span class="comment">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<a name="l01011"></a>01011 <span class="comment">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<a name="l01012"></a>01012 <span class="comment">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<a name="l01013"></a>01013 <span class="comment">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<a name="l01014"></a>01014 <span class="comment">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<a name="l01015"></a>01015 <span class="comment">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<a name="l01016"></a>01016 <span class="comment">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<a name="l01017"></a>01017 <span class="comment">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<a name="l01018"></a>01018 <span class="comment">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<a name="l01019"></a>01019 <span class="comment">   interrupt; */</span>
<a name="l01020"></a>01020 <span class="preprocessor">#define MISC_REG_AEU_ENABLE2_PXP_0               0xa100</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE2_PXP_1               0xa1a0</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="comment">/* [RW 32] third 32b for enabling the output for function 0 output0. mapped</span>
<a name="l01023"></a>01023 <span class="comment">   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP</span>
<a name="l01024"></a>01024 <span class="comment">   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;</span>
<a name="l01025"></a>01025 <span class="comment">   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<a name="l01026"></a>01026 <span class="comment">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<a name="l01027"></a>01027 <span class="comment">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<a name="l01028"></a>01028 <span class="comment">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<a name="l01029"></a>01029 <span class="comment">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<a name="l01030"></a>01030 <span class="comment">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<a name="l01031"></a>01031 <span class="comment">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<a name="l01032"></a>01032 <span class="comment">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<a name="l01033"></a>01033 <span class="comment">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<a name="l01034"></a>01034 <span class="comment">   attn1; */</span>
<a name="l01035"></a>01035 <span class="preprocessor">#define MISC_REG_AEU_ENABLE3_FUNC_0_OUT_0            0xa074</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE3_FUNC_0_OUT_1            0xa084</span>
<a name="l01037"></a>01037 <span class="preprocessor"></span><span class="comment">/* [RW 32] third 32b for enabling the output for function 1 output0. mapped</span>
<a name="l01038"></a>01038 <span class="comment">   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP</span>
<a name="l01039"></a>01039 <span class="comment">   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;</span>
<a name="l01040"></a>01040 <span class="comment">   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<a name="l01041"></a>01041 <span class="comment">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<a name="l01042"></a>01042 <span class="comment">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<a name="l01043"></a>01043 <span class="comment">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<a name="l01044"></a>01044 <span class="comment">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<a name="l01045"></a>01045 <span class="comment">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<a name="l01046"></a>01046 <span class="comment">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<a name="l01047"></a>01047 <span class="comment">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<a name="l01048"></a>01048 <span class="comment">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<a name="l01049"></a>01049 <span class="comment">   attn1; */</span>
<a name="l01050"></a>01050 <span class="preprocessor">#define MISC_REG_AEU_ENABLE3_FUNC_1_OUT_0            0xa114</span>
<a name="l01051"></a>01051 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE3_FUNC_1_OUT_1            0xa124</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span><span class="comment">/* [RW 32] third 32b for enabling the output for close the gate nig. mapped</span>
<a name="l01053"></a>01053 <span class="comment">   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP</span>
<a name="l01054"></a>01054 <span class="comment">   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;</span>
<a name="l01055"></a>01055 <span class="comment">   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<a name="l01056"></a>01056 <span class="comment">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<a name="l01057"></a>01057 <span class="comment">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<a name="l01058"></a>01058 <span class="comment">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<a name="l01059"></a>01059 <span class="comment">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<a name="l01060"></a>01060 <span class="comment">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<a name="l01061"></a>01061 <span class="comment">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<a name="l01062"></a>01062 <span class="comment">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<a name="l01063"></a>01063 <span class="comment">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<a name="l01064"></a>01064 <span class="comment">   attn1; */</span>
<a name="l01065"></a>01065 <span class="preprocessor">#define MISC_REG_AEU_ENABLE3_NIG_0               0xa0f4</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE3_NIG_1               0xa194</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="comment">/* [RW 32] third 32b for enabling the output for close the gate pxp. mapped</span>
<a name="l01068"></a>01068 <span class="comment">   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP</span>
<a name="l01069"></a>01069 <span class="comment">   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;</span>
<a name="l01070"></a>01070 <span class="comment">   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<a name="l01071"></a>01071 <span class="comment">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<a name="l01072"></a>01072 <span class="comment">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<a name="l01073"></a>01073 <span class="comment">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<a name="l01074"></a>01074 <span class="comment">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<a name="l01075"></a>01075 <span class="comment">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<a name="l01076"></a>01076 <span class="comment">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<a name="l01077"></a>01077 <span class="comment">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<a name="l01078"></a>01078 <span class="comment">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<a name="l01079"></a>01079 <span class="comment">   attn1; */</span>
<a name="l01080"></a>01080 <span class="preprocessor">#define MISC_REG_AEU_ENABLE3_PXP_0               0xa104</span>
<a name="l01081"></a>01081 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE3_PXP_1               0xa1a4</span>
<a name="l01082"></a>01082 <span class="preprocessor"></span><span class="comment">/* [RW 32] fourth 32b for enabling the output for function 0 output0.mapped</span>
<a name="l01083"></a>01083 <span class="comment">   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<a name="l01084"></a>01084 <span class="comment">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<a name="l01085"></a>01085 <span class="comment">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<a name="l01086"></a>01086 <span class="comment">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<a name="l01087"></a>01087 <span class="comment">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<a name="l01088"></a>01088 <span class="comment">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<a name="l01089"></a>01089 <span class="comment">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<a name="l01090"></a>01090 <span class="comment">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<a name="l01091"></a>01091 <span class="comment">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<a name="l01092"></a>01092 <span class="comment">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<a name="l01093"></a>01093 <span class="comment">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<a name="l01094"></a>01094 <span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_0            0xa078</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_2            0xa098</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_4            0xa0b8</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_5            0xa0c8</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_6            0xa0d8</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_7            0xa0e8</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="comment">/* [RW 32] fourth 32b for enabling the output for function 1 output0.mapped</span>
<a name="l01101"></a>01101 <span class="comment">   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<a name="l01102"></a>01102 <span class="comment">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<a name="l01103"></a>01103 <span class="comment">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<a name="l01104"></a>01104 <span class="comment">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<a name="l01105"></a>01105 <span class="comment">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<a name="l01106"></a>01106 <span class="comment">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<a name="l01107"></a>01107 <span class="comment">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<a name="l01108"></a>01108 <span class="comment">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<a name="l01109"></a>01109 <span class="comment">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<a name="l01110"></a>01110 <span class="comment">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<a name="l01111"></a>01111 <span class="comment">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<a name="l01112"></a>01112 <span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_0            0xa118</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_2            0xa138</span>
<a name="l01114"></a>01114 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_4            0xa158</span>
<a name="l01115"></a>01115 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_5            0xa168</span>
<a name="l01116"></a>01116 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_6            0xa178</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_7            0xa188</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span><span class="comment">/* [RW 32] fourth 32b for enabling the output for close the gate nig.mapped</span>
<a name="l01119"></a>01119 <span class="comment">   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<a name="l01120"></a>01120 <span class="comment">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<a name="l01121"></a>01121 <span class="comment">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<a name="l01122"></a>01122 <span class="comment">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<a name="l01123"></a>01123 <span class="comment">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<a name="l01124"></a>01124 <span class="comment">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<a name="l01125"></a>01125 <span class="comment">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<a name="l01126"></a>01126 <span class="comment">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<a name="l01127"></a>01127 <span class="comment">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<a name="l01128"></a>01128 <span class="comment">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<a name="l01129"></a>01129 <span class="comment">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<a name="l01130"></a>01130 <span class="preprocessor">#define MISC_REG_AEU_ENABLE4_NIG_0               0xa0f8</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_NIG_1               0xa198</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="comment">/* [RW 32] fourth 32b for enabling the output for close the gate pxp.mapped</span>
<a name="l01133"></a>01133 <span class="comment">   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<a name="l01134"></a>01134 <span class="comment">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<a name="l01135"></a>01135 <span class="comment">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<a name="l01136"></a>01136 <span class="comment">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<a name="l01137"></a>01137 <span class="comment">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<a name="l01138"></a>01138 <span class="comment">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<a name="l01139"></a>01139 <span class="comment">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<a name="l01140"></a>01140 <span class="comment">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<a name="l01141"></a>01141 <span class="comment">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<a name="l01142"></a>01142 <span class="comment">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<a name="l01143"></a>01143 <span class="comment">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<a name="l01144"></a>01144 <span class="preprocessor">#define MISC_REG_AEU_ENABLE4_PXP_0               0xa108</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_ENABLE4_PXP_1               0xa1a8</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="comment">/* [RW 1] set/clr general attention 0; this will set/clr bit 94 in the aeu</span>
<a name="l01147"></a>01147 <span class="comment">   128 bit vector */</span>
<a name="l01148"></a>01148 <span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_0              0xa000</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_1              0xa004</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_10                 0xa028</span>
<a name="l01151"></a>01151 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_11                 0xa02c</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_12                 0xa030</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_2              0xa008</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_3              0xa00c</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_4              0xa010</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_5              0xa014</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_6              0xa018</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_7              0xa01c</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_8              0xa020</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_ATTN_9              0xa024</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_GENERAL_MASK                0xa61c</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span><span class="comment">/* [RW 32] first 32b for inverting the input for function 0; for each bit:</span>
<a name="l01163"></a>01163 <span class="comment">   0= do not invert; 1= invert; mapped as follows: [0] NIG attention for</span>
<a name="l01164"></a>01164 <span class="comment">   function0; [1] NIG attention for function1; [2] GPIO1 mcp; [3] GPIO2 mcp;</span>
<a name="l01165"></a>01165 <span class="comment">   [4] GPIO3 mcp; [5] GPIO4 mcp; [6] GPIO1 function 1; [7] GPIO2 function 1;</span>
<a name="l01166"></a>01166 <span class="comment">   [8] GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<a name="l01167"></a>01167 <span class="comment">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<a name="l01168"></a>01168 <span class="comment">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<a name="l01169"></a>01169 <span class="comment">   SPIO4; [15] SPIO5; [16] MSI/X indication for mcp; [17] MSI/X indication</span>
<a name="l01170"></a>01170 <span class="comment">   for function 1; [18] BRB Parity error; [19] BRB Hw interrupt; [20] PRS</span>
<a name="l01171"></a>01171 <span class="comment">   Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23] SRC Hw</span>
<a name="l01172"></a>01172 <span class="comment">   interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26] TCM</span>
<a name="l01173"></a>01173 <span class="comment">   Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29] TSEMI</span>
<a name="l01174"></a>01174 <span class="comment">   Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<a name="l01175"></a>01175 <span class="preprocessor">#define MISC_REG_AEU_INVERTER_1_FUNC_0               0xa22c</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_INVERTER_1_FUNC_1               0xa23c</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span><span class="comment">/* [RW 32] second 32b for inverting the input for function 0; for each bit:</span>
<a name="l01178"></a>01178 <span class="comment">   0= do not invert; 1= invert. mapped as follows: [0] PBClient Parity</span>
<a name="l01179"></a>01179 <span class="comment">   error; [1] PBClient Hw interrupt; [2] QM Parity error; [3] QM Hw</span>
<a name="l01180"></a>01180 <span class="comment">   interrupt; [4] Timers Parity error; [5] Timers Hw interrupt; [6] XSDM</span>
<a name="l01181"></a>01181 <span class="comment">   Parity error; [7] XSDM Hw interrupt; [8] XCM Parity error; [9] XCM Hw</span>
<a name="l01182"></a>01182 <span class="comment">   interrupt; [10] XSEMI Parity error; [11] XSEMI Hw interrupt; [12]</span>
<a name="l01183"></a>01183 <span class="comment">   DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14] NIG Parity</span>
<a name="l01184"></a>01184 <span class="comment">   error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error; [17] Vaux</span>
<a name="l01185"></a>01185 <span class="comment">   PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw interrupt;</span>
<a name="l01186"></a>01186 <span class="comment">   [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM Parity error;</span>
<a name="l01187"></a>01187 <span class="comment">   [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI Hw interrupt;</span>
<a name="l01188"></a>01188 <span class="comment">   [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM Parity error;</span>
<a name="l01189"></a>01189 <span class="comment">   [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw interrupt; */</span>
<a name="l01190"></a>01190 <span class="preprocessor">#define MISC_REG_AEU_INVERTER_2_FUNC_0               0xa230</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_INVERTER_2_FUNC_1               0xa240</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="comment">/* [RW 10] [7:0] = mask 8 attention output signals toward IGU function0;</span>
<a name="l01193"></a>01193 <span class="comment">   [9:8] = raserved. Zero = mask; one = unmask */</span>
<a name="l01194"></a>01194 <span class="preprocessor">#define MISC_REG_AEU_MASK_ATTN_FUNC_0                0xa060</span>
<a name="l01195"></a>01195 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_MASK_ATTN_FUNC_1                0xa064</span>
<a name="l01196"></a>01196 <span class="preprocessor"></span><span class="comment">/* [RW 1] If set a system kill occurred */</span>
<a name="l01197"></a>01197 <span class="preprocessor">#define MISC_REG_AEU_SYS_KILL_OCCURRED               0xa610</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="comment">/* [RW 32] Represent the status of the input vector to the AEU when a system</span>
<a name="l01199"></a>01199 <span class="comment">   kill occurred. The register is reset in por reset. Mapped as follows: [0]</span>
<a name="l01200"></a>01200 <span class="comment">   NIG attention for function0; [1] NIG attention for function1; [2] GPIO1</span>
<a name="l01201"></a>01201 <span class="comment">   mcp; [3] GPIO2 mcp; [4] GPIO3 mcp; [5] GPIO4 mcp; [6] GPIO1 function 1;</span>
<a name="l01202"></a>01202 <span class="comment">   [7] GPIO2 function 1; [8] GPIO3 function 1; [9] GPIO4 function 1; [10]</span>
<a name="l01203"></a>01203 <span class="comment">   PCIE glue/PXP VPD event function0; [11] PCIE glue/PXP VPD event</span>
<a name="l01204"></a>01204 <span class="comment">   function1; [12] PCIE glue/PXP Expansion ROM event0; [13] PCIE glue/PXP</span>
<a name="l01205"></a>01205 <span class="comment">   Expansion ROM event1; [14] SPIO4; [15] SPIO5; [16] MSI/X indication for</span>
<a name="l01206"></a>01206 <span class="comment">   mcp; [17] MSI/X indication for function 1; [18] BRB Parity error; [19]</span>
<a name="l01207"></a>01207 <span class="comment">   BRB Hw interrupt; [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC</span>
<a name="l01208"></a>01208 <span class="comment">   Parity error; [23] SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw</span>
<a name="l01209"></a>01209 <span class="comment">   interrupt; [26] TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI</span>
<a name="l01210"></a>01210 <span class="comment">   Parity error; [29] TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw</span>
<a name="l01211"></a>01211 <span class="comment">   interrupt; */</span>
<a name="l01212"></a>01212 <span class="preprocessor">#define MISC_REG_AEU_SYS_KILL_STATUS_0               0xa600</span>
<a name="l01213"></a>01213 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_SYS_KILL_STATUS_1               0xa604</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_SYS_KILL_STATUS_2               0xa608</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_AEU_SYS_KILL_STATUS_3               0xa60c</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span><span class="comment">/* [R 4] This field indicates the type of the device. &#39;0&#39; - 2 Ports; &#39;1&#39; - 1</span>
<a name="l01217"></a>01217 <span class="comment">   Port. */</span>
<a name="l01218"></a>01218 <span class="preprocessor">#define MISC_REG_BOND_ID                     0xa400</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span><span class="comment">/* [R 8] These bits indicate the metal revision of the chip. This value</span>
<a name="l01220"></a>01220 <span class="comment">   starts at 0x00 for each all-layer tape-out and increments by one for each</span>
<a name="l01221"></a>01221 <span class="comment">   tape-out. */</span>
<a name="l01222"></a>01222 <span class="preprocessor">#define MISC_REG_CHIP_METAL                  0xa404</span>
<a name="l01223"></a>01223 <span class="preprocessor"></span><span class="comment">/* [R 16] These bits indicate the part number for the chip. */</span>
<a name="l01224"></a>01224 <span class="preprocessor">#define MISC_REG_CHIP_NUM                    0xa408</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span><span class="comment">/* [R 4] These bits indicate the base revision of the chip. This value</span>
<a name="l01226"></a>01226 <span class="comment">   starts at 0x0 for the A0 tape-out and increments by one for each</span>
<a name="l01227"></a>01227 <span class="comment">   all-layer tape-out. */</span>
<a name="l01228"></a>01228 <span class="preprocessor">#define MISC_REG_CHIP_REV                    0xa40c</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span><span class="comment">/* [RW 32] The following driver registers(1...16) represent 16 drivers and</span>
<a name="l01230"></a>01230 <span class="comment">   32 clients. Each client can be controlled by one driver only. One in each</span>
<a name="l01231"></a>01231 <span class="comment">   bit represent that this driver control the appropriate client (Ex: bit 5</span>
<a name="l01232"></a>01232 <span class="comment">   is set means this driver control client number 5). addr1 = set; addr0 =</span>
<a name="l01233"></a>01233 <span class="comment">   clear; read from both addresses will give the same result = status. write</span>
<a name="l01234"></a>01234 <span class="comment">   to address 1 will set a request to control all the clients that their</span>
<a name="l01235"></a>01235 <span class="comment">   appropriate bit (in the write command) is set. if the client is free (the</span>
<a name="l01236"></a>01236 <span class="comment">   appropriate bit in all the other drivers is clear) one will be written to</span>
<a name="l01237"></a>01237 <span class="comment">   that driver register; if the client isn&#39;t free the bit will remain zero.</span>
<a name="l01238"></a>01238 <span class="comment">   if the appropriate bit is set (the driver request to gain control on a</span>
<a name="l01239"></a>01239 <span class="comment">   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW</span>
<a name="l01240"></a>01240 <span class="comment">   interrupt will be asserted). write to address 0 will set a request to</span>
<a name="l01241"></a>01241 <span class="comment">   free all the clients that their appropriate bit (in the write command) is</span>
<a name="l01242"></a>01242 <span class="comment">   set. if the appropriate bit is clear (the driver request to free a client</span>
<a name="l01243"></a>01243 <span class="comment">   it doesn&#39;t controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will</span>
<a name="l01244"></a>01244 <span class="comment">   be asserted). */</span>
<a name="l01245"></a>01245 <span class="preprocessor">#define MISC_REG_DRIVER_CONTROL_1                0xa510</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_DRIVER_CONTROL_7                0xa3c8</span>
<a name="l01247"></a>01247 <span class="preprocessor"></span><span class="comment">/* [RW 1] e1hmf for WOL. If clr WOL signal o the PXP will be send on bit 0</span>
<a name="l01248"></a>01248 <span class="comment">   only. */</span>
<a name="l01249"></a>01249 <span class="preprocessor">#define MISC_REG_E1HMF_MODE                  0xa5f8</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span><span class="comment">/* [RW 32] Debug only: spare RW register reset by core reset */</span>
<a name="l01251"></a>01251 <span class="preprocessor">#define MISC_REG_GENERIC_CR_0                    0xa460</span>
<a name="l01252"></a>01252 <span class="preprocessor"></span><span class="comment">/* [RW 32] GPIO. [31-28] FLOAT port 0; [27-24] FLOAT port 0; When any of</span>
<a name="l01253"></a>01253 <span class="comment">   these bits is written as a &#39;1&#39;; the corresponding SPIO bit will turn off</span>
<a name="l01254"></a>01254 <span class="comment">   it&#39;s drivers and become an input. This is the reset state of all GPIO</span>
<a name="l01255"></a>01255 <span class="comment">   pins. The read value of these bits will be a &#39;1&#39; if that last command</span>
<a name="l01256"></a>01256 <span class="comment">   (#SET; #CLR; or #FLOAT) for this bit was a #FLOAT. (reset value 0xff).</span>
<a name="l01257"></a>01257 <span class="comment">   [23-20] CLR port 1; 19-16] CLR port 0; When any of these bits is written</span>
<a name="l01258"></a>01258 <span class="comment">   as a &#39;1&#39;; the corresponding GPIO bit will drive low. The read value of</span>
<a name="l01259"></a>01259 <span class="comment">   these bits will be a &#39;1&#39; if that last command (#SET; #CLR; or #FLOAT) for</span>
<a name="l01260"></a>01260 <span class="comment">   this bit was a #CLR. (reset value 0). [15-12] SET port 1; 11-8] port 0;</span>
<a name="l01261"></a>01261 <span class="comment">   SET When any of these bits is written as a &#39;1&#39;; the corresponding GPIO</span>
<a name="l01262"></a>01262 <span class="comment">   bit will drive high (if it has that capability). The read value of these</span>
<a name="l01263"></a>01263 <span class="comment">   bits will be a &#39;1&#39; if that last command (#SET; #CLR; or #FLOAT) for this</span>
<a name="l01264"></a>01264 <span class="comment">   bit was a #SET. (reset value 0). [7-4] VALUE port 1; [3-0] VALUE port 0;</span>
<a name="l01265"></a>01265 <span class="comment">   RO; These bits indicate the read value of each of the eight GPIO pins.</span>
<a name="l01266"></a>01266 <span class="comment">   This is the result value of the pin; not the drive value. Writing these</span>
<a name="l01267"></a>01267 <span class="comment">   bits will have not effect. */</span>
<a name="l01268"></a>01268 <span class="preprocessor">#define MISC_REG_GPIO                        0xa490</span>
<a name="l01269"></a>01269 <span class="preprocessor"></span><span class="comment">/* [RW 8] These bits enable the GPIO_INTs to signals event to the</span>
<a name="l01270"></a>01270 <span class="comment">   IGU/MCP.according to the following map: [0] p0_gpio_0; [1] p0_gpio_1; [2]</span>
<a name="l01271"></a>01271 <span class="comment">   p0_gpio_2; [3] p0_gpio_3; [4] p1_gpio_0; [5] p1_gpio_1; [6] p1_gpio_2;</span>
<a name="l01272"></a>01272 <span class="comment">   [7] p1_gpio_3; */</span>
<a name="l01273"></a>01273 <span class="preprocessor">#define MISC_REG_GPIO_EVENT_EN                   0xa2bc</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span><span class="comment">/* [RW 32] GPIO INT. [31-28] OLD_CLR port1; [27-24] OLD_CLR port0; Writing a</span>
<a name="l01275"></a>01275 <span class="comment">   &#39;1&#39; to these bit clears the corresponding bit in the #OLD_VALUE register.</span>
<a name="l01276"></a>01276 <span class="comment">   This will acknowledge an interrupt on the falling edge of corresponding</span>
<a name="l01277"></a>01277 <span class="comment">   GPIO input (reset value 0). [23-16] OLD_SET [23-16] port1; OLD_SET port0;</span>
<a name="l01278"></a>01278 <span class="comment">   Writing a &#39;1&#39; to these bit sets the corresponding bit in the #OLD_VALUE</span>
<a name="l01279"></a>01279 <span class="comment">   register. This will acknowledge an interrupt on the rising edge of</span>
<a name="l01280"></a>01280 <span class="comment">   corresponding SPIO input (reset value 0). [15-12] OLD_VALUE [11-8] port1;</span>
<a name="l01281"></a>01281 <span class="comment">   OLD_VALUE port0; RO; These bits indicate the old value of the GPIO input</span>
<a name="l01282"></a>01282 <span class="comment">   value. When the ~INT_STATE bit is set; this bit indicates the OLD value</span>
<a name="l01283"></a>01283 <span class="comment">   of the pin such that if ~INT_STATE is set and this bit is &#39;0&#39;; then the</span>
<a name="l01284"></a>01284 <span class="comment">   interrupt is due to a low to high edge. If ~INT_STATE is set and this bit</span>
<a name="l01285"></a>01285 <span class="comment">   is &#39;1&#39;; then the interrupt is due to a high to low edge (reset value 0).</span>
<a name="l01286"></a>01286 <span class="comment">   [7-4] INT_STATE port1; [3-0] INT_STATE RO port0; These bits indicate the</span>
<a name="l01287"></a>01287 <span class="comment">   current GPIO interrupt state for each GPIO pin. This bit is cleared when</span>
<a name="l01288"></a>01288 <span class="comment">   the appropriate #OLD_SET or #OLD_CLR command bit is written. This bit is</span>
<a name="l01289"></a>01289 <span class="comment">   set when the GPIO input does not match the current value in #OLD_VALUE</span>
<a name="l01290"></a>01290 <span class="comment">   (reset value 0). */</span>
<a name="l01291"></a>01291 <span class="preprocessor">#define MISC_REG_GPIO_INT                    0xa494</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span><span class="comment">/* [R 28] this field hold the last information that caused reserved</span>
<a name="l01293"></a>01293 <span class="comment">   attention. bits [19:0] - address; [22:20] function; [23] reserved;</span>
<a name="l01294"></a>01294 <span class="comment">   [27:24] the master that caused the attention - according to the following</span>
<a name="l01295"></a>01295 <span class="comment">   encodeing:1 = pxp; 2 = mcp; 3 = usdm; 4 = tsdm; 5 = xsdm; 6 = csdm; 7 =</span>
<a name="l01296"></a>01296 <span class="comment">   dbu; 8 = dmae */</span>
<a name="l01297"></a>01297 <span class="preprocessor">#define MISC_REG_GRC_RSV_ATTN                    0xa3c0</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="comment">/* [R 28] this field hold the last information that caused timeout</span>
<a name="l01299"></a>01299 <span class="comment">   attention. bits [19:0] - address; [22:20] function; [23] reserved;</span>
<a name="l01300"></a>01300 <span class="comment">   [27:24] the master that caused the attention - according to the following</span>
<a name="l01301"></a>01301 <span class="comment">   encodeing:1 = pxp; 2 = mcp; 3 = usdm; 4 = tsdm; 5 = xsdm; 6 = csdm; 7 =</span>
<a name="l01302"></a>01302 <span class="comment">   dbu; 8 = dmae */</span>
<a name="l01303"></a>01303 <span class="preprocessor">#define MISC_REG_GRC_TIMEOUT_ATTN                0xa3c4</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span><span class="comment">/* [RW 1] Setting this bit enables a timer in the GRC block to timeout any</span>
<a name="l01305"></a>01305 <span class="comment">   access that does not finish within</span>
<a name="l01306"></a>01306 <span class="comment">   ~misc_registers_grc_timout_val.grc_timeout_val cycles. When this bit is</span>
<a name="l01307"></a>01307 <span class="comment">   cleared; this timeout is disabled. If this timeout occurs; the GRC shall</span>
<a name="l01308"></a>01308 <span class="comment">   assert it attention output. */</span>
<a name="l01309"></a>01309 <span class="preprocessor">#define MISC_REG_GRC_TIMEOUT_EN                  0xa280</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="comment">/* [RW 28] 28 LSB of LCPLL first register; reset val = 521. inside order of</span>
<a name="l01311"></a>01311 <span class="comment">   the bits is: [2:0] OAC reset value 001) CML output buffer bias control;</span>
<a name="l01312"></a>01312 <span class="comment">   111 for +40%; 011 for +20%; 001 for 0%; 000 for -20%. [5:3] Icp_ctrl</span>
<a name="l01313"></a>01313 <span class="comment">   (reset value 001) Charge pump current control; 111 for 720u; 011 for</span>
<a name="l01314"></a>01314 <span class="comment">   600u; 001 for 480u and 000 for 360u. [7:6] Bias_ctrl (reset value 00)</span>
<a name="l01315"></a>01315 <span class="comment">   Global bias control; When bit 7 is high bias current will be 10 0gh; When</span>
<a name="l01316"></a>01316 <span class="comment">   bit 6 is high bias will be 100w; Valid values are 00; 10; 01. [10:8]</span>
<a name="l01317"></a>01317 <span class="comment">   Pll_observe (reset value 010) Bits to control observability. bit 10 is</span>
<a name="l01318"></a>01318 <span class="comment">   for test bias; bit 9 is for test CK; bit 8 is test Vc. [12:11] Vth_ctrl</span>
<a name="l01319"></a>01319 <span class="comment">   (reset value 00) Comparator threshold control. 00 for 0.6V; 01 for 0.54V</span>
<a name="l01320"></a>01320 <span class="comment">   and 10 for 0.66V. [13] pllSeqStart (reset value 0) Enables VCO tuning</span>
<a name="l01321"></a>01321 <span class="comment">   sequencer: 1= sequencer disabled; 0= sequencer enabled (inverted</span>
<a name="l01322"></a>01322 <span class="comment">   internally). [14] reserved (reset value 0) Reset for VCO sequencer is</span>
<a name="l01323"></a>01323 <span class="comment">   connected to RESET input directly. [15] capRetry_en (reset value 0)</span>
<a name="l01324"></a>01324 <span class="comment">   enable retry on cap search failure (inverted). [16] freqMonitor_e (reset</span>
<a name="l01325"></a>01325 <span class="comment">   value 0) bit to continuously monitor vco freq (inverted). [17]</span>
<a name="l01326"></a>01326 <span class="comment">   freqDetRestart_en (reset value 0) bit to enable restart when not freq</span>
<a name="l01327"></a>01327 <span class="comment">   locked (inverted). [18] freqDetRetry_en (reset value 0) bit to enable</span>
<a name="l01328"></a>01328 <span class="comment">   retry on freq det failure(inverted). [19] pllForceFdone_en (reset value</span>
<a name="l01329"></a>01329 <span class="comment">   0) bit to enable pllForceFdone &amp; pllForceFpass into pllSeq. [20]</span>
<a name="l01330"></a>01330 <span class="comment">   pllForceFdone (reset value 0) bit to force freqDone. [21] pllForceFpass</span>
<a name="l01331"></a>01331 <span class="comment">   (reset value 0) bit to force freqPass. [22] pllForceDone_en (reset value</span>
<a name="l01332"></a>01332 <span class="comment">   0) bit to enable pllForceCapDone. [23] pllForceCapDone (reset value 0)</span>
<a name="l01333"></a>01333 <span class="comment">   bit to force capDone. [24] pllForceCapPass_en (reset value 0) bit to</span>
<a name="l01334"></a>01334 <span class="comment">   enable pllForceCapPass. [25] pllForceCapPass (reset value 0) bit to force</span>
<a name="l01335"></a>01335 <span class="comment">   capPass. [26] capRestart (reset value 0) bit to force cap sequencer to</span>
<a name="l01336"></a>01336 <span class="comment">   restart. [27] capSelectM_en (reset value 0) bit to enable cap select</span>
<a name="l01337"></a>01337 <span class="comment">   register bits. */</span>
<a name="l01338"></a>01338 <span class="preprocessor">#define MISC_REG_LCPLL_CTRL_1                    0xa2a4</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_LCPLL_CTRL_REG_2                0xa2a8</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span><span class="comment">/* [RW 4] Interrupt mask register #0 read/write */</span>
<a name="l01341"></a>01341 <span class="preprocessor">#define MISC_REG_MISC_INT_MASK                   0xa388</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="comment">/* [RW 1] Parity mask register #0 read/write */</span>
<a name="l01343"></a>01343 <span class="preprocessor">#define MISC_REG_MISC_PRTY_MASK                  0xa398</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span><span class="comment">/* [R 1] Parity register #0 read */</span>
<a name="l01345"></a>01345 <span class="preprocessor">#define MISC_REG_MISC_PRTY_STS                   0xa38c</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_NIG_WOL_P0                  0xa270</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_NIG_WOL_P1                  0xa274</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span><span class="comment">/* [R 1] If set indicate that the pcie_rst_b was asserted without perst</span>
<a name="l01349"></a>01349 <span class="comment">   assertion */</span>
<a name="l01350"></a>01350 <span class="preprocessor">#define MISC_REG_PCIE_HOT_RESET                  0xa618</span>
<a name="l01351"></a>01351 <span class="preprocessor"></span><span class="comment">/* [RW 32] 32 LSB of storm PLL first register; reset val = 0x 071d2911.</span>
<a name="l01352"></a>01352 <span class="comment">   inside order of the bits is: [0] P1 divider[0] (reset value 1); [1] P1</span>
<a name="l01353"></a>01353 <span class="comment">   divider[1] (reset value 0); [2] P1 divider[2] (reset value 0); [3] P1</span>
<a name="l01354"></a>01354 <span class="comment">   divider[3] (reset value 0); [4] P2 divider[0] (reset value 1); [5] P2</span>
<a name="l01355"></a>01355 <span class="comment">   divider[1] (reset value 0); [6] P2 divider[2] (reset value 0); [7] P2</span>
<a name="l01356"></a>01356 <span class="comment">   divider[3] (reset value 0); [8] ph_det_dis (reset value 1); [9]</span>
<a name="l01357"></a>01357 <span class="comment">   freq_det_dis (reset value 0); [10] Icpx[0] (reset value 0); [11] Icpx[1]</span>
<a name="l01358"></a>01358 <span class="comment">   (reset value 1); [12] Icpx[2] (reset value 0); [13] Icpx[3] (reset value</span>
<a name="l01359"></a>01359 <span class="comment">   1); [14] Icpx[4] (reset value 0); [15] Icpx[5] (reset value 0); [16]</span>
<a name="l01360"></a>01360 <span class="comment">   Rx[0] (reset value 1); [17] Rx[1] (reset value 0); [18] vc_en (reset</span>
<a name="l01361"></a>01361 <span class="comment">   value 1); [19] vco_rng[0] (reset value 1); [20] vco_rng[1] (reset value</span>
<a name="l01362"></a>01362 <span class="comment">   1); [21] Kvco_xf[0] (reset value 0); [22] Kvco_xf[1] (reset value 0);</span>
<a name="l01363"></a>01363 <span class="comment">   [23] Kvco_xf[2] (reset value 0); [24] Kvco_xs[0] (reset value 1); [25]</span>
<a name="l01364"></a>01364 <span class="comment">   Kvco_xs[1] (reset value 1); [26] Kvco_xs[2] (reset value 1); [27]</span>
<a name="l01365"></a>01365 <span class="comment">   testd_en (reset value 0); [28] testd_sel[0] (reset value 0); [29]</span>
<a name="l01366"></a>01366 <span class="comment">   testd_sel[1] (reset value 0); [30] testd_sel[2] (reset value 0); [31]</span>
<a name="l01367"></a>01367 <span class="comment">   testa_en (reset value 0); */</span>
<a name="l01368"></a>01368 <span class="preprocessor">#define MISC_REG_PLL_STORM_CTRL_1                0xa294</span>
<a name="l01369"></a>01369 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_PLL_STORM_CTRL_2                0xa298</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_PLL_STORM_CTRL_3                0xa29c</span>
<a name="l01371"></a>01371 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REG_PLL_STORM_CTRL_4                0xa2a0</span>
<a name="l01372"></a>01372 <span class="preprocessor"></span><span class="comment">/* [RW 32] reset reg#2; rite/read one = the specific block is out of reset;</span>
<a name="l01373"></a>01373 <span class="comment">   write/read zero = the specific block is in reset; addr 0-wr- the write</span>
<a name="l01374"></a>01374 <span class="comment">   value will be written to the register; addr 1-set - one will be written</span>
<a name="l01375"></a>01375 <span class="comment">   to all the bits that have the value of one in the data written (bits that</span>
<a name="l01376"></a>01376 <span class="comment">   have the value of zero will not be change) ; addr 2-clear - zero will be</span>
<a name="l01377"></a>01377 <span class="comment">   written to all the bits that have the value of one in the data written</span>
<a name="l01378"></a>01378 <span class="comment">   (bits that have the value of zero will not be change); addr 3-ignore;</span>
<a name="l01379"></a>01379 <span class="comment">   read ignore from all addr except addr 00; inside order of the bits is:</span>
<a name="l01380"></a>01380 <span class="comment">   [0] rst_bmac0; [1] rst_bmac1; [2] rst_emac0; [3] rst_emac1; [4] rst_grc;</span>
<a name="l01381"></a>01381 <span class="comment">   [5] rst_mcp_n_reset_reg_hard_core; [6] rst_ mcp_n_hard_core_rst_b; [7]</span>
<a name="l01382"></a>01382 <span class="comment">   rst_ mcp_n_reset_cmn_cpu; [8] rst_ mcp_n_reset_cmn_core; [9] rst_rbcn;</span>
<a name="l01383"></a>01383 <span class="comment">   [10] rst_dbg; [11] rst_misc_core; [12] rst_dbue (UART); [13]</span>
<a name="l01384"></a>01384 <span class="comment">   Pci_resetmdio_n; [14] rst_emac0_hard_core; [15] rst_emac1_hard_core; 16]</span>
<a name="l01385"></a>01385 <span class="comment">   rst_pxp_rq_rd_wr; 31:17] reserved */</span>
<a name="l01386"></a>01386 <span class="preprocessor">#define MISC_REG_RESET_REG_2                     0xa590</span>
<a name="l01387"></a>01387 <span class="preprocessor"></span><span class="comment">/* [RW 20] 20 bit GRC address where the scratch-pad of the MCP that is</span>
<a name="l01388"></a>01388 <span class="comment">   shared with the driver resides */</span>
<a name="l01389"></a>01389 <span class="preprocessor">#define MISC_REG_SHARED_MEM_ADDR                 0xa2b4</span>
<a name="l01390"></a>01390 <span class="preprocessor"></span><span class="comment">/* [RW 32] SPIO. [31-24] FLOAT When any of these bits is written as a &#39;1&#39;;</span>
<a name="l01391"></a>01391 <span class="comment">   the corresponding SPIO bit will turn off it&#39;s drivers and become an</span>
<a name="l01392"></a>01392 <span class="comment">   input. This is the reset state of all SPIO pins. The read value of these</span>
<a name="l01393"></a>01393 <span class="comment">   bits will be a &#39;1&#39; if that last command (#SET; #CL; or #FLOAT) for this</span>
<a name="l01394"></a>01394 <span class="comment">   bit was a #FLOAT. (reset value 0xff). [23-16] CLR When any of these bits</span>
<a name="l01395"></a>01395 <span class="comment">   is written as a &#39;1&#39;; the corresponding SPIO bit will drive low. The read</span>
<a name="l01396"></a>01396 <span class="comment">   value of these bits will be a &#39;1&#39; if that last command (#SET; #CLR; or</span>
<a name="l01397"></a>01397 <span class="comment">#FLOAT) for this bit was a #CLR. (reset value 0). [15-8] SET When any of</span>
<a name="l01398"></a>01398 <span class="comment">   these bits is written as a &#39;1&#39;; the corresponding SPIO bit will drive</span>
<a name="l01399"></a>01399 <span class="comment">   high (if it has that capability). The read value of these bits will be a</span>
<a name="l01400"></a>01400 <span class="comment">   &#39;1&#39; if that last command (#SET; #CLR; or #FLOAT) for this bit was a #SET.</span>
<a name="l01401"></a>01401 <span class="comment">   (reset value 0). [7-0] VALUE RO; These bits indicate the read value of</span>
<a name="l01402"></a>01402 <span class="comment">   each of the eight SPIO pins. This is the result value of the pin; not the</span>
<a name="l01403"></a>01403 <span class="comment">   drive value. Writing these bits will have not effect. Each 8 bits field</span>
<a name="l01404"></a>01404 <span class="comment">   is divided as follows: [0] VAUX Enable; when pulsed low; enables supply</span>
<a name="l01405"></a>01405 <span class="comment">   from VAUX. (This is an output pin only; the FLOAT field is not applicable</span>
<a name="l01406"></a>01406 <span class="comment">   for this pin); [1] VAUX Disable; when pulsed low; disables supply form</span>
<a name="l01407"></a>01407 <span class="comment">   VAUX. (This is an output pin only; FLOAT field is not applicable for this</span>
<a name="l01408"></a>01408 <span class="comment">   pin); [2] SEL_VAUX_B - Control to power switching logic. Drive low to</span>
<a name="l01409"></a>01409 <span class="comment">   select VAUX supply. (This is an output pin only; it is not controlled by</span>
<a name="l01410"></a>01410 <span class="comment">   the SET and CLR fields; it is controlled by the Main Power SM; the FLOAT</span>
<a name="l01411"></a>01411 <span class="comment">   field is not applicable for this pin; only the VALUE fields is relevant -</span>
<a name="l01412"></a>01412 <span class="comment">   it reflects the output value); [3] port swap [4] spio_4; [5] spio_5; [6]</span>
<a name="l01413"></a>01413 <span class="comment">   Bit 0 of UMP device ID select; read by UMP firmware; [7] Bit 1 of UMP</span>
<a name="l01414"></a>01414 <span class="comment">   device ID select; read by UMP firmware. */</span>
<a name="l01415"></a>01415 <span class="preprocessor">#define MISC_REG_SPIO                        0xa4fc</span>
<a name="l01416"></a>01416 <span class="preprocessor"></span><span class="comment">/* [RW 8] These bits enable the SPIO_INTs to signals event to the IGU/MC.</span>
<a name="l01417"></a>01417 <span class="comment">   according to the following map: [3:0] reserved; [4] spio_4 [5] spio_5;</span>
<a name="l01418"></a>01418 <span class="comment">   [7:0] reserved */</span>
<a name="l01419"></a>01419 <span class="preprocessor">#define MISC_REG_SPIO_EVENT_EN                   0xa2b8</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="comment">/* [RW 32] SPIO INT. [31-24] OLD_CLR Writing a &#39;1&#39; to these bit clears the</span>
<a name="l01421"></a>01421 <span class="comment">   corresponding bit in the #OLD_VALUE register. This will acknowledge an</span>
<a name="l01422"></a>01422 <span class="comment">   interrupt on the falling edge of corresponding SPIO input (reset value</span>
<a name="l01423"></a>01423 <span class="comment">   0). [23-16] OLD_SET Writing a &#39;1&#39; to these bit sets the corresponding bit</span>
<a name="l01424"></a>01424 <span class="comment">   in the #OLD_VALUE register. This will acknowledge an interrupt on the</span>
<a name="l01425"></a>01425 <span class="comment">   rising edge of corresponding SPIO input (reset value 0). [15-8] OLD_VALUE</span>
<a name="l01426"></a>01426 <span class="comment">   RO; These bits indicate the old value of the SPIO input value. When the</span>
<a name="l01427"></a>01427 <span class="comment">   ~INT_STATE bit is set; this bit indicates the OLD value of the pin such</span>
<a name="l01428"></a>01428 <span class="comment">   that if ~INT_STATE is set and this bit is &#39;0&#39;; then the interrupt is due</span>
<a name="l01429"></a>01429 <span class="comment">   to a low to high edge. If ~INT_STATE is set and this bit is &#39;1&#39;; then the</span>
<a name="l01430"></a>01430 <span class="comment">   interrupt is due to a high to low edge (reset value 0). [7-0] INT_STATE</span>
<a name="l01431"></a>01431 <span class="comment">   RO; These bits indicate the current SPIO interrupt state for each SPIO</span>
<a name="l01432"></a>01432 <span class="comment">   pin. This bit is cleared when the appropriate #OLD_SET or #OLD_CLR</span>
<a name="l01433"></a>01433 <span class="comment">   command bit is written. This bit is set when the SPIO input does not</span>
<a name="l01434"></a>01434 <span class="comment">   match the current value in #OLD_VALUE (reset value 0). */</span>
<a name="l01435"></a>01435 <span class="preprocessor">#define MISC_REG_SPIO_INT                    0xa500</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span><span class="comment">/* [RW 32] reload value for counter 4 if reload; the value will be reload if</span>
<a name="l01437"></a>01437 <span class="comment">   the counter reached zero and the reload bit</span>
<a name="l01438"></a>01438 <span class="comment">   (~misc_registers_sw_timer_cfg_4.sw_timer_cfg_4[1] ) is set */</span>
<a name="l01439"></a>01439 <span class="preprocessor">#define MISC_REG_SW_TIMER_RELOAD_VAL_4               0xa2fc</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="comment">/* [RW 32] the value of the counter for sw timers1-8. there are 8 addresses</span>
<a name="l01441"></a>01441 <span class="comment">   in this register. addres 0 - timer 1; address - timer 2�address 7 -</span>
<a name="l01442"></a>01442 <span class="comment">   timer 8 */</span>
<a name="l01443"></a>01443 <span class="preprocessor">#define MISC_REG_SW_TIMER_VAL                    0xa5c0</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span><span class="comment">/* [RW 1] Set by the MCP to remember if one or more of the drivers is/are</span>
<a name="l01445"></a>01445 <span class="comment">   loaded; 0-prepare; -unprepare */</span>
<a name="l01446"></a>01446 <span class="preprocessor">#define MISC_REG_UNPREPARED                  0xa424</span>
<a name="l01447"></a>01447 <span class="preprocessor"></span><span class="preprocessor">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_BRCST  (0x1&lt;&lt;0)</span>
<a name="l01448"></a>01448 <span class="preprocessor"></span><span class="preprocessor">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_MLCST  (0x1&lt;&lt;1)</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span><span class="preprocessor">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_NO_VLAN    (0x1&lt;&lt;4)</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="preprocessor">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_UNCST  (0x1&lt;&lt;2)</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="preprocessor">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_VLAN   (0x1&lt;&lt;3)</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_EMAC0_MISC_MI_INT  (0x1&lt;&lt;0)</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_SERDES0_LINK_STATUS    (0x1&lt;&lt;9)</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="preprocessor">#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK10G      (0x1&lt;&lt;15)</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span><span class="preprocessor">#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK_STATUS  (0xf&lt;&lt;18)</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for RX_BMAC0 IF */</span>
<a name="l01457"></a>01457 <span class="preprocessor">#define NIG_REG_BMAC0_IN_EN                  0x100ac</span>
<a name="l01458"></a>01458 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for TX_BMAC0 IF */</span>
<a name="l01459"></a>01459 <span class="preprocessor">#define NIG_REG_BMAC0_OUT_EN                     0x100e0</span>
<a name="l01460"></a>01460 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for TX BMAC pause port 0 IF */</span>
<a name="l01461"></a>01461 <span class="preprocessor">#define NIG_REG_BMAC0_PAUSE_OUT_EN               0x10110</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for RX_BMAC0_REGS IF */</span>
<a name="l01463"></a>01463 <span class="preprocessor">#define NIG_REG_BMAC0_REGS_OUT_EN                0x100e8</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for RX BRB1 port0 IF */</span>
<a name="l01465"></a>01465 <span class="preprocessor">#define NIG_REG_BRB0_OUT_EN                  0x100f8</span>
<a name="l01466"></a>01466 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for TX BRB1 pause port 0 IF */</span>
<a name="l01467"></a>01467 <span class="preprocessor">#define NIG_REG_BRB0_PAUSE_IN_EN                 0x100c4</span>
<a name="l01468"></a>01468 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for RX BRB1 port1 IF */</span>
<a name="l01469"></a>01469 <span class="preprocessor">#define NIG_REG_BRB1_OUT_EN                  0x100fc</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for TX BRB1 pause port 1 IF */</span>
<a name="l01471"></a>01471 <span class="preprocessor">#define NIG_REG_BRB1_PAUSE_IN_EN                 0x100c8</span>
<a name="l01472"></a>01472 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for RX BRB1 LP IF */</span>
<a name="l01473"></a>01473 <span class="preprocessor">#define NIG_REG_BRB_LB_OUT_EN                    0x10100</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span><span class="comment">/* [WB_W 82] Debug packet to LP from RBC; Data spelling:[63:0] data; 64]</span>
<a name="l01475"></a>01475 <span class="comment">   error; [67:65]eop_bvalid; [68]eop; [69]sop; [70]port_id; 71]flush;</span>
<a name="l01476"></a>01476 <span class="comment">   72:73]-vnic_num; 81:74]-sideband_info */</span>
<a name="l01477"></a>01477 <span class="preprocessor">#define NIG_REG_DEBUG_PACKET_LB                  0x10800</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for TX Debug packet */</span>
<a name="l01479"></a>01479 <span class="preprocessor">#define NIG_REG_EGRESS_DEBUG_IN_EN               0x100dc</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span><span class="comment">/* [RW 1] If 1 - egress drain mode for port0 is active. In this mode all</span>
<a name="l01481"></a>01481 <span class="comment">   packets from PBFare not forwarded to the MAC and just deleted from FIFO.</span>
<a name="l01482"></a>01482 <span class="comment">   First packet may be deleted from the middle. And last packet will be</span>
<a name="l01483"></a>01483 <span class="comment">   always deleted till the end. */</span>
<a name="l01484"></a>01484 <span class="preprocessor">#define NIG_REG_EGRESS_DRAIN0_MODE               0x10060</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span><span class="comment">/* [RW 1] Output enable to EMAC0 */</span>
<a name="l01486"></a>01486 <span class="preprocessor">#define NIG_REG_EGRESS_EMAC0_OUT_EN              0x10120</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span><span class="comment">/* [RW 1] MAC configuration for packets of port0. If 1 - all packet outputs</span>
<a name="l01488"></a>01488 <span class="comment">   to emac for port0; other way to bmac for port0 */</span>
<a name="l01489"></a>01489 <span class="preprocessor">#define NIG_REG_EGRESS_EMAC0_PORT                0x10058</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for TX PBF user packet port0 IF */</span>
<a name="l01491"></a>01491 <span class="preprocessor">#define NIG_REG_EGRESS_PBF0_IN_EN                0x100cc</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for TX PBF user packet port1 IF */</span>
<a name="l01493"></a>01493 <span class="preprocessor">#define NIG_REG_EGRESS_PBF1_IN_EN                0x100d0</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for TX UMP management packet port0 IF */</span>
<a name="l01495"></a>01495 <span class="preprocessor">#define NIG_REG_EGRESS_UMP0_IN_EN                0x100d4</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for RX_EMAC0 IF */</span>
<a name="l01497"></a>01497 <span class="preprocessor">#define NIG_REG_EMAC0_IN_EN                  0x100a4</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for TX EMAC pause port 0 IF */</span>
<a name="l01499"></a>01499 <span class="preprocessor">#define NIG_REG_EMAC0_PAUSE_OUT_EN               0x10118</span>
<a name="l01500"></a>01500 <span class="preprocessor"></span><span class="comment">/* [R 1] status from emac0. This bit is set when MDINT from either the</span>
<a name="l01501"></a>01501 <span class="comment">   EXT_MDINT pin or from the Copper PHY is driven low. This condition must</span>
<a name="l01502"></a>01502 <span class="comment">   be cleared in the attached PHY device that is driving the MINT pin. */</span>
<a name="l01503"></a>01503 <span class="preprocessor">#define NIG_REG_EMAC0_STATUS_MISC_MI_INT             0x10494</span>
<a name="l01504"></a>01504 <span class="preprocessor"></span><span class="comment">/* [WB 48] This address space contains BMAC0 registers. The BMAC registers</span>
<a name="l01505"></a>01505 <span class="comment">   are described in appendix A. In order to access the BMAC0 registers; the</span>
<a name="l01506"></a>01506 <span class="comment">   base address; NIG_REGISTERS_INGRESS_BMAC0_MEM; Offset: 0x10c00; should be</span>
<a name="l01507"></a>01507 <span class="comment">   added to each BMAC register offset */</span>
<a name="l01508"></a>01508 <span class="preprocessor">#define NIG_REG_INGRESS_BMAC0_MEM                0x10c00</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span><span class="comment">/* [WB 48] This address space contains BMAC1 registers. The BMAC registers</span>
<a name="l01510"></a>01510 <span class="comment">   are described in appendix A. In order to access the BMAC0 registers; the</span>
<a name="l01511"></a>01511 <span class="comment">   base address; NIG_REGISTERS_INGRESS_BMAC1_MEM; Offset: 0x11000; should be</span>
<a name="l01512"></a>01512 <span class="comment">   added to each BMAC register offset */</span>
<a name="l01513"></a>01513 <span class="preprocessor">#define NIG_REG_INGRESS_BMAC1_MEM                0x11000</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span><span class="comment">/* [R 1] FIFO empty in EOP descriptor FIFO of LP in NIG_RX_EOP */</span>
<a name="l01515"></a>01515 <span class="preprocessor">#define NIG_REG_INGRESS_EOP_LB_EMPTY                 0x104e0</span>
<a name="l01516"></a>01516 <span class="preprocessor"></span><span class="comment">/* [RW 17] Debug only. RX_EOP_DSCR_lb_FIFO in NIG_RX_EOP. Data</span>
<a name="l01517"></a>01517 <span class="comment">   packet_length[13:0]; mac_error[14]; trunc_error[15]; parity[16] */</span>
<a name="l01518"></a>01518 <span class="preprocessor">#define NIG_REG_INGRESS_EOP_LB_FIFO              0x104e4</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="comment">/* [RW 27] 0 - must be active for Everest A0; 1- for Everest B0 when latch</span>
<a name="l01520"></a>01520 <span class="comment">   logic for interrupts must be used. Enable per bit of interrupt of</span>
<a name="l01521"></a>01521 <span class="comment">   ~latch_status.latch_status */</span>
<a name="l01522"></a>01522 <span class="preprocessor">#define NIG_REG_LATCH_BC_0                   0x16210</span>
<a name="l01523"></a>01523 <span class="preprocessor"></span><span class="comment">/* [RW 27] Latch for each interrupt from Unicore.b[0]</span>
<a name="l01524"></a>01524 <span class="comment">   status_emac0_misc_mi_int; b[1] status_emac0_misc_mi_complete;</span>
<a name="l01525"></a>01525 <span class="comment">   b[2]status_emac0_misc_cfg_change; b[3]status_emac0_misc_link_status;</span>
<a name="l01526"></a>01526 <span class="comment">   b[4]status_emac0_misc_link_change; b[5]status_emac0_misc_attn;</span>
<a name="l01527"></a>01527 <span class="comment">   b[6]status_serdes0_mac_crs; b[7]status_serdes0_autoneg_complete;</span>
<a name="l01528"></a>01528 <span class="comment">   b[8]status_serdes0_fiber_rxact; b[9]status_serdes0_link_status;</span>
<a name="l01529"></a>01529 <span class="comment">   b[10]status_serdes0_mr_page_rx; b[11]status_serdes0_cl73_an_complete;</span>
<a name="l01530"></a>01530 <span class="comment">   b[12]status_serdes0_cl73_mr_page_rx; b[13]status_serdes0_rx_sigdet;</span>
<a name="l01531"></a>01531 <span class="comment">   b[14]status_xgxs0_remotemdioreq; b[15]status_xgxs0_link10g;</span>
<a name="l01532"></a>01532 <span class="comment">   b[16]status_xgxs0_autoneg_complete; b[17]status_xgxs0_fiber_rxact;</span>
<a name="l01533"></a>01533 <span class="comment">   b[21:18]status_xgxs0_link_status; b[22]status_xgxs0_mr_page_rx;</span>
<a name="l01534"></a>01534 <span class="comment">   b[23]status_xgxs0_cl73_an_complete; b[24]status_xgxs0_cl73_mr_page_rx;</span>
<a name="l01535"></a>01535 <span class="comment">   b[25]status_xgxs0_rx_sigdet; b[26]status_xgxs0_mac_crs */</span>
<a name="l01536"></a>01536 <span class="preprocessor">#define NIG_REG_LATCH_STATUS_0                   0x18000</span>
<a name="l01537"></a>01537 <span class="preprocessor"></span><span class="comment">/* [RW 1] led 10g for port 0 */</span>
<a name="l01538"></a>01538 <span class="preprocessor">#define NIG_REG_LED_10G_P0                   0x10320</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span><span class="comment">/* [RW 1] led 10g for port 1 */</span>
<a name="l01540"></a>01540 <span class="preprocessor">#define NIG_REG_LED_10G_P1                   0x10324</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="comment">/* [RW 1] Port0: This bit is set to enable the use of the</span>
<a name="l01542"></a>01542 <span class="comment">   ~nig_registers_led_control_blink_rate_p0.led_control_blink_rate_p0 field</span>
<a name="l01543"></a>01543 <span class="comment">   defined below. If this bit is cleared; then the blink rate will be about</span>
<a name="l01544"></a>01544 <span class="comment">   8Hz. */</span>
<a name="l01545"></a>01545 <span class="preprocessor">#define NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0            0x10318</span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="comment">/* [RW 12] Port0: Specifies the period of each blink cycle (on + off) for</span>
<a name="l01547"></a>01547 <span class="comment">   Traffic LED in milliseconds. Must be a non-zero value. This 12-bit field</span>
<a name="l01548"></a>01548 <span class="comment">   is reset to 0x080; giving a default blink period of approximately 8Hz. */</span>
<a name="l01549"></a>01549 <span class="preprocessor">#define NIG_REG_LED_CONTROL_BLINK_RATE_P0            0x10310</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span><span class="comment">/* [RW 1] Port0: If set along with the</span>
<a name="l01551"></a>01551 <span class="comment"> ~nig_registers_led_control_override_traffic_p0.led_control_override_traffic_p0</span>
<a name="l01552"></a>01552 <span class="comment">   bit and ~nig_registers_led_control_traffic_p0.led_control_traffic_p0 LED</span>
<a name="l01553"></a>01553 <span class="comment">   bit; the Traffic LED will blink with the blink rate specified in</span>
<a name="l01554"></a>01554 <span class="comment">   ~nig_registers_led_control_blink_rate_p0.led_control_blink_rate_p0 and</span>
<a name="l01555"></a>01555 <span class="comment">   ~nig_registers_led_control_blink_rate_ena_p0.led_control_blink_rate_ena_p0</span>
<a name="l01556"></a>01556 <span class="comment">   fields. */</span>
<a name="l01557"></a>01557 <span class="preprocessor">#define NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0             0x10308</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span><span class="comment">/* [RW 1] Port0: If set overrides hardware control of the Traffic LED. The</span>
<a name="l01559"></a>01559 <span class="comment">   Traffic LED will then be controlled via bit ~nig_registers_</span>
<a name="l01560"></a>01560 <span class="comment">   led_control_traffic_p0.led_control_traffic_p0 and bit</span>
<a name="l01561"></a>01561 <span class="comment">   ~nig_registers_led_control_blink_traffic_p0.led_control_blink_traffic_p0 */</span>
<a name="l01562"></a>01562 <span class="preprocessor">#define NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0          0x102f8</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span><span class="comment">/* [RW 1] Port0: If set along with the led_control_override_trafic_p0 bit;</span>
<a name="l01564"></a>01564 <span class="comment">   turns on the Traffic LED. If the led_control_blink_traffic_p0 bit is also</span>
<a name="l01565"></a>01565 <span class="comment">   set; the LED will blink with blink rate specified in</span>
<a name="l01566"></a>01566 <span class="comment">   ~nig_registers_led_control_blink_rate_p0.led_control_blink_rate_p0 and</span>
<a name="l01567"></a>01567 <span class="comment">   ~nig_regsters_led_control_blink_rate_ena_p0.led_control_blink_rate_ena_p0</span>
<a name="l01568"></a>01568 <span class="comment">   fields. */</span>
<a name="l01569"></a>01569 <span class="preprocessor">#define NIG_REG_LED_CONTROL_TRAFFIC_P0               0x10300</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="comment">/* [RW 4] led mode for port0: 0 MAC; 1-3 PHY1; 4 MAC2; 5-7 PHY4; 8-MAC3;</span>
<a name="l01571"></a>01571 <span class="comment">   9-11PHY7; 12 MAC4; 13-15 PHY10; */</span>
<a name="l01572"></a>01572 <span class="preprocessor">#define NIG_REG_LED_MODE_P0                  0x102f0</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="comment">/* [RW 3] for port0 enable for llfc ppp and pause. b0 - brb1 enable; b1-</span>
<a name="l01574"></a>01574 <span class="comment">   tsdm enable; b2- usdm enable */</span>
<a name="l01575"></a>01575 <span class="preprocessor">#define NIG_REG_LLFC_EGRESS_SRC_ENABLE_0             0x16070</span>
<a name="l01576"></a>01576 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLFC_EGRESS_SRC_ENABLE_1             0x16074</span>
<a name="l01577"></a>01577 <span class="preprocessor"></span><span class="comment">/* [RW 1] SAFC enable for port0. This register may get 1 only when</span>
<a name="l01578"></a>01578 <span class="comment">   ~ppp_enable.ppp_enable = 0 and pause_enable.pause_enable =0 for the same</span>
<a name="l01579"></a>01579 <span class="comment">   port */</span>
<a name="l01580"></a>01580 <span class="preprocessor">#define NIG_REG_LLFC_ENABLE_0                    0x16208</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="comment">/* [RW 16] classes are high-priority for port0 */</span>
<a name="l01582"></a>01582 <span class="preprocessor">#define NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_0             0x16058</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="comment">/* [RW 16] classes are low-priority for port0 */</span>
<a name="l01584"></a>01584 <span class="preprocessor">#define NIG_REG_LLFC_LOW_PRIORITY_CLASSES_0          0x16060</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="comment">/* [RW 1] Output enable of message to LLFC BMAC IF for port0 */</span>
<a name="l01586"></a>01586 <span class="preprocessor">#define NIG_REG_LLFC_OUT_EN_0                    0x160c8</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_ACPI_PAT_0_CRC              0x1015c</span>
<a name="l01588"></a>01588 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_ACPI_PAT_6_LEN              0x10154</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_BRB1_DRV_MASK               0x10244</span>
<a name="l01590"></a>01590 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_BRB1_DRV_MASK_MF                0x16048</span>
<a name="l01591"></a>01591 <span class="preprocessor"></span><span class="comment">/* [RW 1] send to BRB1 if no match on any of RMP rules. */</span>
<a name="l01592"></a>01592 <span class="preprocessor">#define NIG_REG_LLH0_BRB1_NOT_MCP                0x1025c</span>
<a name="l01593"></a>01593 <span class="preprocessor"></span><span class="comment">/* [RW 2] Determine the classification participants. 0: no classification.1:</span>
<a name="l01594"></a>01594 <span class="comment">   classification upon VLAN id. 2: classification upon MAC address. 3:</span>
<a name="l01595"></a>01595 <span class="comment">   classification upon both VLAN id &amp; MAC addr. */</span>
<a name="l01596"></a>01596 <span class="preprocessor">#define NIG_REG_LLH0_CLS_TYPE                    0x16080</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="comment">/* [RW 32] cm header for llh0 */</span>
<a name="l01598"></a>01598 <span class="preprocessor">#define NIG_REG_LLH0_CM_HEADER                   0x1007c</span>
<a name="l01599"></a>01599 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_DEST_IP_0_1                 0x101dc</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_DEST_MAC_0_0                0x101c0</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span><span class="comment">/* [RW 16] destination TCP address 1. The LLH will look for this address in</span>
<a name="l01602"></a>01602 <span class="comment">   all incoming packets. */</span>
<a name="l01603"></a>01603 <span class="preprocessor">#define NIG_REG_LLH0_DEST_TCP_0                  0x10220</span>
<a name="l01604"></a>01604 <span class="preprocessor"></span><span class="comment">/* [RW 16] destination UDP address 1 The LLH will look for this address in</span>
<a name="l01605"></a>01605 <span class="comment">   all incoming packets. */</span>
<a name="l01606"></a>01606 <span class="preprocessor">#define NIG_REG_LLH0_DEST_UDP_0                  0x10214</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_ERROR_MASK                  0x1008c</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="comment">/* [RW 8] event id for llh0 */</span>
<a name="l01609"></a>01609 <span class="preprocessor">#define NIG_REG_LLH0_EVENT_ID                    0x10084</span>
<a name="l01610"></a>01610 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_FUNC_EN                     0x160fc</span>
<a name="l01611"></a>01611 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_FUNC_VLAN_ID                0x16100</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span><span class="comment">/* [RW 1] Determine the IP version to look for in</span>
<a name="l01613"></a>01613 <span class="comment">   ~nig_registers_llh0_dest_ip_0.llh0_dest_ip_0. 0 - IPv6; 1-IPv4 */</span>
<a name="l01614"></a>01614 <span class="preprocessor">#define NIG_REG_LLH0_IPV4_IPV6_0                 0x10208</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span><span class="comment">/* [RW 1] t bit for llh0 */</span>
<a name="l01616"></a>01616 <span class="preprocessor">#define NIG_REG_LLH0_T_BIT                   0x10074</span>
<a name="l01617"></a>01617 <span class="preprocessor"></span><span class="comment">/* [RW 12] VLAN ID 1. In case of VLAN packet the LLH will look for this ID. */</span>
<a name="l01618"></a>01618 <span class="preprocessor">#define NIG_REG_LLH0_VLAN_ID_0                   0x1022c</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="comment">/* [RW 8] init credit counter for port0 in LLH */</span>
<a name="l01620"></a>01620 <span class="preprocessor">#define NIG_REG_LLH0_XCM_INIT_CREDIT                 0x10554</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH0_XCM_MASK                    0x10130</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH1_BRB1_DRV_MASK               0x10248</span>
<a name="l01623"></a>01623 <span class="preprocessor"></span><span class="comment">/* [RW 1] send to BRB1 if no match on any of RMP rules. */</span>
<a name="l01624"></a>01624 <span class="preprocessor">#define NIG_REG_LLH1_BRB1_NOT_MCP                0x102dc</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span><span class="comment">/* [RW 2] Determine the classification participants. 0: no classification.1:</span>
<a name="l01626"></a>01626 <span class="comment">   classification upon VLAN id. 2: classification upon MAC address. 3:</span>
<a name="l01627"></a>01627 <span class="comment">   classification upon both VLAN id &amp; MAC addr. */</span>
<a name="l01628"></a>01628 <span class="preprocessor">#define NIG_REG_LLH1_CLS_TYPE                    0x16084</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span><span class="comment">/* [RW 32] cm header for llh1 */</span>
<a name="l01630"></a>01630 <span class="preprocessor">#define NIG_REG_LLH1_CM_HEADER                   0x10080</span>
<a name="l01631"></a>01631 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH1_ERROR_MASK                  0x10090</span>
<a name="l01632"></a>01632 <span class="preprocessor"></span><span class="comment">/* [RW 8] event id for llh1 */</span>
<a name="l01633"></a>01633 <span class="preprocessor">#define NIG_REG_LLH1_EVENT_ID                    0x10088</span>
<a name="l01634"></a>01634 <span class="preprocessor"></span><span class="comment">/* [RW 8] init credit counter for port1 in LLH */</span>
<a name="l01635"></a>01635 <span class="preprocessor">#define NIG_REG_LLH1_XCM_INIT_CREDIT                 0x10564</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_LLH1_XCM_MASK                    0x10134</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="comment">/* [RW 1] When this bit is set; the LLH will expect all packets to be with</span>
<a name="l01638"></a>01638 <span class="comment">   e1hov */</span>
<a name="l01639"></a>01639 <span class="preprocessor">#define NIG_REG_LLH_E1HOV_MODE                   0x160d8</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span><span class="comment">/* [RW 1] When this bit is set; the LLH will classify the packet before</span>
<a name="l01641"></a>01641 <span class="comment">   sending it to the BRB or calculating WoL on it. */</span>
<a name="l01642"></a>01642 <span class="preprocessor">#define NIG_REG_LLH_MF_MODE                  0x16024</span>
<a name="l01643"></a>01643 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_MASK_INTERRUPT_PORT0                 0x10330</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_MASK_INTERRUPT_PORT1                 0x10334</span>
<a name="l01645"></a>01645 <span class="preprocessor"></span><span class="comment">/* [RW 1] Output signal from NIG to EMAC0. When set enables the EMAC0 block. */</span>
<a name="l01646"></a>01646 <span class="preprocessor">#define NIG_REG_NIG_EMAC0_EN                     0x1003c</span>
<a name="l01647"></a>01647 <span class="preprocessor"></span><span class="comment">/* [RW 1] Output signal from NIG to EMAC1. When set enables the EMAC1 block. */</span>
<a name="l01648"></a>01648 <span class="preprocessor">#define NIG_REG_NIG_EMAC1_EN                     0x10040</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span><span class="comment">/* [RW 1] Output signal from NIG to TX_EMAC0. When set indicates to the</span>
<a name="l01650"></a>01650 <span class="comment">   EMAC0 to strip the CRC from the ingress packets. */</span>
<a name="l01651"></a>01651 <span class="preprocessor">#define NIG_REG_NIG_INGRESS_EMAC0_NO_CRC             0x10044</span>
<a name="l01652"></a>01652 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l01653"></a>01653 <span class="preprocessor">#define NIG_REG_NIG_INT_STS_0                    0x103b0</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_NIG_INT_STS_1                    0x103c0</span>
<a name="l01655"></a>01655 <span class="preprocessor"></span><span class="comment">/* [R 32] Parity register #0 read */</span>
<a name="l01656"></a>01656 <span class="preprocessor">#define NIG_REG_NIG_PRTY_STS                     0x103d0</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span><span class="comment">/* [RW 1] Pause enable for port0. This register may get 1 only when</span>
<a name="l01658"></a>01658 <span class="comment">   ~safc_enable.safc_enable = 0 and ppp_enable.ppp_enable =0 for the same</span>
<a name="l01659"></a>01659 <span class="comment">   port */</span>
<a name="l01660"></a>01660 <span class="preprocessor">#define NIG_REG_PAUSE_ENABLE_0                   0x160c0</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for RX PBF LP IF */</span>
<a name="l01662"></a>01662 <span class="preprocessor">#define NIG_REG_PBF_LB_IN_EN                     0x100b4</span>
<a name="l01663"></a>01663 <span class="preprocessor"></span><span class="comment">/* [RW 1] Value of this register will be transmitted to port swap when</span>
<a name="l01664"></a>01664 <span class="comment">   ~nig_registers_strap_override.strap_override =1 */</span>
<a name="l01665"></a>01665 <span class="preprocessor">#define NIG_REG_PORT_SWAP                    0x10394</span>
<a name="l01666"></a>01666 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for RX parser descriptor IF */</span>
<a name="l01667"></a>01667 <span class="preprocessor">#define NIG_REG_PRS_EOP_OUT_EN                   0x10104</span>
<a name="l01668"></a>01668 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input enable for RX parser request IF */</span>
<a name="l01669"></a>01669 <span class="preprocessor">#define NIG_REG_PRS_REQ_IN_EN                    0x100b8</span>
<a name="l01670"></a>01670 <span class="preprocessor"></span><span class="comment">/* [RW 5] control to serdes - CL45 DEVAD */</span>
<a name="l01671"></a>01671 <span class="preprocessor">#define NIG_REG_SERDES0_CTRL_MD_DEVAD                0x10370</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="comment">/* [RW 1] control to serdes; 0 - clause 45; 1 - clause 22 */</span>
<a name="l01673"></a>01673 <span class="preprocessor">#define NIG_REG_SERDES0_CTRL_MD_ST               0x1036c</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span><span class="comment">/* [RW 5] control to serdes - CL22 PHY_ADD and CL45 PRTAD */</span>
<a name="l01675"></a>01675 <span class="preprocessor">#define NIG_REG_SERDES0_CTRL_PHY_ADDR                0x10374</span>
<a name="l01676"></a>01676 <span class="preprocessor"></span><span class="comment">/* [R 1] status from serdes0 that inputs to interrupt logic of link status */</span>
<a name="l01677"></a>01677 <span class="preprocessor">#define NIG_REG_SERDES0_STATUS_LINK_STATUS           0x10578</span>
<a name="l01678"></a>01678 <span class="preprocessor"></span><span class="comment">/* [R 32] Rx statistics : In user packets discarded due to BRB backpressure</span>
<a name="l01679"></a>01679 <span class="comment">   for port0 */</span>
<a name="l01680"></a>01680 <span class="preprocessor">#define NIG_REG_STAT0_BRB_DISCARD                0x105f0</span>
<a name="l01681"></a>01681 <span class="preprocessor"></span><span class="comment">/* [R 32] Rx statistics : In user packets truncated due to BRB backpressure</span>
<a name="l01682"></a>01682 <span class="comment">   for port0 */</span>
<a name="l01683"></a>01683 <span class="preprocessor">#define NIG_REG_STAT0_BRB_TRUNCATE               0x105f8</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span><span class="comment">/* [WB_R 36] Tx statistics : Number of packets from emac0 or bmac0 that</span>
<a name="l01685"></a>01685 <span class="comment">   between 1024 and 1522 bytes for port0 */</span>
<a name="l01686"></a>01686 <span class="preprocessor">#define NIG_REG_STAT0_EGRESS_MAC_PKT0                0x10750</span>
<a name="l01687"></a>01687 <span class="preprocessor"></span><span class="comment">/* [WB_R 36] Tx statistics : Number of packets from emac0 or bmac0 that</span>
<a name="l01688"></a>01688 <span class="comment">   between 1523 bytes and above for port0 */</span>
<a name="l01689"></a>01689 <span class="preprocessor">#define NIG_REG_STAT0_EGRESS_MAC_PKT1                0x10760</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span><span class="comment">/* [R 32] Rx statistics : In user packets discarded due to BRB backpressure</span>
<a name="l01691"></a>01691 <span class="comment">   for port1 */</span>
<a name="l01692"></a>01692 <span class="preprocessor">#define NIG_REG_STAT1_BRB_DISCARD                0x10628</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="comment">/* [WB_R 36] Tx statistics : Number of packets from emac1 or bmac1 that</span>
<a name="l01694"></a>01694 <span class="comment">   between 1024 and 1522 bytes for port1 */</span>
<a name="l01695"></a>01695 <span class="preprocessor">#define NIG_REG_STAT1_EGRESS_MAC_PKT0                0x107a0</span>
<a name="l01696"></a>01696 <span class="preprocessor"></span><span class="comment">/* [WB_R 36] Tx statistics : Number of packets from emac1 or bmac1 that</span>
<a name="l01697"></a>01697 <span class="comment">   between 1523 bytes and above for port1 */</span>
<a name="l01698"></a>01698 <span class="preprocessor">#define NIG_REG_STAT1_EGRESS_MAC_PKT1                0x107b0</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span><span class="comment">/* [WB_R 64] Rx statistics : User octets received for LP */</span>
<a name="l01700"></a>01700 <span class="preprocessor">#define NIG_REG_STAT2_BRB_OCTET                  0x107e0</span>
<a name="l01701"></a>01701 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_STATUS_INTERRUPT_PORT0               0x10328</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span><span class="preprocessor">#define NIG_REG_STATUS_INTERRUPT_PORT1               0x1032c</span>
<a name="l01703"></a>01703 <span class="preprocessor"></span><span class="comment">/* [RW 1] port swap mux selection. If this register equal to 0 then port</span>
<a name="l01704"></a>01704 <span class="comment">   swap is equal to SPIO pin that inputs from ifmux_serdes_swap. If 1 then</span>
<a name="l01705"></a>01705 <span class="comment">   ort swap is equal to ~nig_registers_port_swap.port_swap */</span>
<a name="l01706"></a>01706 <span class="preprocessor">#define NIG_REG_STRAP_OVERRIDE                   0x10398</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for RX_XCM0 IF */</span>
<a name="l01708"></a>01708 <span class="preprocessor">#define NIG_REG_XCM0_OUT_EN                  0x100f0</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span><span class="comment">/* [RW 1] output enable for RX_XCM1 IF */</span>
<a name="l01710"></a>01710 <span class="preprocessor">#define NIG_REG_XCM1_OUT_EN                  0x100f4</span>
<a name="l01711"></a>01711 <span class="preprocessor"></span><span class="comment">/* [RW 1] control to xgxs - remote PHY in-band MDIO */</span>
<a name="l01712"></a>01712 <span class="preprocessor">#define NIG_REG_XGXS0_CTRL_EXTREMOTEMDIOST           0x10348</span>
<a name="l01713"></a>01713 <span class="preprocessor"></span><span class="comment">/* [RW 5] control to xgxs - CL45 DEVAD */</span>
<a name="l01714"></a>01714 <span class="preprocessor">#define NIG_REG_XGXS0_CTRL_MD_DEVAD              0x1033c</span>
<a name="l01715"></a>01715 <span class="preprocessor"></span><span class="comment">/* [RW 1] control to xgxs; 0 - clause 45; 1 - clause 22 */</span>
<a name="l01716"></a>01716 <span class="preprocessor">#define NIG_REG_XGXS0_CTRL_MD_ST                 0x10338</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span><span class="comment">/* [RW 5] control to xgxs - CL22 PHY_ADD and CL45 PRTAD */</span>
<a name="l01718"></a>01718 <span class="preprocessor">#define NIG_REG_XGXS0_CTRL_PHY_ADDR              0x10340</span>
<a name="l01719"></a>01719 <span class="preprocessor"></span><span class="comment">/* [R 1] status from xgxs0 that inputs to interrupt logic of link10g. */</span>
<a name="l01720"></a>01720 <span class="preprocessor">#define NIG_REG_XGXS0_STATUS_LINK10G                 0x10680</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span><span class="comment">/* [R 4] status from xgxs0 that inputs to interrupt logic of link status */</span>
<a name="l01722"></a>01722 <span class="preprocessor">#define NIG_REG_XGXS0_STATUS_LINK_STATUS             0x10684</span>
<a name="l01723"></a>01723 <span class="preprocessor"></span><span class="comment">/* [RW 2] selection for XGXS lane of port 0 in NIG_MUX block */</span>
<a name="l01724"></a>01724 <span class="preprocessor">#define NIG_REG_XGXS_LANE_SEL_P0                 0x102e8</span>
<a name="l01725"></a>01725 <span class="preprocessor"></span><span class="comment">/* [RW 1] selection for port0 for NIG_MUX block : 0 = SerDes; 1 = XGXS */</span>
<a name="l01726"></a>01726 <span class="preprocessor">#define NIG_REG_XGXS_SERDES0_MODE_SEL                0x102e0</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span><span class="preprocessor">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_EMAC0_MISC_MI_INT  (0x1&lt;&lt;0)</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span><span class="preprocessor">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_SERDES0_LINK_STATUS (0x1&lt;&lt;9)</span>
<a name="l01729"></a>01729 <span class="preprocessor"></span><span class="preprocessor">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK10G  (0x1&lt;&lt;15)</span>
<a name="l01730"></a>01730 <span class="preprocessor"></span><span class="preprocessor">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS  (0xf&lt;&lt;18)</span>
<a name="l01731"></a>01731 <span class="preprocessor"></span><span class="preprocessor">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS_SIZE 18</span>
<a name="l01732"></a>01732 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disable processing further tasks from port 0 (after ending the</span>
<a name="l01733"></a>01733 <span class="comment">   current task in process). */</span>
<a name="l01734"></a>01734 <span class="preprocessor">#define PBF_REG_DISABLE_NEW_TASK_PROC_P0             0x14005c</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disable processing further tasks from port 1 (after ending the</span>
<a name="l01736"></a>01736 <span class="comment">   current task in process). */</span>
<a name="l01737"></a>01737 <span class="preprocessor">#define PBF_REG_DISABLE_NEW_TASK_PROC_P1             0x140060</span>
<a name="l01738"></a>01738 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disable processing further tasks from port 4 (after ending the</span>
<a name="l01739"></a>01739 <span class="comment">   current task in process). */</span>
<a name="l01740"></a>01740 <span class="preprocessor">#define PBF_REG_DISABLE_NEW_TASK_PROC_P4             0x14006c</span>
<a name="l01741"></a>01741 <span class="preprocessor"></span><span class="preprocessor">#define PBF_REG_IF_ENABLE_REG                    0x140044</span>
<a name="l01742"></a>01742 <span class="preprocessor"></span><span class="comment">/* [RW 1] Init bit. When set the initial credits are copied to the credit</span>
<a name="l01743"></a>01743 <span class="comment">   registers (except the port credits). Should be set and then reset after</span>
<a name="l01744"></a>01744 <span class="comment">   the configuration of the block has ended. */</span>
<a name="l01745"></a>01745 <span class="preprocessor">#define PBF_REG_INIT                         0x140000</span>
<a name="l01746"></a>01746 <span class="preprocessor"></span><span class="comment">/* [RW 1] Init bit for port 0. When set the initial credit of port 0 is</span>
<a name="l01747"></a>01747 <span class="comment">   copied to the credit register. Should be set and then reset after the</span>
<a name="l01748"></a>01748 <span class="comment">   configuration of the port has ended. */</span>
<a name="l01749"></a>01749 <span class="preprocessor">#define PBF_REG_INIT_P0                      0x140004</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span><span class="comment">/* [RW 1] Init bit for port 1. When set the initial credit of port 1 is</span>
<a name="l01751"></a>01751 <span class="comment">   copied to the credit register. Should be set and then reset after the</span>
<a name="l01752"></a>01752 <span class="comment">   configuration of the port has ended. */</span>
<a name="l01753"></a>01753 <span class="preprocessor">#define PBF_REG_INIT_P1                      0x140008</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span><span class="comment">/* [RW 1] Init bit for port 4. When set the initial credit of port 4 is</span>
<a name="l01755"></a>01755 <span class="comment">   copied to the credit register. Should be set and then reset after the</span>
<a name="l01756"></a>01756 <span class="comment">   configuration of the port has ended. */</span>
<a name="l01757"></a>01757 <span class="preprocessor">#define PBF_REG_INIT_P4                      0x14000c</span>
<a name="l01758"></a>01758 <span class="preprocessor"></span><span class="comment">/* [RW 1] Enable for mac interface 0. */</span>
<a name="l01759"></a>01759 <span class="preprocessor">#define PBF_REG_MAC_IF0_ENABLE                   0x140030</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="comment">/* [RW 1] Enable for mac interface 1. */</span>
<a name="l01761"></a>01761 <span class="preprocessor">#define PBF_REG_MAC_IF1_ENABLE                   0x140034</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span><span class="comment">/* [RW 1] Enable for the loopback interface. */</span>
<a name="l01763"></a>01763 <span class="preprocessor">#define PBF_REG_MAC_LB_ENABLE                    0x140040</span>
<a name="l01764"></a>01764 <span class="preprocessor"></span><span class="comment">/* [RW 10] Port 0 threshold used by arbiter in 16 byte lines used when pause</span>
<a name="l01765"></a>01765 <span class="comment">   not suppoterd. */</span>
<a name="l01766"></a>01766 <span class="preprocessor">#define PBF_REG_P0_ARB_THRSH                     0x1400e4</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span><span class="comment">/* [R 11] Current credit for port 0 in the tx port buffers in 16 byte lines. */</span>
<a name="l01768"></a>01768 <span class="preprocessor">#define PBF_REG_P0_CREDIT                    0x140200</span>
<a name="l01769"></a>01769 <span class="preprocessor"></span><span class="comment">/* [RW 11] Initial credit for port 0 in the tx port buffers in 16 byte</span>
<a name="l01770"></a>01770 <span class="comment">   lines. */</span>
<a name="l01771"></a>01771 <span class="preprocessor">#define PBF_REG_P0_INIT_CRD                  0x1400d0</span>
<a name="l01772"></a>01772 <span class="preprocessor"></span><span class="comment">/* [RW 1] Indication that pause is enabled for port 0. */</span>
<a name="l01773"></a>01773 <span class="preprocessor">#define PBF_REG_P0_PAUSE_ENABLE                  0x140014</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of tasks in port 0 task queue. */</span>
<a name="l01775"></a>01775 <span class="preprocessor">#define PBF_REG_P0_TASK_CNT                  0x140204</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span><span class="comment">/* [R 11] Current credit for port 1 in the tx port buffers in 16 byte lines. */</span>
<a name="l01777"></a>01777 <span class="preprocessor">#define PBF_REG_P1_CREDIT                    0x140208</span>
<a name="l01778"></a>01778 <span class="preprocessor"></span><span class="comment">/* [RW 11] Initial credit for port 1 in the tx port buffers in 16 byte</span>
<a name="l01779"></a>01779 <span class="comment">   lines. */</span>
<a name="l01780"></a>01780 <span class="preprocessor">#define PBF_REG_P1_INIT_CRD                  0x1400d4</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of tasks in port 1 task queue. */</span>
<a name="l01782"></a>01782 <span class="preprocessor">#define PBF_REG_P1_TASK_CNT                  0x14020c</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span><span class="comment">/* [R 11] Current credit for port 4 in the tx port buffers in 16 byte lines. */</span>
<a name="l01784"></a>01784 <span class="preprocessor">#define PBF_REG_P4_CREDIT                    0x140210</span>
<a name="l01785"></a>01785 <span class="preprocessor"></span><span class="comment">/* [RW 11] Initial credit for port 4 in the tx port buffers in 16 byte</span>
<a name="l01786"></a>01786 <span class="comment">   lines. */</span>
<a name="l01787"></a>01787 <span class="preprocessor">#define PBF_REG_P4_INIT_CRD                  0x1400e0</span>
<a name="l01788"></a>01788 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of tasks in port 4 task queue. */</span>
<a name="l01789"></a>01789 <span class="preprocessor">#define PBF_REG_P4_TASK_CNT                  0x140214</span>
<a name="l01790"></a>01790 <span class="preprocessor"></span><span class="comment">/* [RW 5] Interrupt mask register #0 read/write */</span>
<a name="l01791"></a>01791 <span class="preprocessor">#define PBF_REG_PBF_INT_MASK                     0x1401d4</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span><span class="comment">/* [R 5] Interrupt register #0 read */</span>
<a name="l01793"></a>01793 <span class="preprocessor">#define PBF_REG_PBF_INT_STS                  0x1401c8</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span><span class="preprocessor">#define PB_REG_CONTROL                       0</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span><span class="comment">/* [RW 2] Interrupt mask register #0 read/write */</span>
<a name="l01796"></a>01796 <span class="preprocessor">#define PB_REG_PB_INT_MASK                   0x28</span>
<a name="l01797"></a>01797 <span class="preprocessor"></span><span class="comment">/* [R 2] Interrupt register #0 read */</span>
<a name="l01798"></a>01798 <span class="preprocessor">#define PB_REG_PB_INT_STS                    0x1c</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span><span class="comment">/* [RW 4] Parity mask register #0 read/write */</span>
<a name="l01800"></a>01800 <span class="preprocessor">#define PB_REG_PB_PRTY_MASK                  0x38</span>
<a name="l01801"></a>01801 <span class="preprocessor"></span><span class="comment">/* [R 4] Parity register #0 read */</span>
<a name="l01802"></a>01802 <span class="preprocessor">#define PB_REG_PB_PRTY_STS                   0x2c</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_A_PRSU_20                    0x40134</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span><span class="comment">/* [R 8] debug only: CFC load request current credit. Transaction based. */</span>
<a name="l01805"></a>01805 <span class="preprocessor">#define PRS_REG_CFC_LD_CURRENT_CREDIT                0x40164</span>
<a name="l01806"></a>01806 <span class="preprocessor"></span><span class="comment">/* [R 8] debug only: CFC search request current credit. Transaction based. */</span>
<a name="l01807"></a>01807 <span class="preprocessor">#define PRS_REG_CFC_SEARCH_CURRENT_CREDIT            0x40168</span>
<a name="l01808"></a>01808 <span class="preprocessor"></span><span class="comment">/* [RW 6] The initial credit for the search message to the CFC interface.</span>
<a name="l01809"></a>01809 <span class="comment">   Credit is transaction based. */</span>
<a name="l01810"></a>01810 <span class="preprocessor">#define PRS_REG_CFC_SEARCH_INITIAL_CREDIT            0x4011c</span>
<a name="l01811"></a>01811 <span class="preprocessor"></span><span class="comment">/* [RW 24] CID for port 0 if no match */</span>
<a name="l01812"></a>01812 <span class="preprocessor">#define PRS_REG_CID_PORT_0                   0x400fc</span>
<a name="l01813"></a>01813 <span class="preprocessor"></span><span class="comment">/* [RW 32] The CM header for flush message where &#39;load existed&#39; bit in CFC</span>
<a name="l01814"></a>01814 <span class="comment">   load response is reset and packet type is 0. Used in packet start message</span>
<a name="l01815"></a>01815 <span class="comment">   to TCM. */</span>
<a name="l01816"></a>01816 <span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_0             0x400dc</span>
<a name="l01817"></a>01817 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_1             0x400e0</span>
<a name="l01818"></a>01818 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_2             0x400e4</span>
<a name="l01819"></a>01819 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_3             0x400e8</span>
<a name="l01820"></a>01820 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_4             0x400ec</span>
<a name="l01821"></a>01821 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_5             0x400f0</span>
<a name="l01822"></a>01822 <span class="preprocessor"></span><span class="comment">/* [RW 32] The CM header for flush message where &#39;load existed&#39; bit in CFC</span>
<a name="l01823"></a>01823 <span class="comment">   load response is set and packet type is 0. Used in packet start message</span>
<a name="l01824"></a>01824 <span class="comment">   to TCM. */</span>
<a name="l01825"></a>01825 <span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_0          0x400bc</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_1          0x400c0</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_2          0x400c4</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_3          0x400c8</span>
<a name="l01829"></a>01829 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_4          0x400cc</span>
<a name="l01830"></a>01830 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_5          0x400d0</span>
<a name="l01831"></a>01831 <span class="preprocessor"></span><span class="comment">/* [RW 32] The CM header for a match and packet type 1 for loopback port.</span>
<a name="l01832"></a>01832 <span class="comment">   Used in packet start message to TCM. */</span>
<a name="l01833"></a>01833 <span class="preprocessor">#define PRS_REG_CM_HDR_LOOPBACK_TYPE_1               0x4009c</span>
<a name="l01834"></a>01834 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_LOOPBACK_TYPE_2               0x400a0</span>
<a name="l01835"></a>01835 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_LOOPBACK_TYPE_3               0x400a4</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_LOOPBACK_TYPE_4               0x400a8</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span><span class="comment">/* [RW 32] The CM header for a match and packet type 0. Used in packet start</span>
<a name="l01838"></a>01838 <span class="comment">   message to TCM. */</span>
<a name="l01839"></a>01839 <span class="preprocessor">#define PRS_REG_CM_HDR_TYPE_0                    0x40078</span>
<a name="l01840"></a>01840 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_TYPE_1                    0x4007c</span>
<a name="l01841"></a>01841 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_TYPE_2                    0x40080</span>
<a name="l01842"></a>01842 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_TYPE_3                    0x40084</span>
<a name="l01843"></a>01843 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_CM_HDR_TYPE_4                    0x40088</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span><span class="comment">/* [RW 32] The CM header in case there was not a match on the connection */</span>
<a name="l01845"></a>01845 <span class="preprocessor">#define PRS_REG_CM_NO_MATCH_HDR                  0x400b8</span>
<a name="l01846"></a>01846 <span class="preprocessor"></span><span class="comment">/* [RW 1] Indicates if in e1hov mode. 0=non-e1hov mode; 1=e1hov mode. */</span>
<a name="l01847"></a>01847 <span class="preprocessor">#define PRS_REG_E1HOV_MODE                   0x401c8</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="comment">/* [RW 8] The 8-bit event ID for a match and packet type 1. Used in packet</span>
<a name="l01849"></a>01849 <span class="comment">   start message to TCM. */</span>
<a name="l01850"></a>01850 <span class="preprocessor">#define PRS_REG_EVENT_ID_1                   0x40054</span>
<a name="l01851"></a>01851 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_EVENT_ID_2                   0x40058</span>
<a name="l01852"></a>01852 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_EVENT_ID_3                   0x4005c</span>
<a name="l01853"></a>01853 <span class="preprocessor"></span><span class="comment">/* [RW 16] The Ethernet type value for FCoE */</span>
<a name="l01854"></a>01854 <span class="preprocessor">#define PRS_REG_FCOE_TYPE                    0x401d0</span>
<a name="l01855"></a>01855 <span class="preprocessor"></span><span class="comment">/* [RW 8] Context region for flush packet with packet type 0. Used in CFC</span>
<a name="l01856"></a>01856 <span class="comment">   load request message. */</span>
<a name="l01857"></a>01857 <span class="preprocessor">#define PRS_REG_FLUSH_REGIONS_TYPE_0                 0x40004</span>
<a name="l01858"></a>01858 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_FLUSH_REGIONS_TYPE_1                 0x40008</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_FLUSH_REGIONS_TYPE_2                 0x4000c</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_FLUSH_REGIONS_TYPE_3                 0x40010</span>
<a name="l01861"></a>01861 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_FLUSH_REGIONS_TYPE_4                 0x40014</span>
<a name="l01862"></a>01862 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_FLUSH_REGIONS_TYPE_5                 0x40018</span>
<a name="l01863"></a>01863 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_FLUSH_REGIONS_TYPE_6                 0x4001c</span>
<a name="l01864"></a>01864 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_FLUSH_REGIONS_TYPE_7                 0x40020</span>
<a name="l01865"></a>01865 <span class="preprocessor"></span><span class="comment">/* [RW 4] The increment value to send in the CFC load request message */</span>
<a name="l01866"></a>01866 <span class="preprocessor">#define PRS_REG_INC_VALUE                    0x40048</span>
<a name="l01867"></a>01867 <span class="preprocessor"></span><span class="comment">/* [RW 1] If set indicates not to send messages to CFC on received packets */</span>
<a name="l01868"></a>01868 <span class="preprocessor">#define PRS_REG_NIC_MODE                     0x40138</span>
<a name="l01869"></a>01869 <span class="preprocessor"></span><span class="comment">/* [RW 8] The 8-bit event ID for cases where there is no match on the</span>
<a name="l01870"></a>01870 <span class="comment">   connection. Used in packet start message to TCM. */</span>
<a name="l01871"></a>01871 <span class="preprocessor">#define PRS_REG_NO_MATCH_EVENT_ID                0x40070</span>
<a name="l01872"></a>01872 <span class="preprocessor"></span><span class="comment">/* [ST 24] The number of input CFC flush packets */</span>
<a name="l01873"></a>01873 <span class="preprocessor">#define PRS_REG_NUM_OF_CFC_FLUSH_MESSAGES            0x40128</span>
<a name="l01874"></a>01874 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of cycles the Parser halted its operation since it</span>
<a name="l01875"></a>01875 <span class="comment">   could not allocate the next serial number */</span>
<a name="l01876"></a>01876 <span class="preprocessor">#define PRS_REG_NUM_OF_DEAD_CYCLES               0x40130</span>
<a name="l01877"></a>01877 <span class="preprocessor"></span><span class="comment">/* [ST 24] The number of input packets */</span>
<a name="l01878"></a>01878 <span class="preprocessor">#define PRS_REG_NUM_OF_PACKETS                   0x40124</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span><span class="comment">/* [ST 24] The number of input transparent flush packets */</span>
<a name="l01880"></a>01880 <span class="preprocessor">#define PRS_REG_NUM_OF_TRANSPARENT_FLUSH_MESSAGES        0x4012c</span>
<a name="l01881"></a>01881 <span class="preprocessor"></span><span class="comment">/* [RW 8] Context region for received Ethernet packet with a match and</span>
<a name="l01882"></a>01882 <span class="comment">   packet type 0. Used in CFC load request message */</span>
<a name="l01883"></a>01883 <span class="preprocessor">#define PRS_REG_PACKET_REGIONS_TYPE_0                0x40028</span>
<a name="l01884"></a>01884 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_PACKET_REGIONS_TYPE_1                0x4002c</span>
<a name="l01885"></a>01885 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_PACKET_REGIONS_TYPE_2                0x40030</span>
<a name="l01886"></a>01886 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_PACKET_REGIONS_TYPE_3                0x40034</span>
<a name="l01887"></a>01887 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_PACKET_REGIONS_TYPE_4                0x40038</span>
<a name="l01888"></a>01888 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_PACKET_REGIONS_TYPE_5                0x4003c</span>
<a name="l01889"></a>01889 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_PACKET_REGIONS_TYPE_6                0x40040</span>
<a name="l01890"></a>01890 <span class="preprocessor"></span><span class="preprocessor">#define PRS_REG_PACKET_REGIONS_TYPE_7                0x40044</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span><span class="comment">/* [R 2] debug only: Number of pending requests for CAC on port 0. */</span>
<a name="l01892"></a>01892 <span class="preprocessor">#define PRS_REG_PENDING_BRB_CAC0_RQ              0x40174</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="comment">/* [R 2] debug only: Number of pending requests for header parsing. */</span>
<a name="l01894"></a>01894 <span class="preprocessor">#define PRS_REG_PENDING_BRB_PRS_RQ               0x40170</span>
<a name="l01895"></a>01895 <span class="preprocessor"></span><span class="comment">/* [R 1] Interrupt register #0 read */</span>
<a name="l01896"></a>01896 <span class="preprocessor">#define PRS_REG_PRS_INT_STS                  0x40188</span>
<a name="l01897"></a>01897 <span class="preprocessor"></span><span class="comment">/* [RW 8] Parity mask register #0 read/write */</span>
<a name="l01898"></a>01898 <span class="preprocessor">#define PRS_REG_PRS_PRTY_MASK                    0x401a4</span>
<a name="l01899"></a>01899 <span class="preprocessor"></span><span class="comment">/* [R 8] Parity register #0 read */</span>
<a name="l01900"></a>01900 <span class="preprocessor">#define PRS_REG_PRS_PRTY_STS                     0x40198</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span><span class="comment">/* [RW 8] Context region for pure acknowledge packets. Used in CFC load</span>
<a name="l01902"></a>01902 <span class="comment">   request message */</span>
<a name="l01903"></a>01903 <span class="preprocessor">#define PRS_REG_PURE_REGIONS                     0x40024</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span><span class="comment">/* [R 32] debug only: Serial number status lsb 32 bits. &#39;1&#39; indicates this</span>
<a name="l01905"></a>01905 <span class="comment">   serail number was released by SDM but cannot be used because a previous</span>
<a name="l01906"></a>01906 <span class="comment">   serial number was not released. */</span>
<a name="l01907"></a>01907 <span class="preprocessor">#define PRS_REG_SERIAL_NUM_STATUS_LSB                0x40154</span>
<a name="l01908"></a>01908 <span class="preprocessor"></span><span class="comment">/* [R 32] debug only: Serial number status msb 32 bits. &#39;1&#39; indicates this</span>
<a name="l01909"></a>01909 <span class="comment">   serail number was released by SDM but cannot be used because a previous</span>
<a name="l01910"></a>01910 <span class="comment">   serial number was not released. */</span>
<a name="l01911"></a>01911 <span class="preprocessor">#define PRS_REG_SERIAL_NUM_STATUS_MSB                0x40158</span>
<a name="l01912"></a>01912 <span class="preprocessor"></span><span class="comment">/* [R 4] debug only: SRC current credit. Transaction based. */</span>
<a name="l01913"></a>01913 <span class="preprocessor">#define PRS_REG_SRC_CURRENT_CREDIT               0x4016c</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span><span class="comment">/* [R 8] debug only: TCM current credit. Cycle based. */</span>
<a name="l01915"></a>01915 <span class="preprocessor">#define PRS_REG_TCM_CURRENT_CREDIT               0x40160</span>
<a name="l01916"></a>01916 <span class="preprocessor"></span><span class="comment">/* [R 8] debug only: TSDM current credit. Transaction based. */</span>
<a name="l01917"></a>01917 <span class="preprocessor">#define PRS_REG_TSDM_CURRENT_CREDIT              0x4015c</span>
<a name="l01918"></a>01918 <span class="preprocessor"></span><span class="comment">/* [R 6] Debug only: Number of used entries in the data FIFO */</span>
<a name="l01919"></a>01919 <span class="preprocessor">#define PXP2_REG_HST_DATA_FIFO_STATUS                0x12047c</span>
<a name="l01920"></a>01920 <span class="preprocessor"></span><span class="comment">/* [R 7] Debug only: Number of used entries in the header FIFO */</span>
<a name="l01921"></a>01921 <span class="preprocessor">#define PXP2_REG_HST_HEADER_FIFO_STATUS              0x120478</span>
<a name="l01922"></a>01922 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_ADDR_88_F0                  0x120534</span>
<a name="l01923"></a>01923 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_ADDR_8C_F0                  0x120538</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_ADDR_90_F0                  0x12053c</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_ADDR_94_F0                  0x120540</span>
<a name="l01926"></a>01926 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_CONTROL0                    0x120490</span>
<a name="l01927"></a>01927 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_CONTROL1                    0x120514</span>
<a name="l01928"></a>01928 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_DEBUG                   0x120520</span>
<a name="l01929"></a>01929 <span class="preprocessor"></span><span class="comment">/* [RW 32] third dword data of expansion rom request. this register is</span>
<a name="l01930"></a>01930 <span class="comment">   special. reading from it provides a vector outstanding read requests. if</span>
<a name="l01931"></a>01931 <span class="comment">   a bit is zero it means that a read request on the corresponding tag did</span>
<a name="l01932"></a>01932 <span class="comment">   not finish yet (not all completions have arrived for it) */</span>
<a name="l01933"></a>01933 <span class="preprocessor">#define PXP2_REG_PGL_EXP_ROM2                    0x120808</span>
<a name="l01934"></a>01934 <span class="preprocessor"></span><span class="comment">/* [RW 32] Inbound interrupt table for CSDM: bits[31:16]-mask;</span>
<a name="l01935"></a>01935 <span class="comment">   its[15:0]-address */</span>
<a name="l01936"></a>01936 <span class="preprocessor">#define PXP2_REG_PGL_INT_CSDM_0                  0x1204f4</span>
<a name="l01937"></a>01937 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_CSDM_1                  0x1204f8</span>
<a name="l01938"></a>01938 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_CSDM_2                  0x1204fc</span>
<a name="l01939"></a>01939 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_CSDM_3                  0x120500</span>
<a name="l01940"></a>01940 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_CSDM_4                  0x120504</span>
<a name="l01941"></a>01941 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_CSDM_5                  0x120508</span>
<a name="l01942"></a>01942 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_CSDM_6                  0x12050c</span>
<a name="l01943"></a>01943 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_CSDM_7                  0x120510</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span><span class="comment">/* [RW 32] Inbound interrupt table for TSDM: bits[31:16]-mask;</span>
<a name="l01945"></a>01945 <span class="comment">   its[15:0]-address */</span>
<a name="l01946"></a>01946 <span class="preprocessor">#define PXP2_REG_PGL_INT_TSDM_0                  0x120494</span>
<a name="l01947"></a>01947 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_TSDM_1                  0x120498</span>
<a name="l01948"></a>01948 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_TSDM_2                  0x12049c</span>
<a name="l01949"></a>01949 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_TSDM_3                  0x1204a0</span>
<a name="l01950"></a>01950 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_TSDM_4                  0x1204a4</span>
<a name="l01951"></a>01951 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_TSDM_5                  0x1204a8</span>
<a name="l01952"></a>01952 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_TSDM_6                  0x1204ac</span>
<a name="l01953"></a>01953 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_TSDM_7                  0x1204b0</span>
<a name="l01954"></a>01954 <span class="preprocessor"></span><span class="comment">/* [RW 32] Inbound interrupt table for USDM: bits[31:16]-mask;</span>
<a name="l01955"></a>01955 <span class="comment">   its[15:0]-address */</span>
<a name="l01956"></a>01956 <span class="preprocessor">#define PXP2_REG_PGL_INT_USDM_0                  0x1204b4</span>
<a name="l01957"></a>01957 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_USDM_1                  0x1204b8</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_USDM_2                  0x1204bc</span>
<a name="l01959"></a>01959 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_USDM_3                  0x1204c0</span>
<a name="l01960"></a>01960 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_USDM_4                  0x1204c4</span>
<a name="l01961"></a>01961 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_USDM_5                  0x1204c8</span>
<a name="l01962"></a>01962 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_USDM_6                  0x1204cc</span>
<a name="l01963"></a>01963 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_USDM_7                  0x1204d0</span>
<a name="l01964"></a>01964 <span class="preprocessor"></span><span class="comment">/* [RW 32] Inbound interrupt table for XSDM: bits[31:16]-mask;</span>
<a name="l01965"></a>01965 <span class="comment">   its[15:0]-address */</span>
<a name="l01966"></a>01966 <span class="preprocessor">#define PXP2_REG_PGL_INT_XSDM_0                  0x1204d4</span>
<a name="l01967"></a>01967 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_XSDM_1                  0x1204d8</span>
<a name="l01968"></a>01968 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_XSDM_2                  0x1204dc</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_XSDM_3                  0x1204e0</span>
<a name="l01970"></a>01970 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_XSDM_4                  0x1204e4</span>
<a name="l01971"></a>01971 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_XSDM_5                  0x1204e8</span>
<a name="l01972"></a>01972 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_XSDM_6                  0x1204ec</span>
<a name="l01973"></a>01973 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_INT_XSDM_7                  0x1204f0</span>
<a name="l01974"></a>01974 <span class="preprocessor"></span><span class="comment">/* [RW 3] this field allows one function to pretend being another function</span>
<a name="l01975"></a>01975 <span class="comment">   when accessing any BAR mapped resource within the device. the value of</span>
<a name="l01976"></a>01976 <span class="comment">   the field is the number of the function that will be accessed</span>
<a name="l01977"></a>01977 <span class="comment">   effectively. after software write to this bit it must read it in order to</span>
<a name="l01978"></a>01978 <span class="comment">   know that the new value is updated */</span>
<a name="l01979"></a>01979 <span class="preprocessor">#define PXP2_REG_PGL_PRETEND_FUNC_F0                 0x120674</span>
<a name="l01980"></a>01980 <span class="preprocessor"></span><span class="comment">/* [RW 3] this field allows one function to pretend being another function</span>
<a name="l01981"></a>01981 <span class="comment">   when accessing any BAR mapped resource within the device. the value of</span>
<a name="l01982"></a>01982 <span class="comment">   the field is the number of the function that will be accessed</span>
<a name="l01983"></a>01983 <span class="comment">   effectively. after software write to this bit it must read it in order to</span>
<a name="l01984"></a>01984 <span class="comment">   know that the new value is updated */</span>
<a name="l01985"></a>01985 <span class="preprocessor">#define PXP2_REG_PGL_PRETEND_FUNC_F1                 0x120678</span>
<a name="l01986"></a>01986 <span class="preprocessor"></span><span class="comment">/* [RW 3] this field allows one function to pretend being another function</span>
<a name="l01987"></a>01987 <span class="comment">   when accessing any BAR mapped resource within the device. the value of</span>
<a name="l01988"></a>01988 <span class="comment">   the field is the number of the function that will be accessed</span>
<a name="l01989"></a>01989 <span class="comment">   effectively. after software write to this bit it must read it in order to</span>
<a name="l01990"></a>01990 <span class="comment">   know that the new value is updated */</span>
<a name="l01991"></a>01991 <span class="preprocessor">#define PXP2_REG_PGL_PRETEND_FUNC_F2                 0x12067c</span>
<a name="l01992"></a>01992 <span class="preprocessor"></span><span class="comment">/* [RW 3] this field allows one function to pretend being another function</span>
<a name="l01993"></a>01993 <span class="comment">   when accessing any BAR mapped resource within the device. the value of</span>
<a name="l01994"></a>01994 <span class="comment">   the field is the number of the function that will be accessed</span>
<a name="l01995"></a>01995 <span class="comment">   effectively. after software write to this bit it must read it in order to</span>
<a name="l01996"></a>01996 <span class="comment">   know that the new value is updated */</span>
<a name="l01997"></a>01997 <span class="preprocessor">#define PXP2_REG_PGL_PRETEND_FUNC_F3                 0x120680</span>
<a name="l01998"></a>01998 <span class="preprocessor"></span><span class="comment">/* [RW 3] this field allows one function to pretend being another function</span>
<a name="l01999"></a>01999 <span class="comment">   when accessing any BAR mapped resource within the device. the value of</span>
<a name="l02000"></a>02000 <span class="comment">   the field is the number of the function that will be accessed</span>
<a name="l02001"></a>02001 <span class="comment">   effectively. after software write to this bit it must read it in order to</span>
<a name="l02002"></a>02002 <span class="comment">   know that the new value is updated */</span>
<a name="l02003"></a>02003 <span class="preprocessor">#define PXP2_REG_PGL_PRETEND_FUNC_F4                 0x120684</span>
<a name="l02004"></a>02004 <span class="preprocessor"></span><span class="comment">/* [RW 3] this field allows one function to pretend being another function</span>
<a name="l02005"></a>02005 <span class="comment">   when accessing any BAR mapped resource within the device. the value of</span>
<a name="l02006"></a>02006 <span class="comment">   the field is the number of the function that will be accessed</span>
<a name="l02007"></a>02007 <span class="comment">   effectively. after software write to this bit it must read it in order to</span>
<a name="l02008"></a>02008 <span class="comment">   know that the new value is updated */</span>
<a name="l02009"></a>02009 <span class="preprocessor">#define PXP2_REG_PGL_PRETEND_FUNC_F5                 0x120688</span>
<a name="l02010"></a>02010 <span class="preprocessor"></span><span class="comment">/* [RW 3] this field allows one function to pretend being another function</span>
<a name="l02011"></a>02011 <span class="comment">   when accessing any BAR mapped resource within the device. the value of</span>
<a name="l02012"></a>02012 <span class="comment">   the field is the number of the function that will be accessed</span>
<a name="l02013"></a>02013 <span class="comment">   effectively. after software write to this bit it must read it in order to</span>
<a name="l02014"></a>02014 <span class="comment">   know that the new value is updated */</span>
<a name="l02015"></a>02015 <span class="preprocessor">#define PXP2_REG_PGL_PRETEND_FUNC_F6                 0x12068c</span>
<a name="l02016"></a>02016 <span class="preprocessor"></span><span class="comment">/* [RW 3] this field allows one function to pretend being another function</span>
<a name="l02017"></a>02017 <span class="comment">   when accessing any BAR mapped resource within the device. the value of</span>
<a name="l02018"></a>02018 <span class="comment">   the field is the number of the function that will be accessed</span>
<a name="l02019"></a>02019 <span class="comment">   effectively. after software write to this bit it must read it in order to</span>
<a name="l02020"></a>02020 <span class="comment">   know that the new value is updated */</span>
<a name="l02021"></a>02021 <span class="preprocessor">#define PXP2_REG_PGL_PRETEND_FUNC_F7                 0x120690</span>
<a name="l02022"></a>02022 <span class="preprocessor"></span><span class="comment">/* [R 1] this bit indicates that a read request was blocked because of</span>
<a name="l02023"></a>02023 <span class="comment">   bus_master_en was deasserted */</span>
<a name="l02024"></a>02024 <span class="preprocessor">#define PXP2_REG_PGL_READ_BLOCKED                0x120568</span>
<a name="l02025"></a>02025 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PGL_TAGS_LIMIT                  0x1205a8</span>
<a name="l02026"></a>02026 <span class="preprocessor"></span><span class="comment">/* [R 18] debug only */</span>
<a name="l02027"></a>02027 <span class="preprocessor">#define PXP2_REG_PGL_TXW_CDTS                    0x12052c</span>
<a name="l02028"></a>02028 <span class="preprocessor"></span><span class="comment">/* [R 1] this bit indicates that a write request was blocked because of</span>
<a name="l02029"></a>02029 <span class="comment">   bus_master_en was deasserted */</span>
<a name="l02030"></a>02030 <span class="preprocessor">#define PXP2_REG_PGL_WRITE_BLOCKED               0x120564</span>
<a name="l02031"></a>02031 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD1                   0x1201c0</span>
<a name="l02032"></a>02032 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD10                  0x1201e4</span>
<a name="l02033"></a>02033 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD11                  0x1201e8</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD2                   0x1201c4</span>
<a name="l02035"></a>02035 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD28                  0x120228</span>
<a name="l02036"></a>02036 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD3                   0x1201c8</span>
<a name="l02037"></a>02037 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD6                   0x1201d4</span>
<a name="l02038"></a>02038 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD7                   0x1201d8</span>
<a name="l02039"></a>02039 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD8                   0x1201dc</span>
<a name="l02040"></a>02040 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_ADD9                   0x1201e0</span>
<a name="l02041"></a>02041 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_CREDIT                 0x12032c</span>
<a name="l02042"></a>02042 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L1                     0x1202b0</span>
<a name="l02043"></a>02043 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L10                    0x1202d4</span>
<a name="l02044"></a>02044 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L11                    0x1202d8</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L2                     0x1202b4</span>
<a name="l02046"></a>02046 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L28                    0x120318</span>
<a name="l02047"></a>02047 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L3                     0x1202b8</span>
<a name="l02048"></a>02048 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L6                     0x1202c4</span>
<a name="l02049"></a>02049 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L7                     0x1202c8</span>
<a name="l02050"></a>02050 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L8                     0x1202cc</span>
<a name="l02051"></a>02051 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_L9                     0x1202d0</span>
<a name="l02052"></a>02052 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_RD                     0x120324</span>
<a name="l02053"></a>02053 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB1                    0x120238</span>
<a name="l02054"></a>02054 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB10                   0x12025c</span>
<a name="l02055"></a>02055 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB11                   0x120260</span>
<a name="l02056"></a>02056 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB2                    0x12023c</span>
<a name="l02057"></a>02057 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB28                   0x1202a0</span>
<a name="l02058"></a>02058 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB3                    0x120240</span>
<a name="l02059"></a>02059 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB6                    0x12024c</span>
<a name="l02060"></a>02060 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB7                    0x120250</span>
<a name="l02061"></a>02061 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB8                    0x120254</span>
<a name="l02062"></a>02062 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_UB9                    0x120258</span>
<a name="l02063"></a>02063 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_BW_WR                     0x120328</span>
<a name="l02064"></a>02064 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_CDU0_L2P                  0x120000</span>
<a name="l02065"></a>02065 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_QM0_L2P                   0x120038</span>
<a name="l02066"></a>02066 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_SRC0_L2P                  0x120054</span>
<a name="l02067"></a>02067 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_TM0_L2P                   0x12001c</span>
<a name="l02068"></a>02068 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PSWRQ_TSDM0_L2P                 0x1200e0</span>
<a name="l02069"></a>02069 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l02070"></a>02070 <span class="preprocessor">#define PXP2_REG_PXP2_INT_MASK_0                 0x120578</span>
<a name="l02071"></a>02071 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l02072"></a>02072 <span class="preprocessor">#define PXP2_REG_PXP2_INT_STS_0                  0x12056c</span>
<a name="l02073"></a>02073 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PXP2_INT_STS_1                  0x120608</span>
<a name="l02074"></a>02074 <span class="preprocessor"></span><span class="comment">/* [RC 32] Interrupt register #0 read clear */</span>
<a name="l02075"></a>02075 <span class="preprocessor">#define PXP2_REG_PXP2_INT_STS_CLR_0              0x120570</span>
<a name="l02076"></a>02076 <span class="preprocessor"></span><span class="comment">/* [RW 32] Parity mask register #0 read/write */</span>
<a name="l02077"></a>02077 <span class="preprocessor">#define PXP2_REG_PXP2_PRTY_MASK_0                0x120588</span>
<a name="l02078"></a>02078 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PXP2_PRTY_MASK_1                0x120598</span>
<a name="l02079"></a>02079 <span class="preprocessor"></span><span class="comment">/* [R 32] Parity register #0 read */</span>
<a name="l02080"></a>02080 <span class="preprocessor">#define PXP2_REG_PXP2_PRTY_STS_0                 0x12057c</span>
<a name="l02081"></a>02081 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_PXP2_PRTY_STS_1                 0x12058c</span>
<a name="l02082"></a>02082 <span class="preprocessor"></span><span class="comment">/* [R 1] Debug only: The &#39;almost full&#39; indication from each fifo (gives</span>
<a name="l02083"></a>02083 <span class="comment">   indication about backpressure) */</span>
<a name="l02084"></a>02084 <span class="preprocessor">#define PXP2_REG_RD_ALMOST_FULL_0                0x120424</span>
<a name="l02085"></a>02085 <span class="preprocessor"></span><span class="comment">/* [R 8] Debug only: The blocks counter - number of unused block ids */</span>
<a name="l02086"></a>02086 <span class="preprocessor">#define PXP2_REG_RD_BLK_CNT                  0x120418</span>
<a name="l02087"></a>02087 <span class="preprocessor"></span><span class="comment">/* [RW 8] Debug only: Total number of available blocks in Tetris Buffer.</span>
<a name="l02088"></a>02088 <span class="comment">   Must be bigger than 6. Normally should not be changed. */</span>
<a name="l02089"></a>02089 <span class="preprocessor">#define PXP2_REG_RD_BLK_NUM_CFG                  0x12040c</span>
<a name="l02090"></a>02090 <span class="preprocessor"></span><span class="comment">/* [RW 2] CDU byte swapping mode configuration for master read requests */</span>
<a name="l02091"></a>02091 <span class="preprocessor">#define PXP2_REG_RD_CDURD_SWAP_MODE              0x120404</span>
<a name="l02092"></a>02092 <span class="preprocessor"></span><span class="comment">/* [RW 1] When &#39;1&#39;; inputs to the PSWRD block are ignored */</span>
<a name="l02093"></a>02093 <span class="preprocessor">#define PXP2_REG_RD_DISABLE_INPUTS               0x120374</span>
<a name="l02094"></a>02094 <span class="preprocessor"></span><span class="comment">/* [R 1] PSWRD internal memories initialization is done */</span>
<a name="l02095"></a>02095 <span class="preprocessor">#define PXP2_REG_RD_INIT_DONE                    0x120370</span>
<a name="l02096"></a>02096 <span class="preprocessor"></span><span class="comment">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<a name="l02097"></a>02097 <span class="comment">   allocated for vq10 */</span>
<a name="l02098"></a>02098 <span class="preprocessor">#define PXP2_REG_RD_MAX_BLKS_VQ10                0x1203a0</span>
<a name="l02099"></a>02099 <span class="preprocessor"></span><span class="comment">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<a name="l02100"></a>02100 <span class="comment">   allocated for vq11 */</span>
<a name="l02101"></a>02101 <span class="preprocessor">#define PXP2_REG_RD_MAX_BLKS_VQ11                0x1203a4</span>
<a name="l02102"></a>02102 <span class="preprocessor"></span><span class="comment">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<a name="l02103"></a>02103 <span class="comment">   allocated for vq17 */</span>
<a name="l02104"></a>02104 <span class="preprocessor">#define PXP2_REG_RD_MAX_BLKS_VQ17                0x1203bc</span>
<a name="l02105"></a>02105 <span class="preprocessor"></span><span class="comment">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<a name="l02106"></a>02106 <span class="comment">   allocated for vq18 */</span>
<a name="l02107"></a>02107 <span class="preprocessor">#define PXP2_REG_RD_MAX_BLKS_VQ18                0x1203c0</span>
<a name="l02108"></a>02108 <span class="preprocessor"></span><span class="comment">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<a name="l02109"></a>02109 <span class="comment">   allocated for vq19 */</span>
<a name="l02110"></a>02110 <span class="preprocessor">#define PXP2_REG_RD_MAX_BLKS_VQ19                0x1203c4</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span><span class="comment">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<a name="l02112"></a>02112 <span class="comment">   allocated for vq22 */</span>
<a name="l02113"></a>02113 <span class="preprocessor">#define PXP2_REG_RD_MAX_BLKS_VQ22                0x1203d0</span>
<a name="l02114"></a>02114 <span class="preprocessor"></span><span class="comment">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<a name="l02115"></a>02115 <span class="comment">   allocated for vq25 */</span>
<a name="l02116"></a>02116 <span class="preprocessor">#define PXP2_REG_RD_MAX_BLKS_VQ25                0x1203dc</span>
<a name="l02117"></a>02117 <span class="preprocessor"></span><span class="comment">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<a name="l02118"></a>02118 <span class="comment">   allocated for vq6 */</span>
<a name="l02119"></a>02119 <span class="preprocessor">#define PXP2_REG_RD_MAX_BLKS_VQ6                 0x120390</span>
<a name="l02120"></a>02120 <span class="preprocessor"></span><span class="comment">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<a name="l02121"></a>02121 <span class="comment">   allocated for vq9 */</span>
<a name="l02122"></a>02122 <span class="preprocessor">#define PXP2_REG_RD_MAX_BLKS_VQ9                 0x12039c</span>
<a name="l02123"></a>02123 <span class="preprocessor"></span><span class="comment">/* [RW 2] PBF byte swapping mode configuration for master read requests */</span>
<a name="l02124"></a>02124 <span class="preprocessor">#define PXP2_REG_RD_PBF_SWAP_MODE                0x1203f4</span>
<a name="l02125"></a>02125 <span class="preprocessor"></span><span class="comment">/* [R 1] Debug only: Indication if delivery ports are idle */</span>
<a name="l02126"></a>02126 <span class="preprocessor">#define PXP2_REG_RD_PORT_IS_IDLE_0               0x12041c</span>
<a name="l02127"></a>02127 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_RD_PORT_IS_IDLE_1               0x120420</span>
<a name="l02128"></a>02128 <span class="preprocessor"></span><span class="comment">/* [RW 2] QM byte swapping mode configuration for master read requests */</span>
<a name="l02129"></a>02129 <span class="preprocessor">#define PXP2_REG_RD_QM_SWAP_MODE                 0x1203f8</span>
<a name="l02130"></a>02130 <span class="preprocessor"></span><span class="comment">/* [R 7] Debug only: The SR counter - number of unused sub request ids */</span>
<a name="l02131"></a>02131 <span class="preprocessor">#define PXP2_REG_RD_SR_CNT                   0x120414</span>
<a name="l02132"></a>02132 <span class="preprocessor"></span><span class="comment">/* [RW 2] SRC byte swapping mode configuration for master read requests */</span>
<a name="l02133"></a>02133 <span class="preprocessor">#define PXP2_REG_RD_SRC_SWAP_MODE                0x120400</span>
<a name="l02134"></a>02134 <span class="preprocessor"></span><span class="comment">/* [RW 7] Debug only: Total number of available PCI read sub-requests. Must</span>
<a name="l02135"></a>02135 <span class="comment">   be bigger than 1. Normally should not be changed. */</span>
<a name="l02136"></a>02136 <span class="preprocessor">#define PXP2_REG_RD_SR_NUM_CFG                   0x120408</span>
<a name="l02137"></a>02137 <span class="preprocessor"></span><span class="comment">/* [RW 1] Signals the PSWRD block to start initializing internal memories */</span>
<a name="l02138"></a>02138 <span class="preprocessor">#define PXP2_REG_RD_START_INIT                   0x12036c</span>
<a name="l02139"></a>02139 <span class="preprocessor"></span><span class="comment">/* [RW 2] TM byte swapping mode configuration for master read requests */</span>
<a name="l02140"></a>02140 <span class="preprocessor">#define PXP2_REG_RD_TM_SWAP_MODE                 0x1203fc</span>
<a name="l02141"></a>02141 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ0 write requests */</span>
<a name="l02142"></a>02142 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD0                   0x1201bc</span>
<a name="l02143"></a>02143 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ12 read requests */</span>
<a name="l02144"></a>02144 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD12                  0x1201ec</span>
<a name="l02145"></a>02145 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ13 read requests */</span>
<a name="l02146"></a>02146 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD13                  0x1201f0</span>
<a name="l02147"></a>02147 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ14 read requests */</span>
<a name="l02148"></a>02148 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD14                  0x1201f4</span>
<a name="l02149"></a>02149 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ15 read requests */</span>
<a name="l02150"></a>02150 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD15                  0x1201f8</span>
<a name="l02151"></a>02151 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ16 read requests */</span>
<a name="l02152"></a>02152 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD16                  0x1201fc</span>
<a name="l02153"></a>02153 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ17 read requests */</span>
<a name="l02154"></a>02154 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD17                  0x120200</span>
<a name="l02155"></a>02155 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ18 read requests */</span>
<a name="l02156"></a>02156 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD18                  0x120204</span>
<a name="l02157"></a>02157 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ19 read requests */</span>
<a name="l02158"></a>02158 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD19                  0x120208</span>
<a name="l02159"></a>02159 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ20 read requests */</span>
<a name="l02160"></a>02160 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD20                  0x12020c</span>
<a name="l02161"></a>02161 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ22 read requests */</span>
<a name="l02162"></a>02162 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD22                  0x120210</span>
<a name="l02163"></a>02163 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ23 read requests */</span>
<a name="l02164"></a>02164 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD23                  0x120214</span>
<a name="l02165"></a>02165 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ24 read requests */</span>
<a name="l02166"></a>02166 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD24                  0x120218</span>
<a name="l02167"></a>02167 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ25 read requests */</span>
<a name="l02168"></a>02168 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD25                  0x12021c</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ26 read requests */</span>
<a name="l02170"></a>02170 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD26                  0x120220</span>
<a name="l02171"></a>02171 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ27 read requests */</span>
<a name="l02172"></a>02172 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD27                  0x120224</span>
<a name="l02173"></a>02173 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ4 read requests */</span>
<a name="l02174"></a>02174 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD4                   0x1201cc</span>
<a name="l02175"></a>02175 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ5 read requests */</span>
<a name="l02176"></a>02176 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_ADD5                   0x1201d0</span>
<a name="l02177"></a>02177 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ0 Read requests */</span>
<a name="l02178"></a>02178 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L0                     0x1202ac</span>
<a name="l02179"></a>02179 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ12 Read requests */</span>
<a name="l02180"></a>02180 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L12                    0x1202dc</span>
<a name="l02181"></a>02181 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ13 Read requests */</span>
<a name="l02182"></a>02182 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L13                    0x1202e0</span>
<a name="l02183"></a>02183 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ14 Read requests */</span>
<a name="l02184"></a>02184 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L14                    0x1202e4</span>
<a name="l02185"></a>02185 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ15 Read requests */</span>
<a name="l02186"></a>02186 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L15                    0x1202e8</span>
<a name="l02187"></a>02187 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ16 Read requests */</span>
<a name="l02188"></a>02188 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L16                    0x1202ec</span>
<a name="l02189"></a>02189 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ17 Read requests */</span>
<a name="l02190"></a>02190 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L17                    0x1202f0</span>
<a name="l02191"></a>02191 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ18 Read requests */</span>
<a name="l02192"></a>02192 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L18                    0x1202f4</span>
<a name="l02193"></a>02193 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ19 Read requests */</span>
<a name="l02194"></a>02194 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L19                    0x1202f8</span>
<a name="l02195"></a>02195 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ20 Read requests */</span>
<a name="l02196"></a>02196 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L20                    0x1202fc</span>
<a name="l02197"></a>02197 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ22 Read requests */</span>
<a name="l02198"></a>02198 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L22                    0x120300</span>
<a name="l02199"></a>02199 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ23 Read requests */</span>
<a name="l02200"></a>02200 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L23                    0x120304</span>
<a name="l02201"></a>02201 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ24 Read requests */</span>
<a name="l02202"></a>02202 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L24                    0x120308</span>
<a name="l02203"></a>02203 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ25 Read requests */</span>
<a name="l02204"></a>02204 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L25                    0x12030c</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ26 Read requests */</span>
<a name="l02206"></a>02206 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L26                    0x120310</span>
<a name="l02207"></a>02207 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ27 Read requests */</span>
<a name="l02208"></a>02208 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L27                    0x120314</span>
<a name="l02209"></a>02209 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ4 Read requests */</span>
<a name="l02210"></a>02210 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L4                     0x1202bc</span>
<a name="l02211"></a>02211 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ5 Read- currently not used */</span>
<a name="l02212"></a>02212 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_L5                     0x1202c0</span>
<a name="l02213"></a>02213 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ0 read requests */</span>
<a name="l02214"></a>02214 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND0                0x120234</span>
<a name="l02215"></a>02215 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ12 read requests */</span>
<a name="l02216"></a>02216 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND12               0x120264</span>
<a name="l02217"></a>02217 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ13 read requests */</span>
<a name="l02218"></a>02218 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND13               0x120268</span>
<a name="l02219"></a>02219 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ14 read requests */</span>
<a name="l02220"></a>02220 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND14               0x12026c</span>
<a name="l02221"></a>02221 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ15 read requests */</span>
<a name="l02222"></a>02222 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND15               0x120270</span>
<a name="l02223"></a>02223 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ16 read requests */</span>
<a name="l02224"></a>02224 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND16               0x120274</span>
<a name="l02225"></a>02225 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ17 read requests */</span>
<a name="l02226"></a>02226 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND17               0x120278</span>
<a name="l02227"></a>02227 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ18 read requests */</span>
<a name="l02228"></a>02228 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND18               0x12027c</span>
<a name="l02229"></a>02229 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ19 read requests */</span>
<a name="l02230"></a>02230 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND19               0x120280</span>
<a name="l02231"></a>02231 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ20 read requests */</span>
<a name="l02232"></a>02232 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND20               0x120284</span>
<a name="l02233"></a>02233 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ22 read requests */</span>
<a name="l02234"></a>02234 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND22               0x120288</span>
<a name="l02235"></a>02235 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ23 read requests */</span>
<a name="l02236"></a>02236 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND23               0x12028c</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ24 read requests */</span>
<a name="l02238"></a>02238 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND24               0x120290</span>
<a name="l02239"></a>02239 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ25 read requests */</span>
<a name="l02240"></a>02240 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND25               0x120294</span>
<a name="l02241"></a>02241 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ26 read requests */</span>
<a name="l02242"></a>02242 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND26               0x120298</span>
<a name="l02243"></a>02243 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ27 read requests */</span>
<a name="l02244"></a>02244 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND27               0x12029c</span>
<a name="l02245"></a>02245 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ4 read requests */</span>
<a name="l02246"></a>02246 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND4                0x120244</span>
<a name="l02247"></a>02247 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ5 read requests */</span>
<a name="l02248"></a>02248 <span class="preprocessor">#define PXP2_REG_RQ_BW_RD_UBOUND5                0x120248</span>
<a name="l02249"></a>02249 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ29 write requests */</span>
<a name="l02250"></a>02250 <span class="preprocessor">#define PXP2_REG_RQ_BW_WR_ADD29                  0x12022c</span>
<a name="l02251"></a>02251 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth addition to VQ30 write requests */</span>
<a name="l02252"></a>02252 <span class="preprocessor">#define PXP2_REG_RQ_BW_WR_ADD30                  0x120230</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ29 Write requests */</span>
<a name="l02254"></a>02254 <span class="preprocessor">#define PXP2_REG_RQ_BW_WR_L29                    0x12031c</span>
<a name="l02255"></a>02255 <span class="preprocessor"></span><span class="comment">/* [RW 10] Bandwidth Typical L for VQ30 Write requests */</span>
<a name="l02256"></a>02256 <span class="preprocessor">#define PXP2_REG_RQ_BW_WR_L30                    0x120320</span>
<a name="l02257"></a>02257 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ29 */</span>
<a name="l02258"></a>02258 <span class="preprocessor">#define PXP2_REG_RQ_BW_WR_UBOUND29               0x1202a4</span>
<a name="l02259"></a>02259 <span class="preprocessor"></span><span class="comment">/* [RW 7] Bandwidth upper bound for VQ30 */</span>
<a name="l02260"></a>02260 <span class="preprocessor">#define PXP2_REG_RQ_BW_WR_UBOUND30               0x1202a8</span>
<a name="l02261"></a>02261 <span class="preprocessor"></span><span class="comment">/* [RW 18] external first_mem_addr field in L2P table for CDU module port 0 */</span>
<a name="l02262"></a>02262 <span class="preprocessor">#define PXP2_REG_RQ_CDU0_EFIRST_MEM_ADDR             0x120008</span>
<a name="l02263"></a>02263 <span class="preprocessor"></span><span class="comment">/* [RW 2] Endian mode for cdu */</span>
<a name="l02264"></a>02264 <span class="preprocessor">#define PXP2_REG_RQ_CDU_ENDIAN_M                 0x1201a0</span>
<a name="l02265"></a>02265 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_RQ_CDU_FIRST_ILT                0x12061c</span>
<a name="l02266"></a>02266 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_RQ_CDU_LAST_ILT                 0x120620</span>
<a name="l02267"></a>02267 <span class="preprocessor"></span><span class="comment">/* [RW 3] page size in L2P table for CDU module; -4k; -8k; -16k; -32k; -64k;</span>
<a name="l02268"></a>02268 <span class="comment">   -128k */</span>
<a name="l02269"></a>02269 <span class="preprocessor">#define PXP2_REG_RQ_CDU_P_SIZE                   0x120018</span>
<a name="l02270"></a>02270 <span class="preprocessor"></span><span class="comment">/* [R 1] 1&#39; indicates that the requester has finished its internal</span>
<a name="l02271"></a>02271 <span class="comment">   configuration */</span>
<a name="l02272"></a>02272 <span class="preprocessor">#define PXP2_REG_RQ_CFG_DONE                     0x1201b4</span>
<a name="l02273"></a>02273 <span class="preprocessor"></span><span class="comment">/* [RW 2] Endian mode for debug */</span>
<a name="l02274"></a>02274 <span class="preprocessor">#define PXP2_REG_RQ_DBG_ENDIAN_M                 0x1201a4</span>
<a name="l02275"></a>02275 <span class="preprocessor"></span><span class="comment">/* [RW 1] When &#39;1&#39;; requests will enter input buffers but wont get out</span>
<a name="l02276"></a>02276 <span class="comment">   towards the glue */</span>
<a name="l02277"></a>02277 <span class="preprocessor">#define PXP2_REG_RQ_DISABLE_INPUTS               0x120330</span>
<a name="l02278"></a>02278 <span class="preprocessor"></span><span class="comment">/* [RW 1] 1 - SR will be aligned by 64B; 0 - SR will be aligned by 8B */</span>
<a name="l02279"></a>02279 <span class="preprocessor">#define PXP2_REG_RQ_DRAM_ALIGN                   0x1205b0</span>
<a name="l02280"></a>02280 <span class="preprocessor"></span><span class="comment">/* [RW 1] If 1 ILT failiue will not result in ELT access; An interrupt will</span>
<a name="l02281"></a>02281 <span class="comment">   be asserted */</span>
<a name="l02282"></a>02282 <span class="preprocessor">#define PXP2_REG_RQ_ELT_DISABLE                  0x12066c</span>
<a name="l02283"></a>02283 <span class="preprocessor"></span><span class="comment">/* [RW 2] Endian mode for hc */</span>
<a name="l02284"></a>02284 <span class="preprocessor">#define PXP2_REG_RQ_HC_ENDIAN_M                  0x1201a8</span>
<a name="l02285"></a>02285 <span class="preprocessor"></span><span class="comment">/* [RW 1] when &#39;0&#39; ILT logic will work as in A0; otherwise B0; for back</span>
<a name="l02286"></a>02286 <span class="comment">   compatibility needs; Note that different registers are used per mode */</span>
<a name="l02287"></a>02287 <span class="preprocessor">#define PXP2_REG_RQ_ILT_MODE                     0x1205b4</span>
<a name="l02288"></a>02288 <span class="preprocessor"></span><span class="comment">/* [WB 53] Onchip address table */</span>
<a name="l02289"></a>02289 <span class="preprocessor">#define PXP2_REG_RQ_ONCHIP_AT                    0x122000</span>
<a name="l02290"></a>02290 <span class="preprocessor"></span><span class="comment">/* [WB 53] Onchip address table - B0 */</span>
<a name="l02291"></a>02291 <span class="preprocessor">#define PXP2_REG_RQ_ONCHIP_AT_B0                 0x128000</span>
<a name="l02292"></a>02292 <span class="preprocessor"></span><span class="comment">/* [RW 13] Pending read limiter threshold; in Dwords */</span>
<a name="l02293"></a>02293 <span class="preprocessor">#define PXP2_REG_RQ_PDR_LIMIT                    0x12033c</span>
<a name="l02294"></a>02294 <span class="preprocessor"></span><span class="comment">/* [RW 2] Endian mode for qm */</span>
<a name="l02295"></a>02295 <span class="preprocessor">#define PXP2_REG_RQ_QM_ENDIAN_M                  0x120194</span>
<a name="l02296"></a>02296 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_RQ_QM_FIRST_ILT                 0x120634</span>
<a name="l02297"></a>02297 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_RQ_QM_LAST_ILT                  0x120638</span>
<a name="l02298"></a>02298 <span class="preprocessor"></span><span class="comment">/* [RW 3] page size in L2P table for QM module; -4k; -8k; -16k; -32k; -64k;</span>
<a name="l02299"></a>02299 <span class="comment">   -128k */</span>
<a name="l02300"></a>02300 <span class="preprocessor">#define PXP2_REG_RQ_QM_P_SIZE                    0x120050</span>
<a name="l02301"></a>02301 <span class="preprocessor"></span><span class="comment">/* [RW 1] 1&#39; indicates that the RBC has finished configuring the PSWRQ */</span>
<a name="l02302"></a>02302 <span class="preprocessor">#define PXP2_REG_RQ_RBC_DONE                     0x1201b0</span>
<a name="l02303"></a>02303 <span class="preprocessor"></span><span class="comment">/* [RW 3] Max burst size filed for read requests port 0; 000 - 128B;</span>
<a name="l02304"></a>02304 <span class="comment">   001:256B; 010: 512B; 11:1K:100:2K; 01:4K */</span>
<a name="l02305"></a>02305 <span class="preprocessor">#define PXP2_REG_RQ_RD_MBS0                  0x120160</span>
<a name="l02306"></a>02306 <span class="preprocessor"></span><span class="comment">/* [RW 3] Max burst size filed for read requests port 1; 000 - 128B;</span>
<a name="l02307"></a>02307 <span class="comment">   001:256B; 010: 512B; 11:1K:100:2K; 01:4K */</span>
<a name="l02308"></a>02308 <span class="preprocessor">#define PXP2_REG_RQ_RD_MBS1                  0x120168</span>
<a name="l02309"></a>02309 <span class="preprocessor"></span><span class="comment">/* [RW 2] Endian mode for src */</span>
<a name="l02310"></a>02310 <span class="preprocessor">#define PXP2_REG_RQ_SRC_ENDIAN_M                 0x12019c</span>
<a name="l02311"></a>02311 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_RQ_SRC_FIRST_ILT                0x12063c</span>
<a name="l02312"></a>02312 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_RQ_SRC_LAST_ILT                 0x120640</span>
<a name="l02313"></a>02313 <span class="preprocessor"></span><span class="comment">/* [RW 3] page size in L2P table for SRC module; -4k; -8k; -16k; -32k; -64k;</span>
<a name="l02314"></a>02314 <span class="comment">   -128k */</span>
<a name="l02315"></a>02315 <span class="preprocessor">#define PXP2_REG_RQ_SRC_P_SIZE                   0x12006c</span>
<a name="l02316"></a>02316 <span class="preprocessor"></span><span class="comment">/* [RW 2] Endian mode for tm */</span>
<a name="l02317"></a>02317 <span class="preprocessor">#define PXP2_REG_RQ_TM_ENDIAN_M                  0x120198</span>
<a name="l02318"></a>02318 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_RQ_TM_FIRST_ILT                 0x120644</span>
<a name="l02319"></a>02319 <span class="preprocessor"></span><span class="preprocessor">#define PXP2_REG_RQ_TM_LAST_ILT                  0x120648</span>
<a name="l02320"></a>02320 <span class="preprocessor"></span><span class="comment">/* [RW 3] page size in L2P table for TM module; -4k; -8k; -16k; -32k; -64k;</span>
<a name="l02321"></a>02321 <span class="comment">   -128k */</span>
<a name="l02322"></a>02322 <span class="preprocessor">#define PXP2_REG_RQ_TM_P_SIZE                    0x120034</span>
<a name="l02323"></a>02323 <span class="preprocessor"></span><span class="comment">/* [R 5] Number of entries in the ufifo; his fifo has l2p completions */</span>
<a name="l02324"></a>02324 <span class="preprocessor">#define PXP2_REG_RQ_UFIFO_NUM_OF_ENTRY               0x12080c</span>
<a name="l02325"></a>02325 <span class="preprocessor"></span><span class="comment">/* [RW 18] external first_mem_addr field in L2P table for USDM module port 0 */</span>
<a name="l02326"></a>02326 <span class="preprocessor">#define PXP2_REG_RQ_USDM0_EFIRST_MEM_ADDR            0x120094</span>
<a name="l02327"></a>02327 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 0 in pswrq memory */</span>
<a name="l02328"></a>02328 <span class="preprocessor">#define PXP2_REG_RQ_VQ0_ENTRY_CNT                0x120810</span>
<a name="l02329"></a>02329 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 10 in pswrq memory */</span>
<a name="l02330"></a>02330 <span class="preprocessor">#define PXP2_REG_RQ_VQ10_ENTRY_CNT               0x120818</span>
<a name="l02331"></a>02331 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 11 in pswrq memory */</span>
<a name="l02332"></a>02332 <span class="preprocessor">#define PXP2_REG_RQ_VQ11_ENTRY_CNT               0x120820</span>
<a name="l02333"></a>02333 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 12 in pswrq memory */</span>
<a name="l02334"></a>02334 <span class="preprocessor">#define PXP2_REG_RQ_VQ12_ENTRY_CNT               0x120828</span>
<a name="l02335"></a>02335 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 13 in pswrq memory */</span>
<a name="l02336"></a>02336 <span class="preprocessor">#define PXP2_REG_RQ_VQ13_ENTRY_CNT               0x120830</span>
<a name="l02337"></a>02337 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 14 in pswrq memory */</span>
<a name="l02338"></a>02338 <span class="preprocessor">#define PXP2_REG_RQ_VQ14_ENTRY_CNT               0x120838</span>
<a name="l02339"></a>02339 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 15 in pswrq memory */</span>
<a name="l02340"></a>02340 <span class="preprocessor">#define PXP2_REG_RQ_VQ15_ENTRY_CNT               0x120840</span>
<a name="l02341"></a>02341 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 16 in pswrq memory */</span>
<a name="l02342"></a>02342 <span class="preprocessor">#define PXP2_REG_RQ_VQ16_ENTRY_CNT               0x120848</span>
<a name="l02343"></a>02343 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 17 in pswrq memory */</span>
<a name="l02344"></a>02344 <span class="preprocessor">#define PXP2_REG_RQ_VQ17_ENTRY_CNT               0x120850</span>
<a name="l02345"></a>02345 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 18 in pswrq memory */</span>
<a name="l02346"></a>02346 <span class="preprocessor">#define PXP2_REG_RQ_VQ18_ENTRY_CNT               0x120858</span>
<a name="l02347"></a>02347 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 19 in pswrq memory */</span>
<a name="l02348"></a>02348 <span class="preprocessor">#define PXP2_REG_RQ_VQ19_ENTRY_CNT               0x120860</span>
<a name="l02349"></a>02349 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 1 in pswrq memory */</span>
<a name="l02350"></a>02350 <span class="preprocessor">#define PXP2_REG_RQ_VQ1_ENTRY_CNT                0x120868</span>
<a name="l02351"></a>02351 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 20 in pswrq memory */</span>
<a name="l02352"></a>02352 <span class="preprocessor">#define PXP2_REG_RQ_VQ20_ENTRY_CNT               0x120870</span>
<a name="l02353"></a>02353 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 21 in pswrq memory */</span>
<a name="l02354"></a>02354 <span class="preprocessor">#define PXP2_REG_RQ_VQ21_ENTRY_CNT               0x120878</span>
<a name="l02355"></a>02355 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 22 in pswrq memory */</span>
<a name="l02356"></a>02356 <span class="preprocessor">#define PXP2_REG_RQ_VQ22_ENTRY_CNT               0x120880</span>
<a name="l02357"></a>02357 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 23 in pswrq memory */</span>
<a name="l02358"></a>02358 <span class="preprocessor">#define PXP2_REG_RQ_VQ23_ENTRY_CNT               0x120888</span>
<a name="l02359"></a>02359 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 24 in pswrq memory */</span>
<a name="l02360"></a>02360 <span class="preprocessor">#define PXP2_REG_RQ_VQ24_ENTRY_CNT               0x120890</span>
<a name="l02361"></a>02361 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 25 in pswrq memory */</span>
<a name="l02362"></a>02362 <span class="preprocessor">#define PXP2_REG_RQ_VQ25_ENTRY_CNT               0x120898</span>
<a name="l02363"></a>02363 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 26 in pswrq memory */</span>
<a name="l02364"></a>02364 <span class="preprocessor">#define PXP2_REG_RQ_VQ26_ENTRY_CNT               0x1208a0</span>
<a name="l02365"></a>02365 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 27 in pswrq memory */</span>
<a name="l02366"></a>02366 <span class="preprocessor">#define PXP2_REG_RQ_VQ27_ENTRY_CNT               0x1208a8</span>
<a name="l02367"></a>02367 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 28 in pswrq memory */</span>
<a name="l02368"></a>02368 <span class="preprocessor">#define PXP2_REG_RQ_VQ28_ENTRY_CNT               0x1208b0</span>
<a name="l02369"></a>02369 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 29 in pswrq memory */</span>
<a name="l02370"></a>02370 <span class="preprocessor">#define PXP2_REG_RQ_VQ29_ENTRY_CNT               0x1208b8</span>
<a name="l02371"></a>02371 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 2 in pswrq memory */</span>
<a name="l02372"></a>02372 <span class="preprocessor">#define PXP2_REG_RQ_VQ2_ENTRY_CNT                0x1208c0</span>
<a name="l02373"></a>02373 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 30 in pswrq memory */</span>
<a name="l02374"></a>02374 <span class="preprocessor">#define PXP2_REG_RQ_VQ30_ENTRY_CNT               0x1208c8</span>
<a name="l02375"></a>02375 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 31 in pswrq memory */</span>
<a name="l02376"></a>02376 <span class="preprocessor">#define PXP2_REG_RQ_VQ31_ENTRY_CNT               0x1208d0</span>
<a name="l02377"></a>02377 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 3 in pswrq memory */</span>
<a name="l02378"></a>02378 <span class="preprocessor">#define PXP2_REG_RQ_VQ3_ENTRY_CNT                0x1208d8</span>
<a name="l02379"></a>02379 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 4 in pswrq memory */</span>
<a name="l02380"></a>02380 <span class="preprocessor">#define PXP2_REG_RQ_VQ4_ENTRY_CNT                0x1208e0</span>
<a name="l02381"></a>02381 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 5 in pswrq memory */</span>
<a name="l02382"></a>02382 <span class="preprocessor">#define PXP2_REG_RQ_VQ5_ENTRY_CNT                0x1208e8</span>
<a name="l02383"></a>02383 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 6 in pswrq memory */</span>
<a name="l02384"></a>02384 <span class="preprocessor">#define PXP2_REG_RQ_VQ6_ENTRY_CNT                0x1208f0</span>
<a name="l02385"></a>02385 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 7 in pswrq memory */</span>
<a name="l02386"></a>02386 <span class="preprocessor">#define PXP2_REG_RQ_VQ7_ENTRY_CNT                0x1208f8</span>
<a name="l02387"></a>02387 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 8 in pswrq memory */</span>
<a name="l02388"></a>02388 <span class="preprocessor">#define PXP2_REG_RQ_VQ8_ENTRY_CNT                0x120900</span>
<a name="l02389"></a>02389 <span class="preprocessor"></span><span class="comment">/* [R 8] Number of entries occupied by vq 9 in pswrq memory */</span>
<a name="l02390"></a>02390 <span class="preprocessor">#define PXP2_REG_RQ_VQ9_ENTRY_CNT                0x120908</span>
<a name="l02391"></a>02391 <span class="preprocessor"></span><span class="comment">/* [RW 3] Max burst size filed for write requests port 0; 000 - 128B;</span>
<a name="l02392"></a>02392 <span class="comment">   001:256B; 010: 512B; */</span>
<a name="l02393"></a>02393 <span class="preprocessor">#define PXP2_REG_RQ_WR_MBS0                  0x12015c</span>
<a name="l02394"></a>02394 <span class="preprocessor"></span><span class="comment">/* [RW 3] Max burst size filed for write requests port 1; 000 - 128B;</span>
<a name="l02395"></a>02395 <span class="comment">   001:256B; 010: 512B; */</span>
<a name="l02396"></a>02396 <span class="preprocessor">#define PXP2_REG_RQ_WR_MBS1                  0x120164</span>
<a name="l02397"></a>02397 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02398"></a>02398 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02399"></a>02399 <span class="preprocessor">#define PXP2_REG_WR_CDU_MPS                  0x1205f0</span>
<a name="l02400"></a>02400 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02401"></a>02401 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02402"></a>02402 <span class="preprocessor">#define PXP2_REG_WR_CSDM_MPS                     0x1205d0</span>
<a name="l02403"></a>02403 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02404"></a>02404 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02405"></a>02405 <span class="preprocessor">#define PXP2_REG_WR_DBG_MPS                  0x1205e8</span>
<a name="l02406"></a>02406 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02407"></a>02407 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02408"></a>02408 <span class="preprocessor">#define PXP2_REG_WR_DMAE_MPS                     0x1205ec</span>
<a name="l02409"></a>02409 <span class="preprocessor"></span><span class="comment">/* [RW 10] if Number of entries in dmae fifo will be higher than this</span>
<a name="l02410"></a>02410 <span class="comment">   threshold then has_payload indication will be asserted; the default value</span>
<a name="l02411"></a>02411 <span class="comment">   should be equal to &amp;gt;  write MBS size! */</span>
<a name="l02412"></a>02412 <span class="preprocessor">#define PXP2_REG_WR_DMAE_TH                  0x120368</span>
<a name="l02413"></a>02413 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02414"></a>02414 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02415"></a>02415 <span class="preprocessor">#define PXP2_REG_WR_HC_MPS                   0x1205c8</span>
<a name="l02416"></a>02416 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02417"></a>02417 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02418"></a>02418 <span class="preprocessor">#define PXP2_REG_WR_QM_MPS                   0x1205dc</span>
<a name="l02419"></a>02419 <span class="preprocessor"></span><span class="comment">/* [RW 1] 0 - working in A0 mode;  - working in B0 mode */</span>
<a name="l02420"></a>02420 <span class="preprocessor">#define PXP2_REG_WR_REV_MODE                     0x120670</span>
<a name="l02421"></a>02421 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02422"></a>02422 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02423"></a>02423 <span class="preprocessor">#define PXP2_REG_WR_SRC_MPS                  0x1205e4</span>
<a name="l02424"></a>02424 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02425"></a>02425 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02426"></a>02426 <span class="preprocessor">#define PXP2_REG_WR_TM_MPS                   0x1205e0</span>
<a name="l02427"></a>02427 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02428"></a>02428 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02429"></a>02429 <span class="preprocessor">#define PXP2_REG_WR_TSDM_MPS                     0x1205d4</span>
<a name="l02430"></a>02430 <span class="preprocessor"></span><span class="comment">/* [RW 10] if Number of entries in usdmdp fifo will be higher than this</span>
<a name="l02431"></a>02431 <span class="comment">   threshold then has_payload indication will be asserted; the default value</span>
<a name="l02432"></a>02432 <span class="comment">   should be equal to &amp;gt;  write MBS size! */</span>
<a name="l02433"></a>02433 <span class="preprocessor">#define PXP2_REG_WR_USDMDP_TH                    0x120348</span>
<a name="l02434"></a>02434 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02435"></a>02435 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02436"></a>02436 <span class="preprocessor">#define PXP2_REG_WR_USDM_MPS                     0x1205cc</span>
<a name="l02437"></a>02437 <span class="preprocessor"></span><span class="comment">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<a name="l02438"></a>02438 <span class="comment">   buffer reaches this number has_payload will be asserted */</span>
<a name="l02439"></a>02439 <span class="preprocessor">#define PXP2_REG_WR_XSDM_MPS                     0x1205d8</span>
<a name="l02440"></a>02440 <span class="preprocessor"></span><span class="comment">/* [R 1] debug only: Indication if PSWHST arbiter is idle */</span>
<a name="l02441"></a>02441 <span class="preprocessor">#define PXP_REG_HST_ARB_IS_IDLE                  0x103004</span>
<a name="l02442"></a>02442 <span class="preprocessor"></span><span class="comment">/* [R 8] debug only: A bit mask for all PSWHST arbiter clients. &#39;1&#39; means</span>
<a name="l02443"></a>02443 <span class="comment">   this client is waiting for the arbiter. */</span>
<a name="l02444"></a>02444 <span class="preprocessor">#define PXP_REG_HST_CLIENTS_WAITING_TO_ARB           0x103008</span>
<a name="l02445"></a>02445 <span class="preprocessor"></span><span class="comment">/* [R 1] debug only: &#39;1&#39; means this PSWHST is discarding doorbells. This bit</span>
<a name="l02446"></a>02446 <span class="comment">   should update accoring to &#39;hst_discard_doorbells&#39; register when the state</span>
<a name="l02447"></a>02447 <span class="comment">   machine is idle */</span>
<a name="l02448"></a>02448 <span class="preprocessor">#define PXP_REG_HST_DISCARD_DOORBELLS_STATUS             0x1030a0</span>
<a name="l02449"></a>02449 <span class="preprocessor"></span><span class="comment">/* [R 6] debug only: A bit mask for all PSWHST internal write clients. &#39;1&#39;</span>
<a name="l02450"></a>02450 <span class="comment">   means this PSWHST is discarding inputs from this client. Each bit should</span>
<a name="l02451"></a>02451 <span class="comment">   update accoring to &#39;hst_discard_internal_writes&#39; register when the state</span>
<a name="l02452"></a>02452 <span class="comment">   machine is idle. */</span>
<a name="l02453"></a>02453 <span class="preprocessor">#define PXP_REG_HST_DISCARD_INTERNAL_WRITES_STATUS       0x10309c</span>
<a name="l02454"></a>02454 <span class="preprocessor"></span><span class="comment">/* [WB 160] Used for initialization of the inbound interrupts memory */</span>
<a name="l02455"></a>02455 <span class="preprocessor">#define PXP_REG_HST_INBOUND_INT                  0x103800</span>
<a name="l02456"></a>02456 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l02457"></a>02457 <span class="preprocessor">#define PXP_REG_PXP_INT_MASK_0                   0x103074</span>
<a name="l02458"></a>02458 <span class="preprocessor"></span><span class="preprocessor">#define PXP_REG_PXP_INT_MASK_1                   0x103084</span>
<a name="l02459"></a>02459 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l02460"></a>02460 <span class="preprocessor">#define PXP_REG_PXP_INT_STS_0                    0x103068</span>
<a name="l02461"></a>02461 <span class="preprocessor"></span><span class="preprocessor">#define PXP_REG_PXP_INT_STS_1                    0x103078</span>
<a name="l02462"></a>02462 <span class="preprocessor"></span><span class="comment">/* [RC 32] Interrupt register #0 read clear */</span>
<a name="l02463"></a>02463 <span class="preprocessor">#define PXP_REG_PXP_INT_STS_CLR_0                0x10306c</span>
<a name="l02464"></a>02464 <span class="preprocessor"></span><span class="comment">/* [RW 26] Parity mask register #0 read/write */</span>
<a name="l02465"></a>02465 <span class="preprocessor">#define PXP_REG_PXP_PRTY_MASK                    0x103094</span>
<a name="l02466"></a>02466 <span class="preprocessor"></span><span class="comment">/* [R 26] Parity register #0 read */</span>
<a name="l02467"></a>02467 <span class="preprocessor">#define PXP_REG_PXP_PRTY_STS                     0x103088</span>
<a name="l02468"></a>02468 <span class="preprocessor"></span><span class="comment">/* [RW 4] The activity counter initial increment value sent in the load</span>
<a name="l02469"></a>02469 <span class="comment">   request */</span>
<a name="l02470"></a>02470 <span class="preprocessor">#define QM_REG_ACTCTRINITVAL_0                   0x168040</span>
<a name="l02471"></a>02471 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_ACTCTRINITVAL_1                   0x168044</span>
<a name="l02472"></a>02472 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_ACTCTRINITVAL_2                   0x168048</span>
<a name="l02473"></a>02473 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_ACTCTRINITVAL_3                   0x16804c</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span><span class="comment">/* [RW 32] The base logical address (in bytes) of each physical queue. The</span>
<a name="l02475"></a>02475 <span class="comment">   index I represents the physical queue number. The 12 lsbs are ignore and</span>
<a name="l02476"></a>02476 <span class="comment">   considered zero so practically there are only 20 bits in this register;</span>
<a name="l02477"></a>02477 <span class="comment">   queues 63-0 */</span>
<a name="l02478"></a>02478 <span class="preprocessor">#define QM_REG_BASEADDR                      0x168900</span>
<a name="l02479"></a>02479 <span class="preprocessor"></span><span class="comment">/* [RW 32] The base logical address (in bytes) of each physical queue. The</span>
<a name="l02480"></a>02480 <span class="comment">   index I represents the physical queue number. The 12 lsbs are ignore and</span>
<a name="l02481"></a>02481 <span class="comment">   considered zero so practically there are only 20 bits in this register;</span>
<a name="l02482"></a>02482 <span class="comment">   queues 127-64 */</span>
<a name="l02483"></a>02483 <span class="preprocessor">#define QM_REG_BASEADDR_EXT_A                    0x16e100</span>
<a name="l02484"></a>02484 <span class="preprocessor"></span><span class="comment">/* [RW 16] The byte credit cost for each task. This value is for both ports */</span>
<a name="l02485"></a>02485 <span class="preprocessor">#define QM_REG_BYTECRDCOST                   0x168234</span>
<a name="l02486"></a>02486 <span class="preprocessor"></span><span class="comment">/* [RW 16] The initial byte credit value for both ports. */</span>
<a name="l02487"></a>02487 <span class="preprocessor">#define QM_REG_BYTECRDINITVAL                    0x168238</span>
<a name="l02488"></a>02488 <span class="preprocessor"></span><span class="comment">/* [RW 32] A bit per physical queue. If the bit is cleared then the physical</span>
<a name="l02489"></a>02489 <span class="comment">   queue uses port 0 else it uses port 1; queues 31-0 */</span>
<a name="l02490"></a>02490 <span class="preprocessor">#define QM_REG_BYTECRDPORT_LSB                   0x168228</span>
<a name="l02491"></a>02491 <span class="preprocessor"></span><span class="comment">/* [RW 32] A bit per physical queue. If the bit is cleared then the physical</span>
<a name="l02492"></a>02492 <span class="comment">   queue uses port 0 else it uses port 1; queues 95-64 */</span>
<a name="l02493"></a>02493 <span class="preprocessor">#define QM_REG_BYTECRDPORT_LSB_EXT_A                 0x16e520</span>
<a name="l02494"></a>02494 <span class="preprocessor"></span><span class="comment">/* [RW 32] A bit per physical queue. If the bit is cleared then the physical</span>
<a name="l02495"></a>02495 <span class="comment">   queue uses port 0 else it uses port 1; queues 63-32 */</span>
<a name="l02496"></a>02496 <span class="preprocessor">#define QM_REG_BYTECRDPORT_MSB                   0x168224</span>
<a name="l02497"></a>02497 <span class="preprocessor"></span><span class="comment">/* [RW 32] A bit per physical queue. If the bit is cleared then the physical</span>
<a name="l02498"></a>02498 <span class="comment">   queue uses port 0 else it uses port 1; queues 127-96 */</span>
<a name="l02499"></a>02499 <span class="preprocessor">#define QM_REG_BYTECRDPORT_MSB_EXT_A                 0x16e51c</span>
<a name="l02500"></a>02500 <span class="preprocessor"></span><span class="comment">/* [RW 16] The byte credit value that if above the QM is considered almost</span>
<a name="l02501"></a>02501 <span class="comment">   full */</span>
<a name="l02502"></a>02502 <span class="preprocessor">#define QM_REG_BYTECREDITAFULLTHR                0x168094</span>
<a name="l02503"></a>02503 <span class="preprocessor"></span><span class="comment">/* [RW 4] The initial credit for interface */</span>
<a name="l02504"></a>02504 <span class="preprocessor">#define QM_REG_CMINITCRD_0                   0x1680cc</span>
<a name="l02505"></a>02505 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINITCRD_1                   0x1680d0</span>
<a name="l02506"></a>02506 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINITCRD_2                   0x1680d4</span>
<a name="l02507"></a>02507 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINITCRD_3                   0x1680d8</span>
<a name="l02508"></a>02508 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINITCRD_4                   0x1680dc</span>
<a name="l02509"></a>02509 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINITCRD_5                   0x1680e0</span>
<a name="l02510"></a>02510 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINITCRD_6                   0x1680e4</span>
<a name="l02511"></a>02511 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINITCRD_7                   0x1680e8</span>
<a name="l02512"></a>02512 <span class="preprocessor"></span><span class="comment">/* [RW 8] A mask bit per CM interface. If this bit is 0 then this interface</span>
<a name="l02513"></a>02513 <span class="comment">   is masked */</span>
<a name="l02514"></a>02514 <span class="preprocessor">#define QM_REG_CMINTEN                       0x1680ec</span>
<a name="l02515"></a>02515 <span class="preprocessor"></span><span class="comment">/* [RW 12] A bit vector which indicates which one of the queues are tied to</span>
<a name="l02516"></a>02516 <span class="comment">   interface 0 */</span>
<a name="l02517"></a>02517 <span class="preprocessor">#define QM_REG_CMINTVOQMASK_0                    0x1681f4</span>
<a name="l02518"></a>02518 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINTVOQMASK_1                    0x1681f8</span>
<a name="l02519"></a>02519 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINTVOQMASK_2                    0x1681fc</span>
<a name="l02520"></a>02520 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINTVOQMASK_3                    0x168200</span>
<a name="l02521"></a>02521 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINTVOQMASK_4                    0x168204</span>
<a name="l02522"></a>02522 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINTVOQMASK_5                    0x168208</span>
<a name="l02523"></a>02523 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINTVOQMASK_6                    0x16820c</span>
<a name="l02524"></a>02524 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CMINTVOQMASK_7                    0x168210</span>
<a name="l02525"></a>02525 <span class="preprocessor"></span><span class="comment">/* [RW 20] The number of connections divided by 16 which dictates the size</span>
<a name="l02526"></a>02526 <span class="comment">   of each queue which belongs to even function number. */</span>
<a name="l02527"></a>02527 <span class="preprocessor">#define QM_REG_CONNNUM_0                     0x168020</span>
<a name="l02528"></a>02528 <span class="preprocessor"></span><span class="comment">/* [R 6] Keep the fill level of the fifo from write client 4 */</span>
<a name="l02529"></a>02529 <span class="preprocessor">#define QM_REG_CQM_WRC_FIFOLVL                   0x168018</span>
<a name="l02530"></a>02530 <span class="preprocessor"></span><span class="comment">/* [RW 8] The context regions sent in the CFC load request */</span>
<a name="l02531"></a>02531 <span class="preprocessor">#define QM_REG_CTXREG_0                      0x168030</span>
<a name="l02532"></a>02532 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CTXREG_1                      0x168034</span>
<a name="l02533"></a>02533 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CTXREG_2                      0x168038</span>
<a name="l02534"></a>02534 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_CTXREG_3                      0x16803c</span>
<a name="l02535"></a>02535 <span class="preprocessor"></span><span class="comment">/* [RW 12] The VOQ mask used to select the VOQs which needs to be full for</span>
<a name="l02536"></a>02536 <span class="comment">   bypass enable */</span>
<a name="l02537"></a>02537 <span class="preprocessor">#define QM_REG_ENBYPVOQMASK                  0x16823c</span>
<a name="l02538"></a>02538 <span class="preprocessor"></span><span class="comment">/* [RW 32] A bit mask per each physical queue. If a bit is set then the</span>
<a name="l02539"></a>02539 <span class="comment">   physical queue uses the byte credit; queues 31-0 */</span>
<a name="l02540"></a>02540 <span class="preprocessor">#define QM_REG_ENBYTECRD_LSB                     0x168220</span>
<a name="l02541"></a>02541 <span class="preprocessor"></span><span class="comment">/* [RW 32] A bit mask per each physical queue. If a bit is set then the</span>
<a name="l02542"></a>02542 <span class="comment">   physical queue uses the byte credit; queues 95-64 */</span>
<a name="l02543"></a>02543 <span class="preprocessor">#define QM_REG_ENBYTECRD_LSB_EXT_A               0x16e518</span>
<a name="l02544"></a>02544 <span class="preprocessor"></span><span class="comment">/* [RW 32] A bit mask per each physical queue. If a bit is set then the</span>
<a name="l02545"></a>02545 <span class="comment">   physical queue uses the byte credit; queues 63-32 */</span>
<a name="l02546"></a>02546 <span class="preprocessor">#define QM_REG_ENBYTECRD_MSB                     0x16821c</span>
<a name="l02547"></a>02547 <span class="preprocessor"></span><span class="comment">/* [RW 32] A bit mask per each physical queue. If a bit is set then the</span>
<a name="l02548"></a>02548 <span class="comment">   physical queue uses the byte credit; queues 127-96 */</span>
<a name="l02549"></a>02549 <span class="preprocessor">#define QM_REG_ENBYTECRD_MSB_EXT_A               0x16e514</span>
<a name="l02550"></a>02550 <span class="preprocessor"></span><span class="comment">/* [RW 4] If cleared then the secondary interface will not be served by the</span>
<a name="l02551"></a>02551 <span class="comment">   RR arbiter */</span>
<a name="l02552"></a>02552 <span class="preprocessor">#define QM_REG_ENSEC                         0x1680f0</span>
<a name="l02553"></a>02553 <span class="preprocessor"></span><span class="comment">/* [RW 32] NA */</span>
<a name="l02554"></a>02554 <span class="preprocessor">#define QM_REG_FUNCNUMSEL_LSB                    0x168230</span>
<a name="l02555"></a>02555 <span class="preprocessor"></span><span class="comment">/* [RW 32] NA */</span>
<a name="l02556"></a>02556 <span class="preprocessor">#define QM_REG_FUNCNUMSEL_MSB                    0x16822c</span>
<a name="l02557"></a>02557 <span class="preprocessor"></span><span class="comment">/* [RW 32] A mask register to mask the Almost empty signals which will not</span>
<a name="l02558"></a>02558 <span class="comment">   be use for the almost empty indication to the HW block; queues 31:0 */</span>
<a name="l02559"></a>02559 <span class="preprocessor">#define QM_REG_HWAEMPTYMASK_LSB                  0x168218</span>
<a name="l02560"></a>02560 <span class="preprocessor"></span><span class="comment">/* [RW 32] A mask register to mask the Almost empty signals which will not</span>
<a name="l02561"></a>02561 <span class="comment">   be use for the almost empty indication to the HW block; queues 95-64 */</span>
<a name="l02562"></a>02562 <span class="preprocessor">#define QM_REG_HWAEMPTYMASK_LSB_EXT_A                0x16e510</span>
<a name="l02563"></a>02563 <span class="preprocessor"></span><span class="comment">/* [RW 32] A mask register to mask the Almost empty signals which will not</span>
<a name="l02564"></a>02564 <span class="comment">   be use for the almost empty indication to the HW block; queues 63:32 */</span>
<a name="l02565"></a>02565 <span class="preprocessor">#define QM_REG_HWAEMPTYMASK_MSB                  0x168214</span>
<a name="l02566"></a>02566 <span class="preprocessor"></span><span class="comment">/* [RW 32] A mask register to mask the Almost empty signals which will not</span>
<a name="l02567"></a>02567 <span class="comment">   be use for the almost empty indication to the HW block; queues 127-96 */</span>
<a name="l02568"></a>02568 <span class="preprocessor">#define QM_REG_HWAEMPTYMASK_MSB_EXT_A                0x16e50c</span>
<a name="l02569"></a>02569 <span class="preprocessor"></span><span class="comment">/* [RW 4] The number of outstanding request to CFC */</span>
<a name="l02570"></a>02570 <span class="preprocessor">#define QM_REG_OUTLDREQ                      0x168804</span>
<a name="l02571"></a>02571 <span class="preprocessor"></span><span class="comment">/* [RC 1] A flag to indicate that overflow error occurred in one of the</span>
<a name="l02572"></a>02572 <span class="comment">   queues. */</span>
<a name="l02573"></a>02573 <span class="preprocessor">#define QM_REG_OVFERROR                      0x16805c</span>
<a name="l02574"></a>02574 <span class="preprocessor"></span><span class="comment">/* [RC 7] the Q were the qverflow occurs */</span>
<a name="l02575"></a>02575 <span class="preprocessor">#define QM_REG_OVFQNUM                       0x168058</span>
<a name="l02576"></a>02576 <span class="preprocessor"></span><span class="comment">/* [R 16] Pause state for physical queues 15-0 */</span>
<a name="l02577"></a>02577 <span class="preprocessor">#define QM_REG_PAUSESTATE0                   0x168410</span>
<a name="l02578"></a>02578 <span class="preprocessor"></span><span class="comment">/* [R 16] Pause state for physical queues 31-16 */</span>
<a name="l02579"></a>02579 <span class="preprocessor">#define QM_REG_PAUSESTATE1                   0x168414</span>
<a name="l02580"></a>02580 <span class="preprocessor"></span><span class="comment">/* [R 16] Pause state for physical queues 47-32 */</span>
<a name="l02581"></a>02581 <span class="preprocessor">#define QM_REG_PAUSESTATE2                   0x16e684</span>
<a name="l02582"></a>02582 <span class="preprocessor"></span><span class="comment">/* [R 16] Pause state for physical queues 63-48 */</span>
<a name="l02583"></a>02583 <span class="preprocessor">#define QM_REG_PAUSESTATE3                   0x16e688</span>
<a name="l02584"></a>02584 <span class="preprocessor"></span><span class="comment">/* [R 16] Pause state for physical queues 79-64 */</span>
<a name="l02585"></a>02585 <span class="preprocessor">#define QM_REG_PAUSESTATE4                   0x16e68c</span>
<a name="l02586"></a>02586 <span class="preprocessor"></span><span class="comment">/* [R 16] Pause state for physical queues 95-80 */</span>
<a name="l02587"></a>02587 <span class="preprocessor">#define QM_REG_PAUSESTATE5                   0x16e690</span>
<a name="l02588"></a>02588 <span class="preprocessor"></span><span class="comment">/* [R 16] Pause state for physical queues 111-96 */</span>
<a name="l02589"></a>02589 <span class="preprocessor">#define QM_REG_PAUSESTATE6                   0x16e694</span>
<a name="l02590"></a>02590 <span class="preprocessor"></span><span class="comment">/* [R 16] Pause state for physical queues 127-112 */</span>
<a name="l02591"></a>02591 <span class="preprocessor">#define QM_REG_PAUSESTATE7                   0x16e698</span>
<a name="l02592"></a>02592 <span class="preprocessor"></span><span class="comment">/* [RW 2] The PCI attributes field used in the PCI request. */</span>
<a name="l02593"></a>02593 <span class="preprocessor">#define QM_REG_PCIREQAT                      0x168054</span>
<a name="l02594"></a>02594 <span class="preprocessor"></span><span class="comment">/* [R 16] The byte credit of port 0 */</span>
<a name="l02595"></a>02595 <span class="preprocessor">#define QM_REG_PORT0BYTECRD                  0x168300</span>
<a name="l02596"></a>02596 <span class="preprocessor"></span><span class="comment">/* [R 16] The byte credit of port 1 */</span>
<a name="l02597"></a>02597 <span class="preprocessor">#define QM_REG_PORT1BYTECRD                  0x168304</span>
<a name="l02598"></a>02598 <span class="preprocessor"></span><span class="comment">/* [RW 3] pci function number of queues 15-0 */</span>
<a name="l02599"></a>02599 <span class="preprocessor">#define QM_REG_PQ2PCIFUNC_0                  0x16e6bc</span>
<a name="l02600"></a>02600 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_PQ2PCIFUNC_1                  0x16e6c0</span>
<a name="l02601"></a>02601 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_PQ2PCIFUNC_2                  0x16e6c4</span>
<a name="l02602"></a>02602 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_PQ2PCIFUNC_3                  0x16e6c8</span>
<a name="l02603"></a>02603 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_PQ2PCIFUNC_4                  0x16e6cc</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_PQ2PCIFUNC_5                  0x16e6d0</span>
<a name="l02605"></a>02605 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_PQ2PCIFUNC_6                  0x16e6d4</span>
<a name="l02606"></a>02606 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_PQ2PCIFUNC_7                  0x16e6d8</span>
<a name="l02607"></a>02607 <span class="preprocessor"></span><span class="comment">/* [WB 54] Pointer Table Memory for queues 63-0; The mapping is as follow:</span>
<a name="l02608"></a>02608 <span class="comment">   ptrtbl[53:30] read pointer; ptrtbl[29:6] write pointer; ptrtbl[5:4] read</span>
<a name="l02609"></a>02609 <span class="comment">   bank0; ptrtbl[3:2] read bank 1; ptrtbl[1:0] write bank; */</span>
<a name="l02610"></a>02610 <span class="preprocessor">#define QM_REG_PTRTBL                        0x168a00</span>
<a name="l02611"></a>02611 <span class="preprocessor"></span><span class="comment">/* [WB 54] Pointer Table Memory for queues 127-64; The mapping is as follow:</span>
<a name="l02612"></a>02612 <span class="comment">   ptrtbl[53:30] read pointer; ptrtbl[29:6] write pointer; ptrtbl[5:4] read</span>
<a name="l02613"></a>02613 <span class="comment">   bank0; ptrtbl[3:2] read bank 1; ptrtbl[1:0] write bank; */</span>
<a name="l02614"></a>02614 <span class="preprocessor">#define QM_REG_PTRTBL_EXT_A                  0x16e200</span>
<a name="l02615"></a>02615 <span class="preprocessor"></span><span class="comment">/* [RW 2] Interrupt mask register #0 read/write */</span>
<a name="l02616"></a>02616 <span class="preprocessor">#define QM_REG_QM_INT_MASK                   0x168444</span>
<a name="l02617"></a>02617 <span class="preprocessor"></span><span class="comment">/* [R 2] Interrupt register #0 read */</span>
<a name="l02618"></a>02618 <span class="preprocessor">#define QM_REG_QM_INT_STS                    0x168438</span>
<a name="l02619"></a>02619 <span class="preprocessor"></span><span class="comment">/* [RW 12] Parity mask register #0 read/write */</span>
<a name="l02620"></a>02620 <span class="preprocessor">#define QM_REG_QM_PRTY_MASK                  0x168454</span>
<a name="l02621"></a>02621 <span class="preprocessor"></span><span class="comment">/* [R 12] Parity register #0 read */</span>
<a name="l02622"></a>02622 <span class="preprocessor">#define QM_REG_QM_PRTY_STS                   0x168448</span>
<a name="l02623"></a>02623 <span class="preprocessor"></span><span class="comment">/* [R 32] Current queues in pipeline: Queues from 32 to 63 */</span>
<a name="l02624"></a>02624 <span class="preprocessor">#define QM_REG_QSTATUS_HIGH                  0x16802c</span>
<a name="l02625"></a>02625 <span class="preprocessor"></span><span class="comment">/* [R 32] Current queues in pipeline: Queues from 96 to 127 */</span>
<a name="l02626"></a>02626 <span class="preprocessor">#define QM_REG_QSTATUS_HIGH_EXT_A                0x16e408</span>
<a name="l02627"></a>02627 <span class="preprocessor"></span><span class="comment">/* [R 32] Current queues in pipeline: Queues from 0 to 31 */</span>
<a name="l02628"></a>02628 <span class="preprocessor">#define QM_REG_QSTATUS_LOW                   0x168028</span>
<a name="l02629"></a>02629 <span class="preprocessor"></span><span class="comment">/* [R 32] Current queues in pipeline: Queues from 64 to 95 */</span>
<a name="l02630"></a>02630 <span class="preprocessor">#define QM_REG_QSTATUS_LOW_EXT_A                 0x16e404</span>
<a name="l02631"></a>02631 <span class="preprocessor"></span><span class="comment">/* [R 24] The number of tasks queued for each queue; queues 63-0 */</span>
<a name="l02632"></a>02632 <span class="preprocessor">#define QM_REG_QTASKCTR_0                    0x168308</span>
<a name="l02633"></a>02633 <span class="preprocessor"></span><span class="comment">/* [R 24] The number of tasks queued for each queue; queues 127-64 */</span>
<a name="l02634"></a>02634 <span class="preprocessor">#define QM_REG_QTASKCTR_EXT_A_0                  0x16e584</span>
<a name="l02635"></a>02635 <span class="preprocessor"></span><span class="comment">/* [RW 4] Queue tied to VOQ */</span>
<a name="l02636"></a>02636 <span class="preprocessor">#define QM_REG_QVOQIDX_0                     0x1680f4</span>
<a name="l02637"></a>02637 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_10                    0x16811c</span>
<a name="l02638"></a>02638 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_100                   0x16e49c</span>
<a name="l02639"></a>02639 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_101                   0x16e4a0</span>
<a name="l02640"></a>02640 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_102                   0x16e4a4</span>
<a name="l02641"></a>02641 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_103                   0x16e4a8</span>
<a name="l02642"></a>02642 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_104                   0x16e4ac</span>
<a name="l02643"></a>02643 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_105                   0x16e4b0</span>
<a name="l02644"></a>02644 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_106                   0x16e4b4</span>
<a name="l02645"></a>02645 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_107                   0x16e4b8</span>
<a name="l02646"></a>02646 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_108                   0x16e4bc</span>
<a name="l02647"></a>02647 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_109                   0x16e4c0</span>
<a name="l02648"></a>02648 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_11                    0x168120</span>
<a name="l02649"></a>02649 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_110                   0x16e4c4</span>
<a name="l02650"></a>02650 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_111                   0x16e4c8</span>
<a name="l02651"></a>02651 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_112                   0x16e4cc</span>
<a name="l02652"></a>02652 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_113                   0x16e4d0</span>
<a name="l02653"></a>02653 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_114                   0x16e4d4</span>
<a name="l02654"></a>02654 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_115                   0x16e4d8</span>
<a name="l02655"></a>02655 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_116                   0x16e4dc</span>
<a name="l02656"></a>02656 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_117                   0x16e4e0</span>
<a name="l02657"></a>02657 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_118                   0x16e4e4</span>
<a name="l02658"></a>02658 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_119                   0x16e4e8</span>
<a name="l02659"></a>02659 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_12                    0x168124</span>
<a name="l02660"></a>02660 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_120                   0x16e4ec</span>
<a name="l02661"></a>02661 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_121                   0x16e4f0</span>
<a name="l02662"></a>02662 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_122                   0x16e4f4</span>
<a name="l02663"></a>02663 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_123                   0x16e4f8</span>
<a name="l02664"></a>02664 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_124                   0x16e4fc</span>
<a name="l02665"></a>02665 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_125                   0x16e500</span>
<a name="l02666"></a>02666 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_126                   0x16e504</span>
<a name="l02667"></a>02667 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_127                   0x16e508</span>
<a name="l02668"></a>02668 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_13                    0x168128</span>
<a name="l02669"></a>02669 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_14                    0x16812c</span>
<a name="l02670"></a>02670 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_15                    0x168130</span>
<a name="l02671"></a>02671 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_16                    0x168134</span>
<a name="l02672"></a>02672 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_17                    0x168138</span>
<a name="l02673"></a>02673 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_21                    0x168148</span>
<a name="l02674"></a>02674 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_22                    0x16814c</span>
<a name="l02675"></a>02675 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_23                    0x168150</span>
<a name="l02676"></a>02676 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_24                    0x168154</span>
<a name="l02677"></a>02677 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_25                    0x168158</span>
<a name="l02678"></a>02678 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_26                    0x16815c</span>
<a name="l02679"></a>02679 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_27                    0x168160</span>
<a name="l02680"></a>02680 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_28                    0x168164</span>
<a name="l02681"></a>02681 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_29                    0x168168</span>
<a name="l02682"></a>02682 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_30                    0x16816c</span>
<a name="l02683"></a>02683 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_31                    0x168170</span>
<a name="l02684"></a>02684 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_32                    0x168174</span>
<a name="l02685"></a>02685 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_33                    0x168178</span>
<a name="l02686"></a>02686 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_34                    0x16817c</span>
<a name="l02687"></a>02687 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_35                    0x168180</span>
<a name="l02688"></a>02688 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_36                    0x168184</span>
<a name="l02689"></a>02689 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_37                    0x168188</span>
<a name="l02690"></a>02690 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_38                    0x16818c</span>
<a name="l02691"></a>02691 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_39                    0x168190</span>
<a name="l02692"></a>02692 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_40                    0x168194</span>
<a name="l02693"></a>02693 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_41                    0x168198</span>
<a name="l02694"></a>02694 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_42                    0x16819c</span>
<a name="l02695"></a>02695 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_43                    0x1681a0</span>
<a name="l02696"></a>02696 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_44                    0x1681a4</span>
<a name="l02697"></a>02697 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_45                    0x1681a8</span>
<a name="l02698"></a>02698 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_46                    0x1681ac</span>
<a name="l02699"></a>02699 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_47                    0x1681b0</span>
<a name="l02700"></a>02700 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_48                    0x1681b4</span>
<a name="l02701"></a>02701 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_49                    0x1681b8</span>
<a name="l02702"></a>02702 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_5                     0x168108</span>
<a name="l02703"></a>02703 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_50                    0x1681bc</span>
<a name="l02704"></a>02704 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_51                    0x1681c0</span>
<a name="l02705"></a>02705 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_52                    0x1681c4</span>
<a name="l02706"></a>02706 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_53                    0x1681c8</span>
<a name="l02707"></a>02707 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_54                    0x1681cc</span>
<a name="l02708"></a>02708 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_55                    0x1681d0</span>
<a name="l02709"></a>02709 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_56                    0x1681d4</span>
<a name="l02710"></a>02710 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_57                    0x1681d8</span>
<a name="l02711"></a>02711 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_58                    0x1681dc</span>
<a name="l02712"></a>02712 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_59                    0x1681e0</span>
<a name="l02713"></a>02713 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_6                     0x16810c</span>
<a name="l02714"></a>02714 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_60                    0x1681e4</span>
<a name="l02715"></a>02715 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_61                    0x1681e8</span>
<a name="l02716"></a>02716 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_62                    0x1681ec</span>
<a name="l02717"></a>02717 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_63                    0x1681f0</span>
<a name="l02718"></a>02718 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_64                    0x16e40c</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_65                    0x16e410</span>
<a name="l02720"></a>02720 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_69                    0x16e420</span>
<a name="l02721"></a>02721 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_7                     0x168110</span>
<a name="l02722"></a>02722 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_70                    0x16e424</span>
<a name="l02723"></a>02723 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_71                    0x16e428</span>
<a name="l02724"></a>02724 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_72                    0x16e42c</span>
<a name="l02725"></a>02725 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_73                    0x16e430</span>
<a name="l02726"></a>02726 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_74                    0x16e434</span>
<a name="l02727"></a>02727 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_75                    0x16e438</span>
<a name="l02728"></a>02728 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_76                    0x16e43c</span>
<a name="l02729"></a>02729 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_77                    0x16e440</span>
<a name="l02730"></a>02730 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_78                    0x16e444</span>
<a name="l02731"></a>02731 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_79                    0x16e448</span>
<a name="l02732"></a>02732 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_8                     0x168114</span>
<a name="l02733"></a>02733 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_80                    0x16e44c</span>
<a name="l02734"></a>02734 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_81                    0x16e450</span>
<a name="l02735"></a>02735 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_85                    0x16e460</span>
<a name="l02736"></a>02736 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_86                    0x16e464</span>
<a name="l02737"></a>02737 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_87                    0x16e468</span>
<a name="l02738"></a>02738 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_88                    0x16e46c</span>
<a name="l02739"></a>02739 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_89                    0x16e470</span>
<a name="l02740"></a>02740 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_9                     0x168118</span>
<a name="l02741"></a>02741 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_90                    0x16e474</span>
<a name="l02742"></a>02742 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_91                    0x16e478</span>
<a name="l02743"></a>02743 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_92                    0x16e47c</span>
<a name="l02744"></a>02744 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_93                    0x16e480</span>
<a name="l02745"></a>02745 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_94                    0x16e484</span>
<a name="l02746"></a>02746 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_95                    0x16e488</span>
<a name="l02747"></a>02747 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_96                    0x16e48c</span>
<a name="l02748"></a>02748 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_97                    0x16e490</span>
<a name="l02749"></a>02749 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_98                    0x16e494</span>
<a name="l02750"></a>02750 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_QVOQIDX_99                    0x16e498</span>
<a name="l02751"></a>02751 <span class="preprocessor"></span><span class="comment">/* [RW 1] Initialization bit command */</span>
<a name="l02752"></a>02752 <span class="preprocessor">#define QM_REG_SOFT_RESET                    0x168428</span>
<a name="l02753"></a>02753 <span class="preprocessor"></span><span class="comment">/* [RW 8] The credit cost per every task in the QM. A value per each VOQ */</span>
<a name="l02754"></a>02754 <span class="preprocessor">#define QM_REG_TASKCRDCOST_0                     0x16809c</span>
<a name="l02755"></a>02755 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_TASKCRDCOST_1                     0x1680a0</span>
<a name="l02756"></a>02756 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_TASKCRDCOST_2                     0x1680a4</span>
<a name="l02757"></a>02757 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_TASKCRDCOST_4                     0x1680ac</span>
<a name="l02758"></a>02758 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_TASKCRDCOST_5                     0x1680b0</span>
<a name="l02759"></a>02759 <span class="preprocessor"></span><span class="comment">/* [R 6] Keep the fill level of the fifo from write client 3 */</span>
<a name="l02760"></a>02760 <span class="preprocessor">#define QM_REG_TQM_WRC_FIFOLVL                   0x168010</span>
<a name="l02761"></a>02761 <span class="preprocessor"></span><span class="comment">/* [R 6] Keep the fill level of the fifo from write client 2 */</span>
<a name="l02762"></a>02762 <span class="preprocessor">#define QM_REG_UQM_WRC_FIFOLVL                   0x168008</span>
<a name="l02763"></a>02763 <span class="preprocessor"></span><span class="comment">/* [RC 32] Credit update error register */</span>
<a name="l02764"></a>02764 <span class="preprocessor">#define QM_REG_VOQCRDERRREG                  0x168408</span>
<a name="l02765"></a>02765 <span class="preprocessor"></span><span class="comment">/* [R 16] The credit value for each VOQ */</span>
<a name="l02766"></a>02766 <span class="preprocessor">#define QM_REG_VOQCREDIT_0                   0x1682d0</span>
<a name="l02767"></a>02767 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_VOQCREDIT_1                   0x1682d4</span>
<a name="l02768"></a>02768 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_VOQCREDIT_4                   0x1682e0</span>
<a name="l02769"></a>02769 <span class="preprocessor"></span><span class="comment">/* [RW 16] The credit value that if above the QM is considered almost full */</span>
<a name="l02770"></a>02770 <span class="preprocessor">#define QM_REG_VOQCREDITAFULLTHR                 0x168090</span>
<a name="l02771"></a>02771 <span class="preprocessor"></span><span class="comment">/* [RW 16] The init and maximum credit for each VoQ */</span>
<a name="l02772"></a>02772 <span class="preprocessor">#define QM_REG_VOQINITCREDIT_0                   0x168060</span>
<a name="l02773"></a>02773 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_VOQINITCREDIT_1                   0x168064</span>
<a name="l02774"></a>02774 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_VOQINITCREDIT_2                   0x168068</span>
<a name="l02775"></a>02775 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_VOQINITCREDIT_4                   0x168070</span>
<a name="l02776"></a>02776 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_VOQINITCREDIT_5                   0x168074</span>
<a name="l02777"></a>02777 <span class="preprocessor"></span><span class="comment">/* [RW 1] The port of which VOQ belongs */</span>
<a name="l02778"></a>02778 <span class="preprocessor">#define QM_REG_VOQPORT_0                     0x1682a0</span>
<a name="l02779"></a>02779 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_VOQPORT_1                     0x1682a4</span>
<a name="l02780"></a>02780 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_VOQPORT_2                     0x1682a8</span>
<a name="l02781"></a>02781 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02782"></a>02782 <span class="preprocessor">#define QM_REG_VOQQMASK_0_LSB                    0x168240</span>
<a name="l02783"></a>02783 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02784"></a>02784 <span class="preprocessor">#define QM_REG_VOQQMASK_0_LSB_EXT_A              0x16e524</span>
<a name="l02785"></a>02785 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02786"></a>02786 <span class="preprocessor">#define QM_REG_VOQQMASK_0_MSB                    0x168244</span>
<a name="l02787"></a>02787 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02788"></a>02788 <span class="preprocessor">#define QM_REG_VOQQMASK_0_MSB_EXT_A              0x16e528</span>
<a name="l02789"></a>02789 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02790"></a>02790 <span class="preprocessor">#define QM_REG_VOQQMASK_10_LSB                   0x168290</span>
<a name="l02791"></a>02791 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02792"></a>02792 <span class="preprocessor">#define QM_REG_VOQQMASK_10_LSB_EXT_A                 0x16e574</span>
<a name="l02793"></a>02793 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02794"></a>02794 <span class="preprocessor">#define QM_REG_VOQQMASK_10_MSB                   0x168294</span>
<a name="l02795"></a>02795 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02796"></a>02796 <span class="preprocessor">#define QM_REG_VOQQMASK_10_MSB_EXT_A                 0x16e578</span>
<a name="l02797"></a>02797 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02798"></a>02798 <span class="preprocessor">#define QM_REG_VOQQMASK_11_LSB                   0x168298</span>
<a name="l02799"></a>02799 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02800"></a>02800 <span class="preprocessor">#define QM_REG_VOQQMASK_11_LSB_EXT_A                 0x16e57c</span>
<a name="l02801"></a>02801 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02802"></a>02802 <span class="preprocessor">#define QM_REG_VOQQMASK_11_MSB                   0x16829c</span>
<a name="l02803"></a>02803 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02804"></a>02804 <span class="preprocessor">#define QM_REG_VOQQMASK_11_MSB_EXT_A                 0x16e580</span>
<a name="l02805"></a>02805 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02806"></a>02806 <span class="preprocessor">#define QM_REG_VOQQMASK_1_LSB                    0x168248</span>
<a name="l02807"></a>02807 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02808"></a>02808 <span class="preprocessor">#define QM_REG_VOQQMASK_1_LSB_EXT_A              0x16e52c</span>
<a name="l02809"></a>02809 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02810"></a>02810 <span class="preprocessor">#define QM_REG_VOQQMASK_1_MSB                    0x16824c</span>
<a name="l02811"></a>02811 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02812"></a>02812 <span class="preprocessor">#define QM_REG_VOQQMASK_1_MSB_EXT_A              0x16e530</span>
<a name="l02813"></a>02813 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02814"></a>02814 <span class="preprocessor">#define QM_REG_VOQQMASK_2_LSB                    0x168250</span>
<a name="l02815"></a>02815 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02816"></a>02816 <span class="preprocessor">#define QM_REG_VOQQMASK_2_LSB_EXT_A              0x16e534</span>
<a name="l02817"></a>02817 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02818"></a>02818 <span class="preprocessor">#define QM_REG_VOQQMASK_2_MSB                    0x168254</span>
<a name="l02819"></a>02819 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02820"></a>02820 <span class="preprocessor">#define QM_REG_VOQQMASK_2_MSB_EXT_A              0x16e538</span>
<a name="l02821"></a>02821 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02822"></a>02822 <span class="preprocessor">#define QM_REG_VOQQMASK_3_LSB                    0x168258</span>
<a name="l02823"></a>02823 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02824"></a>02824 <span class="preprocessor">#define QM_REG_VOQQMASK_3_LSB_EXT_A              0x16e53c</span>
<a name="l02825"></a>02825 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02826"></a>02826 <span class="preprocessor">#define QM_REG_VOQQMASK_3_MSB_EXT_A              0x16e540</span>
<a name="l02827"></a>02827 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02828"></a>02828 <span class="preprocessor">#define QM_REG_VOQQMASK_4_LSB                    0x168260</span>
<a name="l02829"></a>02829 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02830"></a>02830 <span class="preprocessor">#define QM_REG_VOQQMASK_4_LSB_EXT_A              0x16e544</span>
<a name="l02831"></a>02831 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02832"></a>02832 <span class="preprocessor">#define QM_REG_VOQQMASK_4_MSB                    0x168264</span>
<a name="l02833"></a>02833 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02834"></a>02834 <span class="preprocessor">#define QM_REG_VOQQMASK_4_MSB_EXT_A              0x16e548</span>
<a name="l02835"></a>02835 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02836"></a>02836 <span class="preprocessor">#define QM_REG_VOQQMASK_5_LSB                    0x168268</span>
<a name="l02837"></a>02837 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02838"></a>02838 <span class="preprocessor">#define QM_REG_VOQQMASK_5_LSB_EXT_A              0x16e54c</span>
<a name="l02839"></a>02839 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02840"></a>02840 <span class="preprocessor">#define QM_REG_VOQQMASK_5_MSB                    0x16826c</span>
<a name="l02841"></a>02841 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02842"></a>02842 <span class="preprocessor">#define QM_REG_VOQQMASK_5_MSB_EXT_A              0x16e550</span>
<a name="l02843"></a>02843 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02844"></a>02844 <span class="preprocessor">#define QM_REG_VOQQMASK_6_LSB                    0x168270</span>
<a name="l02845"></a>02845 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02846"></a>02846 <span class="preprocessor">#define QM_REG_VOQQMASK_6_LSB_EXT_A              0x16e554</span>
<a name="l02847"></a>02847 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02848"></a>02848 <span class="preprocessor">#define QM_REG_VOQQMASK_6_MSB                    0x168274</span>
<a name="l02849"></a>02849 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02850"></a>02850 <span class="preprocessor">#define QM_REG_VOQQMASK_6_MSB_EXT_A              0x16e558</span>
<a name="l02851"></a>02851 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02852"></a>02852 <span class="preprocessor">#define QM_REG_VOQQMASK_7_LSB                    0x168278</span>
<a name="l02853"></a>02853 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02854"></a>02854 <span class="preprocessor">#define QM_REG_VOQQMASK_7_LSB_EXT_A              0x16e55c</span>
<a name="l02855"></a>02855 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02856"></a>02856 <span class="preprocessor">#define QM_REG_VOQQMASK_7_MSB                    0x16827c</span>
<a name="l02857"></a>02857 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02858"></a>02858 <span class="preprocessor">#define QM_REG_VOQQMASK_7_MSB_EXT_A              0x16e560</span>
<a name="l02859"></a>02859 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02860"></a>02860 <span class="preprocessor">#define QM_REG_VOQQMASK_8_LSB                    0x168280</span>
<a name="l02861"></a>02861 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02862"></a>02862 <span class="preprocessor">#define QM_REG_VOQQMASK_8_LSB_EXT_A              0x16e564</span>
<a name="l02863"></a>02863 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<a name="l02864"></a>02864 <span class="preprocessor">#define QM_REG_VOQQMASK_8_MSB                    0x168284</span>
<a name="l02865"></a>02865 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02866"></a>02866 <span class="preprocessor">#define QM_REG_VOQQMASK_8_MSB_EXT_A              0x16e568</span>
<a name="l02867"></a>02867 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<a name="l02868"></a>02868 <span class="preprocessor">#define QM_REG_VOQQMASK_9_LSB                    0x168288</span>
<a name="l02869"></a>02869 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<a name="l02870"></a>02870 <span class="preprocessor">#define QM_REG_VOQQMASK_9_LSB_EXT_A              0x16e56c</span>
<a name="l02871"></a>02871 <span class="preprocessor"></span><span class="comment">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<a name="l02872"></a>02872 <span class="preprocessor">#define QM_REG_VOQQMASK_9_MSB_EXT_A              0x16e570</span>
<a name="l02873"></a>02873 <span class="preprocessor"></span><span class="comment">/* [RW 32] Wrr weights */</span>
<a name="l02874"></a>02874 <span class="preprocessor">#define QM_REG_WRRWEIGHTS_0                  0x16880c</span>
<a name="l02875"></a>02875 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_1                  0x168810</span>
<a name="l02876"></a>02876 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_10                     0x168814</span>
<a name="l02877"></a>02877 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_11                     0x168818</span>
<a name="l02878"></a>02878 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_12                     0x16881c</span>
<a name="l02879"></a>02879 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_13                     0x168820</span>
<a name="l02880"></a>02880 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_14                     0x168824</span>
<a name="l02881"></a>02881 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_15                     0x168828</span>
<a name="l02882"></a>02882 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_16                     0x16e000</span>
<a name="l02883"></a>02883 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_17                     0x16e004</span>
<a name="l02884"></a>02884 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_18                     0x16e008</span>
<a name="l02885"></a>02885 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_19                     0x16e00c</span>
<a name="l02886"></a>02886 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_2                  0x16882c</span>
<a name="l02887"></a>02887 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_20                     0x16e010</span>
<a name="l02888"></a>02888 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_21                     0x16e014</span>
<a name="l02889"></a>02889 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_22                     0x16e018</span>
<a name="l02890"></a>02890 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_23                     0x16e01c</span>
<a name="l02891"></a>02891 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_24                     0x16e020</span>
<a name="l02892"></a>02892 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_25                     0x16e024</span>
<a name="l02893"></a>02893 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_26                     0x16e028</span>
<a name="l02894"></a>02894 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_27                     0x16e02c</span>
<a name="l02895"></a>02895 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_28                     0x16e030</span>
<a name="l02896"></a>02896 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_29                     0x16e034</span>
<a name="l02897"></a>02897 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_3                  0x168830</span>
<a name="l02898"></a>02898 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_30                     0x16e038</span>
<a name="l02899"></a>02899 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_31                     0x16e03c</span>
<a name="l02900"></a>02900 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_4                  0x168834</span>
<a name="l02901"></a>02901 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_5                  0x168838</span>
<a name="l02902"></a>02902 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_6                  0x16883c</span>
<a name="l02903"></a>02903 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_7                  0x168840</span>
<a name="l02904"></a>02904 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_8                  0x168844</span>
<a name="l02905"></a>02905 <span class="preprocessor"></span><span class="preprocessor">#define QM_REG_WRRWEIGHTS_9                  0x168848</span>
<a name="l02906"></a>02906 <span class="preprocessor"></span><span class="comment">/* [R 6] Keep the fill level of the fifo from write client 1 */</span>
<a name="l02907"></a>02907 <span class="preprocessor">#define QM_REG_XQM_WRC_FIFOLVL                   0x168000</span>
<a name="l02908"></a>02908 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_COUNTFREE0                   0x40500</span>
<a name="l02909"></a>02909 <span class="preprocessor"></span><span class="comment">/* [RW 1] If clr the searcher is compatible to E1 A0 - support only two</span>
<a name="l02910"></a>02910 <span class="comment">   ports. If set the searcher support 8 functions. */</span>
<a name="l02911"></a>02911 <span class="preprocessor">#define SRC_REG_E1HMF_ENABLE                     0x404cc</span>
<a name="l02912"></a>02912 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_FIRSTFREE0                   0x40510</span>
<a name="l02913"></a>02913 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYRSS0_0                    0x40408</span>
<a name="l02914"></a>02914 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYRSS0_7                    0x40424</span>
<a name="l02915"></a>02915 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYRSS1_9                    0x40454</span>
<a name="l02916"></a>02916 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_0                  0x40458</span>
<a name="l02917"></a>02917 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_1                  0x4045c</span>
<a name="l02918"></a>02918 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_2                  0x40460</span>
<a name="l02919"></a>02919 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_3                  0x40464</span>
<a name="l02920"></a>02920 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_4                  0x40468</span>
<a name="l02921"></a>02921 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_5                  0x4046c</span>
<a name="l02922"></a>02922 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_6                  0x40470</span>
<a name="l02923"></a>02923 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_7                  0x40474</span>
<a name="l02924"></a>02924 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_8                  0x40478</span>
<a name="l02925"></a>02925 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_KEYSEARCH_9                  0x4047c</span>
<a name="l02926"></a>02926 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_LASTFREE0                    0x40530</span>
<a name="l02927"></a>02927 <span class="preprocessor"></span><span class="preprocessor">#define SRC_REG_NUMBER_HASH_BITS0                0x40400</span>
<a name="l02928"></a>02928 <span class="preprocessor"></span><span class="comment">/* [RW 1] Reset internal state machines. */</span>
<a name="l02929"></a>02929 <span class="preprocessor">#define SRC_REG_SOFT_RST                     0x4049c</span>
<a name="l02930"></a>02930 <span class="preprocessor"></span><span class="comment">/* [R 3] Interrupt register #0 read */</span>
<a name="l02931"></a>02931 <span class="preprocessor">#define SRC_REG_SRC_INT_STS                  0x404ac</span>
<a name="l02932"></a>02932 <span class="preprocessor"></span><span class="comment">/* [RW 3] Parity mask register #0 read/write */</span>
<a name="l02933"></a>02933 <span class="preprocessor">#define SRC_REG_SRC_PRTY_MASK                    0x404c8</span>
<a name="l02934"></a>02934 <span class="preprocessor"></span><span class="comment">/* [R 3] Parity register #0 read */</span>
<a name="l02935"></a>02935 <span class="preprocessor">#define SRC_REG_SRC_PRTY_STS                     0x404bc</span>
<a name="l02936"></a>02936 <span class="preprocessor"></span><span class="comment">/* [R 4] Used to read the value of the XX protection CAM occupancy counter. */</span>
<a name="l02937"></a>02937 <span class="preprocessor">#define TCM_REG_CAM_OCCUP                    0x5017c</span>
<a name="l02938"></a>02938 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU AG read Interface enable. If 0 - the request input is</span>
<a name="l02939"></a>02939 <span class="comment">   disregarded; valid output is deasserted; all other signals are treated as</span>
<a name="l02940"></a>02940 <span class="comment">   usual; if 1 - normal activity. */</span>
<a name="l02941"></a>02941 <span class="preprocessor">#define TCM_REG_CDU_AG_RD_IFEN                   0x50034</span>
<a name="l02942"></a>02942 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input</span>
<a name="l02943"></a>02943 <span class="comment">   are disregarded; all other signals are treated as usual; if 1 - normal</span>
<a name="l02944"></a>02944 <span class="comment">   activity. */</span>
<a name="l02945"></a>02945 <span class="preprocessor">#define TCM_REG_CDU_AG_WR_IFEN                   0x50030</span>
<a name="l02946"></a>02946 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is</span>
<a name="l02947"></a>02947 <span class="comment">   disregarded; valid output is deasserted; all other signals are treated as</span>
<a name="l02948"></a>02948 <span class="comment">   usual; if 1 - normal activity. */</span>
<a name="l02949"></a>02949 <span class="preprocessor">#define TCM_REG_CDU_SM_RD_IFEN                   0x5003c</span>
<a name="l02950"></a>02950 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid</span>
<a name="l02951"></a>02951 <span class="comment">   input is disregarded; all other signals are treated as usual; if 1 -</span>
<a name="l02952"></a>02952 <span class="comment">   normal activity. */</span>
<a name="l02953"></a>02953 <span class="preprocessor">#define TCM_REG_CDU_SM_WR_IFEN                   0x50038</span>
<a name="l02954"></a>02954 <span class="preprocessor"></span><span class="comment">/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes</span>
<a name="l02955"></a>02955 <span class="comment">   the initial credit value; read returns the current value of the credit</span>
<a name="l02956"></a>02956 <span class="comment">   counter. Must be initialized to 1 at start-up. */</span>
<a name="l02957"></a>02957 <span class="preprocessor">#define TCM_REG_CFC_INIT_CRD                     0x50204</span>
<a name="l02958"></a>02958 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the CP input in the WRR mechanism. 0 stands for</span>
<a name="l02959"></a>02959 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l02960"></a>02960 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l02961"></a>02961 <span class="preprocessor">#define TCM_REG_CP_WEIGHT                    0x500c0</span>
<a name="l02962"></a>02962 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input csem Interface enable. If 0 - the valid input is</span>
<a name="l02963"></a>02963 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l02964"></a>02964 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l02965"></a>02965 <span class="preprocessor">#define TCM_REG_CSEM_IFEN                    0x5002c</span>
<a name="l02966"></a>02966 <span class="preprocessor"></span><span class="comment">/* [RC 1] Message length mismatch (relative to last indication) at the In#9</span>
<a name="l02967"></a>02967 <span class="comment">   interface. */</span>
<a name="l02968"></a>02968 <span class="preprocessor">#define TCM_REG_CSEM_LENGTH_MIS                  0x50174</span>
<a name="l02969"></a>02969 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input csem in the WRR mechanism. 0 stands for</span>
<a name="l02970"></a>02970 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l02971"></a>02971 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l02972"></a>02972 <span class="preprocessor">#define TCM_REG_CSEM_WEIGHT                  0x500bc</span>
<a name="l02973"></a>02973 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID in case of ErrorFlg is set in the input message. */</span>
<a name="l02974"></a>02974 <span class="preprocessor">#define TCM_REG_ERR_EVNT_ID                  0x500a0</span>
<a name="l02975"></a>02975 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM erroneous header for QM and Timers formatting. */</span>
<a name="l02976"></a>02976 <span class="preprocessor">#define TCM_REG_ERR_TCM_HDR                  0x5009c</span>
<a name="l02977"></a>02977 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID for Timers expiration. */</span>
<a name="l02978"></a>02978 <span class="preprocessor">#define TCM_REG_EXPR_EVNT_ID                     0x500a4</span>
<a name="l02979"></a>02979 <span class="preprocessor"></span><span class="comment">/* [RW 8] FIC0 output initial credit. Max credit available - 255.Write</span>
<a name="l02980"></a>02980 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l02981"></a>02981 <span class="comment">   credit counter. Must be initialized to 64 at start-up. */</span>
<a name="l02982"></a>02982 <span class="preprocessor">#define TCM_REG_FIC0_INIT_CRD                    0x5020c</span>
<a name="l02983"></a>02983 <span class="preprocessor"></span><span class="comment">/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write</span>
<a name="l02984"></a>02984 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l02985"></a>02985 <span class="comment">   credit counter. Must be initialized to 64 at start-up. */</span>
<a name="l02986"></a>02986 <span class="preprocessor">#define TCM_REG_FIC1_INIT_CRD                    0x50210</span>
<a name="l02987"></a>02987 <span class="preprocessor"></span><span class="comment">/* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1</span>
<a name="l02988"></a>02988 <span class="comment">   - strict priority defined by ~tcm_registers_gr_ag_pr.gr_ag_pr;</span>
<a name="l02989"></a>02989 <span class="comment">   ~tcm_registers_gr_ld0_pr.gr_ld0_pr and</span>
<a name="l02990"></a>02990 <span class="comment">   ~tcm_registers_gr_ld1_pr.gr_ld1_pr. */</span>
<a name="l02991"></a>02991 <span class="preprocessor">#define TCM_REG_GR_ARB_TYPE                  0x50114</span>
<a name="l02992"></a>02992 <span class="preprocessor"></span><span class="comment">/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the</span>
<a name="l02993"></a>02993 <span class="comment">   highest priority is 3. It is supposed that the Store channel is the</span>
<a name="l02994"></a>02994 <span class="comment">   compliment of the other 3 groups. */</span>
<a name="l02995"></a>02995 <span class="preprocessor">#define TCM_REG_GR_LD0_PR                    0x5011c</span>
<a name="l02996"></a>02996 <span class="preprocessor"></span><span class="comment">/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the</span>
<a name="l02997"></a>02997 <span class="comment">   highest priority is 3. It is supposed that the Store channel is the</span>
<a name="l02998"></a>02998 <span class="comment">   compliment of the other 3 groups. */</span>
<a name="l02999"></a>02999 <span class="preprocessor">#define TCM_REG_GR_LD1_PR                    0x50120</span>
<a name="l03000"></a>03000 <span class="preprocessor"></span><span class="comment">/* [RW 4] The number of double REG-pairs; loaded from the STORM context and</span>
<a name="l03001"></a>03001 <span class="comment">   sent to STORM; for a specific connection type. The double REG-pairs are</span>
<a name="l03002"></a>03002 <span class="comment">   used to align to STORM context row size of 128 bits. The offset of these</span>
<a name="l03003"></a>03003 <span class="comment">   data in the STORM context is always 0. Index _i stands for the connection</span>
<a name="l03004"></a>03004 <span class="comment">   type (one of 16). */</span>
<a name="l03005"></a>03005 <span class="preprocessor">#define TCM_REG_N_SM_CTX_LD_0                    0x50050</span>
<a name="l03006"></a>03006 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_N_SM_CTX_LD_1                    0x50054</span>
<a name="l03007"></a>03007 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_N_SM_CTX_LD_2                    0x50058</span>
<a name="l03008"></a>03008 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_N_SM_CTX_LD_3                    0x5005c</span>
<a name="l03009"></a>03009 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_N_SM_CTX_LD_4                    0x50060</span>
<a name="l03010"></a>03010 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_N_SM_CTX_LD_5                    0x50064</span>
<a name="l03011"></a>03011 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input pbf Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l03012"></a>03012 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l03013"></a>03013 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03014"></a>03014 <span class="preprocessor">#define TCM_REG_PBF_IFEN                     0x50024</span>
<a name="l03015"></a>03015 <span class="preprocessor"></span><span class="comment">/* [RC 1] Message length mismatch (relative to last indication) at the In#7</span>
<a name="l03016"></a>03016 <span class="comment">   interface. */</span>
<a name="l03017"></a>03017 <span class="preprocessor">#define TCM_REG_PBF_LENGTH_MIS                   0x5016c</span>
<a name="l03018"></a>03018 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input pbf in the WRR mechanism. 0 stands for</span>
<a name="l03019"></a>03019 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03020"></a>03020 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03021"></a>03021 <span class="preprocessor">#define TCM_REG_PBF_WEIGHT                   0x500b4</span>
<a name="l03022"></a>03022 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_PHYS_QNUM0_0                     0x500e0</span>
<a name="l03023"></a>03023 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_PHYS_QNUM0_1                     0x500e4</span>
<a name="l03024"></a>03024 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_PHYS_QNUM1_0                     0x500e8</span>
<a name="l03025"></a>03025 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_PHYS_QNUM1_1                     0x500ec</span>
<a name="l03026"></a>03026 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_PHYS_QNUM2_0                     0x500f0</span>
<a name="l03027"></a>03027 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_PHYS_QNUM2_1                     0x500f4</span>
<a name="l03028"></a>03028 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_PHYS_QNUM3_0                     0x500f8</span>
<a name="l03029"></a>03029 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_PHYS_QNUM3_1                     0x500fc</span>
<a name="l03030"></a>03030 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input prs Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l03031"></a>03031 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l03032"></a>03032 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03033"></a>03033 <span class="preprocessor">#define TCM_REG_PRS_IFEN                     0x50020</span>
<a name="l03034"></a>03034 <span class="preprocessor"></span><span class="comment">/* [RC 1] Message length mismatch (relative to last indication) at the In#6</span>
<a name="l03035"></a>03035 <span class="comment">   interface. */</span>
<a name="l03036"></a>03036 <span class="preprocessor">#define TCM_REG_PRS_LENGTH_MIS                   0x50168</span>
<a name="l03037"></a>03037 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input prs in the WRR mechanism. 0 stands for</span>
<a name="l03038"></a>03038 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03039"></a>03039 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03040"></a>03040 <span class="preprocessor">#define TCM_REG_PRS_WEIGHT                   0x500b0</span>
<a name="l03041"></a>03041 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID for Timers formatting in case of stop done. */</span>
<a name="l03042"></a>03042 <span class="preprocessor">#define TCM_REG_STOP_EVNT_ID                     0x500a8</span>
<a name="l03043"></a>03043 <span class="preprocessor"></span><span class="comment">/* [RC 1] Message length mismatch (relative to last indication) at the STORM</span>
<a name="l03044"></a>03044 <span class="comment">   interface. */</span>
<a name="l03045"></a>03045 <span class="preprocessor">#define TCM_REG_STORM_LENGTH_MIS                 0x50160</span>
<a name="l03046"></a>03046 <span class="preprocessor"></span><span class="comment">/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is</span>
<a name="l03047"></a>03047 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03048"></a>03048 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03049"></a>03049 <span class="preprocessor">#define TCM_REG_STORM_TCM_IFEN                   0x50010</span>
<a name="l03050"></a>03050 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the STORM input in the WRR mechanism. 0 stands for</span>
<a name="l03051"></a>03051 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03052"></a>03052 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03053"></a>03053 <span class="preprocessor">#define TCM_REG_STORM_WEIGHT                     0x500ac</span>
<a name="l03054"></a>03054 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l03055"></a>03055 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l03056"></a>03056 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03057"></a>03057 <span class="preprocessor">#define TCM_REG_TCM_CFC_IFEN                     0x50040</span>
<a name="l03058"></a>03058 <span class="preprocessor"></span><span class="comment">/* [RW 11] Interrupt mask register #0 read/write */</span>
<a name="l03059"></a>03059 <span class="preprocessor">#define TCM_REG_TCM_INT_MASK                     0x501dc</span>
<a name="l03060"></a>03060 <span class="preprocessor"></span><span class="comment">/* [R 11] Interrupt register #0 read */</span>
<a name="l03061"></a>03061 <span class="preprocessor">#define TCM_REG_TCM_INT_STS                  0x501d0</span>
<a name="l03062"></a>03062 <span class="preprocessor"></span><span class="comment">/* [R 27] Parity register #0 read */</span>
<a name="l03063"></a>03063 <span class="preprocessor">#define TCM_REG_TCM_PRTY_STS                     0x501e0</span>
<a name="l03064"></a>03064 <span class="preprocessor"></span><span class="comment">/* [RW 3] The size of AG context region 0 in REG-pairs. Designates the MS</span>
<a name="l03065"></a>03065 <span class="comment">   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).</span>
<a name="l03066"></a>03066 <span class="comment">   Is used to determine the number of the AG context REG-pairs written back;</span>
<a name="l03067"></a>03067 <span class="comment">   when the input message Reg1WbFlg isn&#39;t set. */</span>
<a name="l03068"></a>03068 <span class="preprocessor">#define TCM_REG_TCM_REG0_SZ                  0x500d8</span>
<a name="l03069"></a>03069 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is</span>
<a name="l03070"></a>03070 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l03071"></a>03071 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03072"></a>03072 <span class="preprocessor">#define TCM_REG_TCM_STORM0_IFEN                  0x50004</span>
<a name="l03073"></a>03073 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is</span>
<a name="l03074"></a>03074 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l03075"></a>03075 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03076"></a>03076 <span class="preprocessor">#define TCM_REG_TCM_STORM1_IFEN                  0x50008</span>
<a name="l03077"></a>03077 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is</span>
<a name="l03078"></a>03078 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l03079"></a>03079 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03080"></a>03080 <span class="preprocessor">#define TCM_REG_TCM_TQM_IFEN                     0x5000c</span>
<a name="l03081"></a>03081 <span class="preprocessor"></span><span class="comment">/* [RW 1] If set the Q index; received from the QM is inserted to event ID. */</span>
<a name="l03082"></a>03082 <span class="preprocessor">#define TCM_REG_TCM_TQM_USE_Q                    0x500d4</span>
<a name="l03083"></a>03083 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header for Timers expiration command. */</span>
<a name="l03084"></a>03084 <span class="preprocessor">#define TCM_REG_TM_TCM_HDR                   0x50098</span>
<a name="l03085"></a>03085 <span class="preprocessor"></span><span class="comment">/* [RW 1] Timers - CM Interface enable. If 0 - the valid input is</span>
<a name="l03086"></a>03086 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03087"></a>03087 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03088"></a>03088 <span class="preprocessor">#define TCM_REG_TM_TCM_IFEN                  0x5001c</span>
<a name="l03089"></a>03089 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the Timers input in the WRR mechanism. 0 stands for</span>
<a name="l03090"></a>03090 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03091"></a>03091 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03092"></a>03092 <span class="preprocessor">#define TCM_REG_TM_WEIGHT                    0x500d0</span>
<a name="l03093"></a>03093 <span class="preprocessor"></span><span class="comment">/* [RW 6] QM output initial credit. Max credit available - 32.Write writes</span>
<a name="l03094"></a>03094 <span class="comment">   the initial credit value; read returns the current value of the credit</span>
<a name="l03095"></a>03095 <span class="comment">   counter. Must be initialized to 32 at start-up. */</span>
<a name="l03096"></a>03096 <span class="preprocessor">#define TCM_REG_TQM_INIT_CRD                     0x5021c</span>
<a name="l03097"></a>03097 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0</span>
<a name="l03098"></a>03098 <span class="comment">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03099"></a>03099 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03100"></a>03100 <span class="preprocessor">#define TCM_REG_TQM_P_WEIGHT                     0x500c8</span>
<a name="l03101"></a>03101 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the QM (secondary) input in the WRR mechanism. 0</span>
<a name="l03102"></a>03102 <span class="comment">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03103"></a>03103 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03104"></a>03104 <span class="preprocessor">#define TCM_REG_TQM_S_WEIGHT                     0x500cc</span>
<a name="l03105"></a>03105 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header value for QM request (primary). */</span>
<a name="l03106"></a>03106 <span class="preprocessor">#define TCM_REG_TQM_TCM_HDR_P                    0x50090</span>
<a name="l03107"></a>03107 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header value for QM request (secondary). */</span>
<a name="l03108"></a>03108 <span class="preprocessor">#define TCM_REG_TQM_TCM_HDR_S                    0x50094</span>
<a name="l03109"></a>03109 <span class="preprocessor"></span><span class="comment">/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l03110"></a>03110 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l03111"></a>03111 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03112"></a>03112 <span class="preprocessor">#define TCM_REG_TQM_TCM_IFEN                     0x50014</span>
<a name="l03113"></a>03113 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l03114"></a>03114 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l03115"></a>03115 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03116"></a>03116 <span class="preprocessor">#define TCM_REG_TSDM_IFEN                    0x50018</span>
<a name="l03117"></a>03117 <span class="preprocessor"></span><span class="comment">/* [RC 1] Message length mismatch (relative to last indication) at the SDM</span>
<a name="l03118"></a>03118 <span class="comment">   interface. */</span>
<a name="l03119"></a>03119 <span class="preprocessor">#define TCM_REG_TSDM_LENGTH_MIS                  0x50164</span>
<a name="l03120"></a>03120 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for</span>
<a name="l03121"></a>03121 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03122"></a>03122 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03123"></a>03123 <span class="preprocessor">#define TCM_REG_TSDM_WEIGHT                  0x500c4</span>
<a name="l03124"></a>03124 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input usem Interface enable. If 0 - the valid input is</span>
<a name="l03125"></a>03125 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03126"></a>03126 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03127"></a>03127 <span class="preprocessor">#define TCM_REG_USEM_IFEN                    0x50028</span>
<a name="l03128"></a>03128 <span class="preprocessor"></span><span class="comment">/* [RC 1] Message length mismatch (relative to last indication) at the In#8</span>
<a name="l03129"></a>03129 <span class="comment">   interface. */</span>
<a name="l03130"></a>03130 <span class="preprocessor">#define TCM_REG_USEM_LENGTH_MIS                  0x50170</span>
<a name="l03131"></a>03131 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input usem in the WRR mechanism. 0 stands for</span>
<a name="l03132"></a>03132 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03133"></a>03133 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03134"></a>03134 <span class="preprocessor">#define TCM_REG_USEM_WEIGHT                  0x500b8</span>
<a name="l03135"></a>03135 <span class="preprocessor"></span><span class="comment">/* [RW 21] Indirect access to the descriptor table of the XX protection</span>
<a name="l03136"></a>03136 <span class="comment">   mechanism. The fields are: [5:0] - length of the message; 15:6] - message</span>
<a name="l03137"></a>03137 <span class="comment">   pointer; 20:16] - next pointer. */</span>
<a name="l03138"></a>03138 <span class="preprocessor">#define TCM_REG_XX_DESCR_TABLE                   0x50280</span>
<a name="l03139"></a>03139 <span class="preprocessor"></span><span class="preprocessor">#define TCM_REG_XX_DESCR_TABLE_SIZE              32</span>
<a name="l03140"></a>03140 <span class="preprocessor"></span><span class="comment">/* [R 6] Use to read the value of XX protection Free counter. */</span>
<a name="l03141"></a>03141 <span class="preprocessor">#define TCM_REG_XX_FREE                      0x50178</span>
<a name="l03142"></a>03142 <span class="preprocessor"></span><span class="comment">/* [RW 6] Initial value for the credit counter; responsible for fulfilling</span>
<a name="l03143"></a>03143 <span class="comment">   of the Input Stage XX protection buffer by the XX protection pending</span>
<a name="l03144"></a>03144 <span class="comment">   messages. Max credit available - 127.Write writes the initial credit</span>
<a name="l03145"></a>03145 <span class="comment">   value; read returns the current value of the credit counter. Must be</span>
<a name="l03146"></a>03146 <span class="comment">   initialized to 19 at start-up. */</span>
<a name="l03147"></a>03147 <span class="preprocessor">#define TCM_REG_XX_INIT_CRD                  0x50220</span>
<a name="l03148"></a>03148 <span class="preprocessor"></span><span class="comment">/* [RW 6] Maximum link list size (messages locked) per connection in the XX</span>
<a name="l03149"></a>03149 <span class="comment">   protection. */</span>
<a name="l03150"></a>03150 <span class="preprocessor">#define TCM_REG_XX_MAX_LL_SZ                     0x50044</span>
<a name="l03151"></a>03151 <span class="preprocessor"></span><span class="comment">/* [RW 6] The maximum number of pending messages; which may be stored in XX</span>
<a name="l03152"></a>03152 <span class="comment">   protection. ~tcm_registers_xx_free.xx_free is read on read. */</span>
<a name="l03153"></a>03153 <span class="preprocessor">#define TCM_REG_XX_MSG_NUM                   0x50224</span>
<a name="l03154"></a>03154 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */</span>
<a name="l03155"></a>03155 <span class="preprocessor">#define TCM_REG_XX_OVFL_EVNT_ID                  0x50048</span>
<a name="l03156"></a>03156 <span class="preprocessor"></span><span class="comment">/* [RW 16] Indirect access to the XX table of the XX protection mechanism.</span>
<a name="l03157"></a>03157 <span class="comment">   The fields are:[4:0] - tail pointer; [10:5] - Link List size; 15:11] -</span>
<a name="l03158"></a>03158 <span class="comment">   header pointer. */</span>
<a name="l03159"></a>03159 <span class="preprocessor">#define TCM_REG_XX_TABLE                     0x50240</span>
<a name="l03160"></a>03160 <span class="preprocessor"></span><span class="comment">/* [RW 4] Load value for for cfc ac credit cnt. */</span>
<a name="l03161"></a>03161 <span class="preprocessor">#define TM_REG_CFC_AC_CRDCNT_VAL                 0x164208</span>
<a name="l03162"></a>03162 <span class="preprocessor"></span><span class="comment">/* [RW 4] Load value for cfc cld credit cnt. */</span>
<a name="l03163"></a>03163 <span class="preprocessor">#define TM_REG_CFC_CLD_CRDCNT_VAL                0x164210</span>
<a name="l03164"></a>03164 <span class="preprocessor"></span><span class="comment">/* [RW 8] Client0 context region. */</span>
<a name="l03165"></a>03165 <span class="preprocessor">#define TM_REG_CL0_CONT_REGION                   0x164030</span>
<a name="l03166"></a>03166 <span class="preprocessor"></span><span class="comment">/* [RW 8] Client1 context region. */</span>
<a name="l03167"></a>03167 <span class="preprocessor">#define TM_REG_CL1_CONT_REGION                   0x164034</span>
<a name="l03168"></a>03168 <span class="preprocessor"></span><span class="comment">/* [RW 8] Client2 context region. */</span>
<a name="l03169"></a>03169 <span class="preprocessor">#define TM_REG_CL2_CONT_REGION                   0x164038</span>
<a name="l03170"></a>03170 <span class="preprocessor"></span><span class="comment">/* [RW 2] Client in High priority client number. */</span>
<a name="l03171"></a>03171 <span class="preprocessor">#define TM_REG_CLIN_PRIOR0_CLIENT                0x164024</span>
<a name="l03172"></a>03172 <span class="preprocessor"></span><span class="comment">/* [RW 4] Load value for clout0 cred cnt. */</span>
<a name="l03173"></a>03173 <span class="preprocessor">#define TM_REG_CLOUT_CRDCNT0_VAL                 0x164220</span>
<a name="l03174"></a>03174 <span class="preprocessor"></span><span class="comment">/* [RW 4] Load value for clout1 cred cnt. */</span>
<a name="l03175"></a>03175 <span class="preprocessor">#define TM_REG_CLOUT_CRDCNT1_VAL                 0x164228</span>
<a name="l03176"></a>03176 <span class="preprocessor"></span><span class="comment">/* [RW 4] Load value for clout2 cred cnt. */</span>
<a name="l03177"></a>03177 <span class="preprocessor">#define TM_REG_CLOUT_CRDCNT2_VAL                 0x164230</span>
<a name="l03178"></a>03178 <span class="preprocessor"></span><span class="comment">/* [RW 1] Enable client0 input. */</span>
<a name="l03179"></a>03179 <span class="preprocessor">#define TM_REG_EN_CL0_INPUT                  0x164008</span>
<a name="l03180"></a>03180 <span class="preprocessor"></span><span class="comment">/* [RW 1] Enable client1 input. */</span>
<a name="l03181"></a>03181 <span class="preprocessor">#define TM_REG_EN_CL1_INPUT                  0x16400c</span>
<a name="l03182"></a>03182 <span class="preprocessor"></span><span class="comment">/* [RW 1] Enable client2 input. */</span>
<a name="l03183"></a>03183 <span class="preprocessor">#define TM_REG_EN_CL2_INPUT                  0x164010</span>
<a name="l03184"></a>03184 <span class="preprocessor"></span><span class="preprocessor">#define TM_REG_EN_LINEAR0_TIMER                  0x164014</span>
<a name="l03185"></a>03185 <span class="preprocessor"></span><span class="comment">/* [RW 1] Enable real time counter. */</span>
<a name="l03186"></a>03186 <span class="preprocessor">#define TM_REG_EN_REAL_TIME_CNT                  0x1640d8</span>
<a name="l03187"></a>03187 <span class="preprocessor"></span><span class="comment">/* [RW 1] Enable for Timers state machines. */</span>
<a name="l03188"></a>03188 <span class="preprocessor">#define TM_REG_EN_TIMERS                     0x164000</span>
<a name="l03189"></a>03189 <span class="preprocessor"></span><span class="comment">/* [RW 4] Load value for expiration credit cnt. CFC max number of</span>
<a name="l03190"></a>03190 <span class="comment">   outstanding load requests for timers (expiration) context loading. */</span>
<a name="l03191"></a>03191 <span class="preprocessor">#define TM_REG_EXP_CRDCNT_VAL                    0x164238</span>
<a name="l03192"></a>03192 <span class="preprocessor"></span><span class="comment">/* [RW 32] Linear0 logic address. */</span>
<a name="l03193"></a>03193 <span class="preprocessor">#define TM_REG_LIN0_LOGIC_ADDR                   0x164240</span>
<a name="l03194"></a>03194 <span class="preprocessor"></span><span class="comment">/* [RW 18] Linear0 Max active cid (in banks of 32 entries). */</span>
<a name="l03195"></a>03195 <span class="preprocessor">#define TM_REG_LIN0_MAX_ACTIVE_CID               0x164048</span>
<a name="l03196"></a>03196 <span class="preprocessor"></span><span class="comment">/* [WB 64] Linear0 phy address. */</span>
<a name="l03197"></a>03197 <span class="preprocessor">#define TM_REG_LIN0_PHY_ADDR                     0x164270</span>
<a name="l03198"></a>03198 <span class="preprocessor"></span><span class="comment">/* [RW 1] Linear0 physical address valid. */</span>
<a name="l03199"></a>03199 <span class="preprocessor">#define TM_REG_LIN0_PHY_ADDR_VALID               0x164248</span>
<a name="l03200"></a>03200 <span class="preprocessor"></span><span class="preprocessor">#define TM_REG_LIN0_SCAN_ON                  0x1640d0</span>
<a name="l03201"></a>03201 <span class="preprocessor"></span><span class="comment">/* [RW 24] Linear0 array scan timeout. */</span>
<a name="l03202"></a>03202 <span class="preprocessor">#define TM_REG_LIN0_SCAN_TIME                    0x16403c</span>
<a name="l03203"></a>03203 <span class="preprocessor"></span><span class="comment">/* [RW 32] Linear1 logic address. */</span>
<a name="l03204"></a>03204 <span class="preprocessor">#define TM_REG_LIN1_LOGIC_ADDR                   0x164250</span>
<a name="l03205"></a>03205 <span class="preprocessor"></span><span class="comment">/* [WB 64] Linear1 phy address. */</span>
<a name="l03206"></a>03206 <span class="preprocessor">#define TM_REG_LIN1_PHY_ADDR                     0x164280</span>
<a name="l03207"></a>03207 <span class="preprocessor"></span><span class="comment">/* [RW 1] Linear1 physical address valid. */</span>
<a name="l03208"></a>03208 <span class="preprocessor">#define TM_REG_LIN1_PHY_ADDR_VALID               0x164258</span>
<a name="l03209"></a>03209 <span class="preprocessor"></span><span class="comment">/* [RW 6] Linear timer set_clear fifo threshold. */</span>
<a name="l03210"></a>03210 <span class="preprocessor">#define TM_REG_LIN_SETCLR_FIFO_ALFULL_THR            0x164070</span>
<a name="l03211"></a>03211 <span class="preprocessor"></span><span class="comment">/* [RW 2] Load value for pci arbiter credit cnt. */</span>
<a name="l03212"></a>03212 <span class="preprocessor">#define TM_REG_PCIARB_CRDCNT_VAL                 0x164260</span>
<a name="l03213"></a>03213 <span class="preprocessor"></span><span class="comment">/* [RW 20] The amount of hardware cycles for each timer tick. */</span>
<a name="l03214"></a>03214 <span class="preprocessor">#define TM_REG_TIMER_TICK_SIZE                   0x16401c</span>
<a name="l03215"></a>03215 <span class="preprocessor"></span><span class="comment">/* [RW 8] Timers Context region. */</span>
<a name="l03216"></a>03216 <span class="preprocessor">#define TM_REG_TM_CONTEXT_REGION                 0x164044</span>
<a name="l03217"></a>03217 <span class="preprocessor"></span><span class="comment">/* [RW 1] Interrupt mask register #0 read/write */</span>
<a name="l03218"></a>03218 <span class="preprocessor">#define TM_REG_TM_INT_MASK                   0x1640fc</span>
<a name="l03219"></a>03219 <span class="preprocessor"></span><span class="comment">/* [R 1] Interrupt register #0 read */</span>
<a name="l03220"></a>03220 <span class="preprocessor">#define TM_REG_TM_INT_STS                    0x1640f0</span>
<a name="l03221"></a>03221 <span class="preprocessor"></span><span class="comment">/* [RW 8] The event id for aggregated interrupt 0 */</span>
<a name="l03222"></a>03222 <span class="preprocessor">#define TSDM_REG_AGG_INT_EVENT_0                 0x42038</span>
<a name="l03223"></a>03223 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_AGG_INT_EVENT_1                 0x4203c</span>
<a name="l03224"></a>03224 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_AGG_INT_EVENT_2                 0x42040</span>
<a name="l03225"></a>03225 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_AGG_INT_EVENT_3                 0x42044</span>
<a name="l03226"></a>03226 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_AGG_INT_EVENT_4                 0x42048</span>
<a name="l03227"></a>03227 <span class="preprocessor"></span><span class="comment">/* [RW 1] The T bit for aggregated interrupt 0 */</span>
<a name="l03228"></a>03228 <span class="preprocessor">#define TSDM_REG_AGG_INT_T_0                     0x420b8</span>
<a name="l03229"></a>03229 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_AGG_INT_T_1                     0x420bc</span>
<a name="l03230"></a>03230 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */</span>
<a name="l03231"></a>03231 <span class="preprocessor">#define TSDM_REG_CFC_RSP_START_ADDR              0x42008</span>
<a name="l03232"></a>03232 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #0 */</span>
<a name="l03233"></a>03233 <span class="preprocessor">#define TSDM_REG_CMP_COUNTER_MAX0                0x4201c</span>
<a name="l03234"></a>03234 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #1 */</span>
<a name="l03235"></a>03235 <span class="preprocessor">#define TSDM_REG_CMP_COUNTER_MAX1                0x42020</span>
<a name="l03236"></a>03236 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #2 */</span>
<a name="l03237"></a>03237 <span class="preprocessor">#define TSDM_REG_CMP_COUNTER_MAX2                0x42024</span>
<a name="l03238"></a>03238 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #3 */</span>
<a name="l03239"></a>03239 <span class="preprocessor">#define TSDM_REG_CMP_COUNTER_MAX3                0x42028</span>
<a name="l03240"></a>03240 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the completion</span>
<a name="l03241"></a>03241 <span class="comment">   counters. */</span>
<a name="l03242"></a>03242 <span class="preprocessor">#define TSDM_REG_CMP_COUNTER_START_ADDR              0x4200c</span>
<a name="l03243"></a>03243 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_ENABLE_IN1                  0x42238</span>
<a name="l03244"></a>03244 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_ENABLE_IN2                  0x4223c</span>
<a name="l03245"></a>03245 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_ENABLE_OUT1                     0x42240</span>
<a name="l03246"></a>03246 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_ENABLE_OUT2                     0x42244</span>
<a name="l03247"></a>03247 <span class="preprocessor"></span><span class="comment">/* [RW 4] The initial number of messages that can be sent to the pxp control</span>
<a name="l03248"></a>03248 <span class="comment">   interface without receiving any ACK. */</span>
<a name="l03249"></a>03249 <span class="preprocessor">#define TSDM_REG_INIT_CREDIT_PXP_CTRL                0x424bc</span>
<a name="l03250"></a>03250 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of ACK after placement messages received */</span>
<a name="l03251"></a>03251 <span class="preprocessor">#define TSDM_REG_NUM_OF_ACK_AFTER_PLACE              0x4227c</span>
<a name="l03252"></a>03252 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of packet end messages received from the parser */</span>
<a name="l03253"></a>03253 <span class="preprocessor">#define TSDM_REG_NUM_OF_PKT_END_MSG              0x42274</span>
<a name="l03254"></a>03254 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of requests received from the pxp async if */</span>
<a name="l03255"></a>03255 <span class="preprocessor">#define TSDM_REG_NUM_OF_PXP_ASYNC_REQ                0x42278</span>
<a name="l03256"></a>03256 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 0 */</span>
<a name="l03257"></a>03257 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q0_CMD                   0x42248</span>
<a name="l03258"></a>03258 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 10 */</span>
<a name="l03259"></a>03259 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q10_CMD                  0x4226c</span>
<a name="l03260"></a>03260 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 11 */</span>
<a name="l03261"></a>03261 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q11_CMD                  0x42270</span>
<a name="l03262"></a>03262 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 1 */</span>
<a name="l03263"></a>03263 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q1_CMD                   0x4224c</span>
<a name="l03264"></a>03264 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 3 */</span>
<a name="l03265"></a>03265 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q3_CMD                   0x42250</span>
<a name="l03266"></a>03266 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 4 */</span>
<a name="l03267"></a>03267 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q4_CMD                   0x42254</span>
<a name="l03268"></a>03268 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 5 */</span>
<a name="l03269"></a>03269 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q5_CMD                   0x42258</span>
<a name="l03270"></a>03270 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 6 */</span>
<a name="l03271"></a>03271 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q6_CMD                   0x4225c</span>
<a name="l03272"></a>03272 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 7 */</span>
<a name="l03273"></a>03273 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q7_CMD                   0x42260</span>
<a name="l03274"></a>03274 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 8 */</span>
<a name="l03275"></a>03275 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q8_CMD                   0x42264</span>
<a name="l03276"></a>03276 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 9 */</span>
<a name="l03277"></a>03277 <span class="preprocessor">#define TSDM_REG_NUM_OF_Q9_CMD                   0x42268</span>
<a name="l03278"></a>03278 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the packet end message */</span>
<a name="l03279"></a>03279 <span class="preprocessor">#define TSDM_REG_PCK_END_MSG_START_ADDR              0x42014</span>
<a name="l03280"></a>03280 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for queue counters */</span>
<a name="l03281"></a>03281 <span class="preprocessor">#define TSDM_REG_Q_COUNTER_START_ADDR                0x42010</span>
<a name="l03282"></a>03282 <span class="preprocessor"></span><span class="comment">/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */</span>
<a name="l03283"></a>03283 <span class="preprocessor">#define TSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY            0x42548</span>
<a name="l03284"></a>03284 <span class="preprocessor"></span><span class="comment">/* [R 1] parser fifo empty in sdm_sync block */</span>
<a name="l03285"></a>03285 <span class="preprocessor">#define TSDM_REG_SYNC_PARSER_EMPTY               0x42550</span>
<a name="l03286"></a>03286 <span class="preprocessor"></span><span class="comment">/* [R 1] parser serial fifo empty in sdm_sync block */</span>
<a name="l03287"></a>03287 <span class="preprocessor">#define TSDM_REG_SYNC_SYNC_EMPTY                 0x42558</span>
<a name="l03288"></a>03288 <span class="preprocessor"></span><span class="comment">/* [RW 32] Tick for timer counter. Applicable only when</span>
<a name="l03289"></a>03289 <span class="comment">   ~tsdm_registers_timer_tick_enable.timer_tick_enable =1 */</span>
<a name="l03290"></a>03290 <span class="preprocessor">#define TSDM_REG_TIMER_TICK                  0x42000</span>
<a name="l03291"></a>03291 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l03292"></a>03292 <span class="preprocessor">#define TSDM_REG_TSDM_INT_MASK_0                 0x4229c</span>
<a name="l03293"></a>03293 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_TSDM_INT_MASK_1                 0x422ac</span>
<a name="l03294"></a>03294 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l03295"></a>03295 <span class="preprocessor">#define TSDM_REG_TSDM_INT_STS_0                  0x42290</span>
<a name="l03296"></a>03296 <span class="preprocessor"></span><span class="preprocessor">#define TSDM_REG_TSDM_INT_STS_1                  0x422a0</span>
<a name="l03297"></a>03297 <span class="preprocessor"></span><span class="comment">/* [RW 11] Parity mask register #0 read/write */</span>
<a name="l03298"></a>03298 <span class="preprocessor">#define TSDM_REG_TSDM_PRTY_MASK                  0x422bc</span>
<a name="l03299"></a>03299 <span class="preprocessor"></span><span class="comment">/* [R 11] Parity register #0 read */</span>
<a name="l03300"></a>03300 <span class="preprocessor">#define TSDM_REG_TSDM_PRTY_STS                   0x422b0</span>
<a name="l03301"></a>03301 <span class="preprocessor"></span><span class="comment">/* [RW 5] The number of time_slots in the arbitration cycle */</span>
<a name="l03302"></a>03302 <span class="preprocessor">#define TSEM_REG_ARB_CYCLE_SIZE                  0x180034</span>
<a name="l03303"></a>03303 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 0. Source</span>
<a name="l03304"></a>03304 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03305"></a>03305 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2 */</span>
<a name="l03306"></a>03306 <span class="preprocessor">#define TSEM_REG_ARB_ELEMENT0                    0x180020</span>
<a name="l03307"></a>03307 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 1. Source</span>
<a name="l03308"></a>03308 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03309"></a>03309 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l03310"></a>03310 <span class="comment">   Could not be equal to register ~tsem_registers_arb_element0.arb_element0 */</span>
<a name="l03311"></a>03311 <span class="preprocessor">#define TSEM_REG_ARB_ELEMENT1                    0x180024</span>
<a name="l03312"></a>03312 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 2. Source</span>
<a name="l03313"></a>03313 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03314"></a>03314 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l03315"></a>03315 <span class="comment">   Could not be equal to register ~tsem_registers_arb_element0.arb_element0</span>
<a name="l03316"></a>03316 <span class="comment">   and ~tsem_registers_arb_element1.arb_element1 */</span>
<a name="l03317"></a>03317 <span class="preprocessor">#define TSEM_REG_ARB_ELEMENT2                    0x180028</span>
<a name="l03318"></a>03318 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 3. Source</span>
<a name="l03319"></a>03319 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03320"></a>03320 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could</span>
<a name="l03321"></a>03321 <span class="comment">   not be equal to register ~tsem_registers_arb_element0.arb_element0 and</span>
<a name="l03322"></a>03322 <span class="comment">   ~tsem_registers_arb_element1.arb_element1 and</span>
<a name="l03323"></a>03323 <span class="comment">   ~tsem_registers_arb_element2.arb_element2 */</span>
<a name="l03324"></a>03324 <span class="preprocessor">#define TSEM_REG_ARB_ELEMENT3                    0x18002c</span>
<a name="l03325"></a>03325 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 4. Source</span>
<a name="l03326"></a>03326 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03327"></a>03327 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l03328"></a>03328 <span class="comment">   Could not be equal to register ~tsem_registers_arb_element0.arb_element0</span>
<a name="l03329"></a>03329 <span class="comment">   and ~tsem_registers_arb_element1.arb_element1 and</span>
<a name="l03330"></a>03330 <span class="comment">   ~tsem_registers_arb_element2.arb_element2 and</span>
<a name="l03331"></a>03331 <span class="comment">   ~tsem_registers_arb_element3.arb_element3 */</span>
<a name="l03332"></a>03332 <span class="preprocessor">#define TSEM_REG_ARB_ELEMENT4                    0x180030</span>
<a name="l03333"></a>03333 <span class="preprocessor"></span><span class="preprocessor">#define TSEM_REG_ENABLE_IN                   0x1800a4</span>
<a name="l03334"></a>03334 <span class="preprocessor"></span><span class="preprocessor">#define TSEM_REG_ENABLE_OUT                  0x1800a8</span>
<a name="l03335"></a>03335 <span class="preprocessor"></span><span class="comment">/* [RW 32] This address space contains all registers and memories that are</span>
<a name="l03336"></a>03336 <span class="comment">   placed in SEM_FAST block. The SEM_FAST registers are described in</span>
<a name="l03337"></a>03337 <span class="comment">   appendix B. In order to access the sem_fast registers the base address</span>
<a name="l03338"></a>03338 <span class="comment">   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */</span>
<a name="l03339"></a>03339 <span class="preprocessor">#define TSEM_REG_FAST_MEMORY                     0x1a0000</span>
<a name="l03340"></a>03340 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from FIC0 May be updated during run_time</span>
<a name="l03341"></a>03341 <span class="comment">   by the microcode */</span>
<a name="l03342"></a>03342 <span class="preprocessor">#define TSEM_REG_FIC0_DISABLE                    0x180224</span>
<a name="l03343"></a>03343 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from FIC1 May be updated during run_time</span>
<a name="l03344"></a>03344 <span class="comment">   by the microcode */</span>
<a name="l03345"></a>03345 <span class="preprocessor">#define TSEM_REG_FIC1_DISABLE                    0x180234</span>
<a name="l03346"></a>03346 <span class="preprocessor"></span><span class="comment">/* [RW 15] Interrupt table Read and write access to it is not possible in</span>
<a name="l03347"></a>03347 <span class="comment">   the middle of the work */</span>
<a name="l03348"></a>03348 <span class="preprocessor">#define TSEM_REG_INT_TABLE                   0x180400</span>
<a name="l03349"></a>03349 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that entered through</span>
<a name="l03350"></a>03350 <span class="comment">   FIC0 */</span>
<a name="l03351"></a>03351 <span class="preprocessor">#define TSEM_REG_MSG_NUM_FIC0                    0x180000</span>
<a name="l03352"></a>03352 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that entered through</span>
<a name="l03353"></a>03353 <span class="comment">   FIC1 */</span>
<a name="l03354"></a>03354 <span class="preprocessor">#define TSEM_REG_MSG_NUM_FIC1                    0x180004</span>
<a name="l03355"></a>03355 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l03356"></a>03356 <span class="comment">   FOC0 */</span>
<a name="l03357"></a>03357 <span class="preprocessor">#define TSEM_REG_MSG_NUM_FOC0                    0x180008</span>
<a name="l03358"></a>03358 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l03359"></a>03359 <span class="comment">   FOC1 */</span>
<a name="l03360"></a>03360 <span class="preprocessor">#define TSEM_REG_MSG_NUM_FOC1                    0x18000c</span>
<a name="l03361"></a>03361 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l03362"></a>03362 <span class="comment">   FOC2 */</span>
<a name="l03363"></a>03363 <span class="preprocessor">#define TSEM_REG_MSG_NUM_FOC2                    0x180010</span>
<a name="l03364"></a>03364 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l03365"></a>03365 <span class="comment">   FOC3 */</span>
<a name="l03366"></a>03366 <span class="preprocessor">#define TSEM_REG_MSG_NUM_FOC3                    0x180014</span>
<a name="l03367"></a>03367 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from the passive buffer May be updated</span>
<a name="l03368"></a>03368 <span class="comment">   during run_time by the microcode */</span>
<a name="l03369"></a>03369 <span class="preprocessor">#define TSEM_REG_PAS_DISABLE                     0x18024c</span>
<a name="l03370"></a>03370 <span class="preprocessor"></span><span class="comment">/* [WB 128] Debug only. Passive buffer memory */</span>
<a name="l03371"></a>03371 <span class="preprocessor">#define TSEM_REG_PASSIVE_BUFFER                  0x181000</span>
<a name="l03372"></a>03372 <span class="preprocessor"></span><span class="comment">/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */</span>
<a name="l03373"></a>03373 <span class="preprocessor">#define TSEM_REG_PRAM                        0x1c0000</span>
<a name="l03374"></a>03374 <span class="preprocessor"></span><span class="comment">/* [R 8] Valid sleeping threads indication have bit per thread */</span>
<a name="l03375"></a>03375 <span class="preprocessor">#define TSEM_REG_SLEEP_THREADS_VALID                 0x18026c</span>
<a name="l03376"></a>03376 <span class="preprocessor"></span><span class="comment">/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */</span>
<a name="l03377"></a>03377 <span class="preprocessor">#define TSEM_REG_SLOW_EXT_STORE_EMPTY                0x1802a0</span>
<a name="l03378"></a>03378 <span class="preprocessor"></span><span class="comment">/* [RW 8] List of free threads . There is a bit per thread. */</span>
<a name="l03379"></a>03379 <span class="preprocessor">#define TSEM_REG_THREADS_LIST                    0x1802e4</span>
<a name="l03380"></a>03380 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 0 */</span>
<a name="l03381"></a>03381 <span class="preprocessor">#define TSEM_REG_TS_0_AS                     0x180038</span>
<a name="l03382"></a>03382 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 10 */</span>
<a name="l03383"></a>03383 <span class="preprocessor">#define TSEM_REG_TS_10_AS                    0x180060</span>
<a name="l03384"></a>03384 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 11 */</span>
<a name="l03385"></a>03385 <span class="preprocessor">#define TSEM_REG_TS_11_AS                    0x180064</span>
<a name="l03386"></a>03386 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 12 */</span>
<a name="l03387"></a>03387 <span class="preprocessor">#define TSEM_REG_TS_12_AS                    0x180068</span>
<a name="l03388"></a>03388 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 13 */</span>
<a name="l03389"></a>03389 <span class="preprocessor">#define TSEM_REG_TS_13_AS                    0x18006c</span>
<a name="l03390"></a>03390 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 14 */</span>
<a name="l03391"></a>03391 <span class="preprocessor">#define TSEM_REG_TS_14_AS                    0x180070</span>
<a name="l03392"></a>03392 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 15 */</span>
<a name="l03393"></a>03393 <span class="preprocessor">#define TSEM_REG_TS_15_AS                    0x180074</span>
<a name="l03394"></a>03394 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 16 */</span>
<a name="l03395"></a>03395 <span class="preprocessor">#define TSEM_REG_TS_16_AS                    0x180078</span>
<a name="l03396"></a>03396 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 17 */</span>
<a name="l03397"></a>03397 <span class="preprocessor">#define TSEM_REG_TS_17_AS                    0x18007c</span>
<a name="l03398"></a>03398 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 18 */</span>
<a name="l03399"></a>03399 <span class="preprocessor">#define TSEM_REG_TS_18_AS                    0x180080</span>
<a name="l03400"></a>03400 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 1 */</span>
<a name="l03401"></a>03401 <span class="preprocessor">#define TSEM_REG_TS_1_AS                     0x18003c</span>
<a name="l03402"></a>03402 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 2 */</span>
<a name="l03403"></a>03403 <span class="preprocessor">#define TSEM_REG_TS_2_AS                     0x180040</span>
<a name="l03404"></a>03404 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 3 */</span>
<a name="l03405"></a>03405 <span class="preprocessor">#define TSEM_REG_TS_3_AS                     0x180044</span>
<a name="l03406"></a>03406 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 4 */</span>
<a name="l03407"></a>03407 <span class="preprocessor">#define TSEM_REG_TS_4_AS                     0x180048</span>
<a name="l03408"></a>03408 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 5 */</span>
<a name="l03409"></a>03409 <span class="preprocessor">#define TSEM_REG_TS_5_AS                     0x18004c</span>
<a name="l03410"></a>03410 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 6 */</span>
<a name="l03411"></a>03411 <span class="preprocessor">#define TSEM_REG_TS_6_AS                     0x180050</span>
<a name="l03412"></a>03412 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 7 */</span>
<a name="l03413"></a>03413 <span class="preprocessor">#define TSEM_REG_TS_7_AS                     0x180054</span>
<a name="l03414"></a>03414 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 8 */</span>
<a name="l03415"></a>03415 <span class="preprocessor">#define TSEM_REG_TS_8_AS                     0x180058</span>
<a name="l03416"></a>03416 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 9 */</span>
<a name="l03417"></a>03417 <span class="preprocessor">#define TSEM_REG_TS_9_AS                     0x18005c</span>
<a name="l03418"></a>03418 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l03419"></a>03419 <span class="preprocessor">#define TSEM_REG_TSEM_INT_MASK_0                 0x180100</span>
<a name="l03420"></a>03420 <span class="preprocessor"></span><span class="preprocessor">#define TSEM_REG_TSEM_INT_MASK_1                 0x180110</span>
<a name="l03421"></a>03421 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l03422"></a>03422 <span class="preprocessor">#define TSEM_REG_TSEM_INT_STS_0                  0x1800f4</span>
<a name="l03423"></a>03423 <span class="preprocessor"></span><span class="preprocessor">#define TSEM_REG_TSEM_INT_STS_1                  0x180104</span>
<a name="l03424"></a>03424 <span class="preprocessor"></span><span class="comment">/* [RW 32] Parity mask register #0 read/write */</span>
<a name="l03425"></a>03425 <span class="preprocessor">#define TSEM_REG_TSEM_PRTY_MASK_0                0x180120</span>
<a name="l03426"></a>03426 <span class="preprocessor"></span><span class="preprocessor">#define TSEM_REG_TSEM_PRTY_MASK_1                0x180130</span>
<a name="l03427"></a>03427 <span class="preprocessor"></span><span class="comment">/* [R 32] Parity register #0 read */</span>
<a name="l03428"></a>03428 <span class="preprocessor">#define TSEM_REG_TSEM_PRTY_STS_0                 0x180114</span>
<a name="l03429"></a>03429 <span class="preprocessor"></span><span class="preprocessor">#define TSEM_REG_TSEM_PRTY_STS_1                 0x180124</span>
<a name="l03430"></a>03430 <span class="preprocessor"></span><span class="comment">/* [R 5] Used to read the XX protection CAM occupancy counter. */</span>
<a name="l03431"></a>03431 <span class="preprocessor">#define UCM_REG_CAM_OCCUP                    0xe0170</span>
<a name="l03432"></a>03432 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU AG read Interface enable. If 0 - the request input is</span>
<a name="l03433"></a>03433 <span class="comment">   disregarded; valid output is deasserted; all other signals are treated as</span>
<a name="l03434"></a>03434 <span class="comment">   usual; if 1 - normal activity. */</span>
<a name="l03435"></a>03435 <span class="preprocessor">#define UCM_REG_CDU_AG_RD_IFEN                   0xe0038</span>
<a name="l03436"></a>03436 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input</span>
<a name="l03437"></a>03437 <span class="comment">   are disregarded; all other signals are treated as usual; if 1 - normal</span>
<a name="l03438"></a>03438 <span class="comment">   activity. */</span>
<a name="l03439"></a>03439 <span class="preprocessor">#define UCM_REG_CDU_AG_WR_IFEN                   0xe0034</span>
<a name="l03440"></a>03440 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is</span>
<a name="l03441"></a>03441 <span class="comment">   disregarded; valid output is deasserted; all other signals are treated as</span>
<a name="l03442"></a>03442 <span class="comment">   usual; if 1 - normal activity. */</span>
<a name="l03443"></a>03443 <span class="preprocessor">#define UCM_REG_CDU_SM_RD_IFEN                   0xe0040</span>
<a name="l03444"></a>03444 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid</span>
<a name="l03445"></a>03445 <span class="comment">   input is disregarded; all other signals are treated as usual; if 1 -</span>
<a name="l03446"></a>03446 <span class="comment">   normal activity. */</span>
<a name="l03447"></a>03447 <span class="preprocessor">#define UCM_REG_CDU_SM_WR_IFEN                   0xe003c</span>
<a name="l03448"></a>03448 <span class="preprocessor"></span><span class="comment">/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes</span>
<a name="l03449"></a>03449 <span class="comment">   the initial credit value; read returns the current value of the credit</span>
<a name="l03450"></a>03450 <span class="comment">   counter. Must be initialized to 1 at start-up. */</span>
<a name="l03451"></a>03451 <span class="preprocessor">#define UCM_REG_CFC_INIT_CRD                     0xe0204</span>
<a name="l03452"></a>03452 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the CP input in the WRR mechanism. 0 stands for</span>
<a name="l03453"></a>03453 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03454"></a>03454 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03455"></a>03455 <span class="preprocessor">#define UCM_REG_CP_WEIGHT                    0xe00c4</span>
<a name="l03456"></a>03456 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input csem Interface enable. If 0 - the valid input is</span>
<a name="l03457"></a>03457 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03458"></a>03458 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03459"></a>03459 <span class="preprocessor">#define UCM_REG_CSEM_IFEN                    0xe0028</span>
<a name="l03460"></a>03460 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l03461"></a>03461 <span class="comment">   at the csem interface is detected. */</span>
<a name="l03462"></a>03462 <span class="preprocessor">#define UCM_REG_CSEM_LENGTH_MIS                  0xe0160</span>
<a name="l03463"></a>03463 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input csem in the WRR mechanism. 0 stands for</span>
<a name="l03464"></a>03464 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03465"></a>03465 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03466"></a>03466 <span class="preprocessor">#define UCM_REG_CSEM_WEIGHT                  0xe00b8</span>
<a name="l03467"></a>03467 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input dorq Interface enable. If 0 - the valid input is</span>
<a name="l03468"></a>03468 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03469"></a>03469 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03470"></a>03470 <span class="preprocessor">#define UCM_REG_DORQ_IFEN                    0xe0030</span>
<a name="l03471"></a>03471 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l03472"></a>03472 <span class="comment">   at the dorq interface is detected. */</span>
<a name="l03473"></a>03473 <span class="preprocessor">#define UCM_REG_DORQ_LENGTH_MIS                  0xe0168</span>
<a name="l03474"></a>03474 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input dorq in the WRR mechanism. 0 stands for</span>
<a name="l03475"></a>03475 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03476"></a>03476 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03477"></a>03477 <span class="preprocessor">#define UCM_REG_DORQ_WEIGHT                  0xe00c0</span>
<a name="l03478"></a>03478 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID in case ErrorFlg input message bit is set. */</span>
<a name="l03479"></a>03479 <span class="preprocessor">#define UCM_REG_ERR_EVNT_ID                  0xe00a4</span>
<a name="l03480"></a>03480 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM erroneous header for QM and Timers formatting. */</span>
<a name="l03481"></a>03481 <span class="preprocessor">#define UCM_REG_ERR_UCM_HDR                  0xe00a0</span>
<a name="l03482"></a>03482 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID for Timers expiration. */</span>
<a name="l03483"></a>03483 <span class="preprocessor">#define UCM_REG_EXPR_EVNT_ID                     0xe00a8</span>
<a name="l03484"></a>03484 <span class="preprocessor"></span><span class="comment">/* [RW 8] FIC0 output initial credit. Max credit available - 255.Write</span>
<a name="l03485"></a>03485 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l03486"></a>03486 <span class="comment">   credit counter. Must be initialized to 64 at start-up. */</span>
<a name="l03487"></a>03487 <span class="preprocessor">#define UCM_REG_FIC0_INIT_CRD                    0xe020c</span>
<a name="l03488"></a>03488 <span class="preprocessor"></span><span class="comment">/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write</span>
<a name="l03489"></a>03489 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l03490"></a>03490 <span class="comment">   credit counter. Must be initialized to 64 at start-up. */</span>
<a name="l03491"></a>03491 <span class="preprocessor">#define UCM_REG_FIC1_INIT_CRD                    0xe0210</span>
<a name="l03492"></a>03492 <span class="preprocessor"></span><span class="comment">/* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1</span>
<a name="l03493"></a>03493 <span class="comment">   - strict priority defined by ~ucm_registers_gr_ag_pr.gr_ag_pr;</span>
<a name="l03494"></a>03494 <span class="comment">   ~ucm_registers_gr_ld0_pr.gr_ld0_pr and</span>
<a name="l03495"></a>03495 <span class="comment">   ~ucm_registers_gr_ld1_pr.gr_ld1_pr. */</span>
<a name="l03496"></a>03496 <span class="preprocessor">#define UCM_REG_GR_ARB_TYPE                  0xe0144</span>
<a name="l03497"></a>03497 <span class="preprocessor"></span><span class="comment">/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the</span>
<a name="l03498"></a>03498 <span class="comment">   highest priority is 3. It is supposed that the Store channel group is</span>
<a name="l03499"></a>03499 <span class="comment">   compliment to the others. */</span>
<a name="l03500"></a>03500 <span class="preprocessor">#define UCM_REG_GR_LD0_PR                    0xe014c</span>
<a name="l03501"></a>03501 <span class="preprocessor"></span><span class="comment">/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the</span>
<a name="l03502"></a>03502 <span class="comment">   highest priority is 3. It is supposed that the Store channel group is</span>
<a name="l03503"></a>03503 <span class="comment">   compliment to the others. */</span>
<a name="l03504"></a>03504 <span class="preprocessor">#define UCM_REG_GR_LD1_PR                    0xe0150</span>
<a name="l03505"></a>03505 <span class="preprocessor"></span><span class="comment">/* [RW 2] The queue index for invalidate counter flag decision. */</span>
<a name="l03506"></a>03506 <span class="preprocessor">#define UCM_REG_INV_CFLG_Q                   0xe00e4</span>
<a name="l03507"></a>03507 <span class="preprocessor"></span><span class="comment">/* [RW 5] The number of double REG-pairs; loaded from the STORM context and</span>
<a name="l03508"></a>03508 <span class="comment">   sent to STORM; for a specific connection type. the double REG-pairs are</span>
<a name="l03509"></a>03509 <span class="comment">   used in order to align to STORM context row size of 128 bits. The offset</span>
<a name="l03510"></a>03510 <span class="comment">   of these data in the STORM context is always 0. Index _i stands for the</span>
<a name="l03511"></a>03511 <span class="comment">   connection type (one of 16). */</span>
<a name="l03512"></a>03512 <span class="preprocessor">#define UCM_REG_N_SM_CTX_LD_0                    0xe0054</span>
<a name="l03513"></a>03513 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_N_SM_CTX_LD_1                    0xe0058</span>
<a name="l03514"></a>03514 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_N_SM_CTX_LD_2                    0xe005c</span>
<a name="l03515"></a>03515 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_N_SM_CTX_LD_3                    0xe0060</span>
<a name="l03516"></a>03516 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_N_SM_CTX_LD_4                    0xe0064</span>
<a name="l03517"></a>03517 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_N_SM_CTX_LD_5                    0xe0068</span>
<a name="l03518"></a>03518 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_PHYS_QNUM0_0                     0xe0110</span>
<a name="l03519"></a>03519 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_PHYS_QNUM0_1                     0xe0114</span>
<a name="l03520"></a>03520 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_PHYS_QNUM1_0                     0xe0118</span>
<a name="l03521"></a>03521 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_PHYS_QNUM1_1                     0xe011c</span>
<a name="l03522"></a>03522 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_PHYS_QNUM2_0                     0xe0120</span>
<a name="l03523"></a>03523 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_PHYS_QNUM2_1                     0xe0124</span>
<a name="l03524"></a>03524 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_PHYS_QNUM3_0                     0xe0128</span>
<a name="l03525"></a>03525 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_PHYS_QNUM3_1                     0xe012c</span>
<a name="l03526"></a>03526 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID for Timers formatting in case of stop done. */</span>
<a name="l03527"></a>03527 <span class="preprocessor">#define UCM_REG_STOP_EVNT_ID                     0xe00ac</span>
<a name="l03528"></a>03528 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l03529"></a>03529 <span class="comment">   at the STORM interface is detected. */</span>
<a name="l03530"></a>03530 <span class="preprocessor">#define UCM_REG_STORM_LENGTH_MIS                 0xe0154</span>
<a name="l03531"></a>03531 <span class="preprocessor"></span><span class="comment">/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is</span>
<a name="l03532"></a>03532 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03533"></a>03533 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03534"></a>03534 <span class="preprocessor">#define UCM_REG_STORM_UCM_IFEN                   0xe0010</span>
<a name="l03535"></a>03535 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the STORM input in the WRR mechanism. 0 stands for</span>
<a name="l03536"></a>03536 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03537"></a>03537 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03538"></a>03538 <span class="preprocessor">#define UCM_REG_STORM_WEIGHT                     0xe00b0</span>
<a name="l03539"></a>03539 <span class="preprocessor"></span><span class="comment">/* [RW 4] Timers output initial credit. Max credit available - 15.Write</span>
<a name="l03540"></a>03540 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l03541"></a>03541 <span class="comment">   credit counter. Must be initialized to 4 at start-up. */</span>
<a name="l03542"></a>03542 <span class="preprocessor">#define UCM_REG_TM_INIT_CRD                  0xe021c</span>
<a name="l03543"></a>03543 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header for Timers expiration command. */</span>
<a name="l03544"></a>03544 <span class="preprocessor">#define UCM_REG_TM_UCM_HDR                   0xe009c</span>
<a name="l03545"></a>03545 <span class="preprocessor"></span><span class="comment">/* [RW 1] Timers - CM Interface enable. If 0 - the valid input is</span>
<a name="l03546"></a>03546 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03547"></a>03547 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03548"></a>03548 <span class="preprocessor">#define UCM_REG_TM_UCM_IFEN                  0xe001c</span>
<a name="l03549"></a>03549 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the Timers input in the WRR mechanism. 0 stands for</span>
<a name="l03550"></a>03550 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03551"></a>03551 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03552"></a>03552 <span class="preprocessor">#define UCM_REG_TM_WEIGHT                    0xe00d4</span>
<a name="l03553"></a>03553 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input tsem Interface enable. If 0 - the valid input is</span>
<a name="l03554"></a>03554 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03555"></a>03555 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03556"></a>03556 <span class="preprocessor">#define UCM_REG_TSEM_IFEN                    0xe0024</span>
<a name="l03557"></a>03557 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l03558"></a>03558 <span class="comment">   at the tsem interface is detected. */</span>
<a name="l03559"></a>03559 <span class="preprocessor">#define UCM_REG_TSEM_LENGTH_MIS                  0xe015c</span>
<a name="l03560"></a>03560 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input tsem in the WRR mechanism. 0 stands for</span>
<a name="l03561"></a>03561 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03562"></a>03562 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03563"></a>03563 <span class="preprocessor">#define UCM_REG_TSEM_WEIGHT                  0xe00b4</span>
<a name="l03564"></a>03564 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l03565"></a>03565 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l03566"></a>03566 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03567"></a>03567 <span class="preprocessor">#define UCM_REG_UCM_CFC_IFEN                     0xe0044</span>
<a name="l03568"></a>03568 <span class="preprocessor"></span><span class="comment">/* [RW 11] Interrupt mask register #0 read/write */</span>
<a name="l03569"></a>03569 <span class="preprocessor">#define UCM_REG_UCM_INT_MASK                     0xe01d4</span>
<a name="l03570"></a>03570 <span class="preprocessor"></span><span class="comment">/* [R 11] Interrupt register #0 read */</span>
<a name="l03571"></a>03571 <span class="preprocessor">#define UCM_REG_UCM_INT_STS                  0xe01c8</span>
<a name="l03572"></a>03572 <span class="preprocessor"></span><span class="comment">/* [R 27] Parity register #0 read */</span>
<a name="l03573"></a>03573 <span class="preprocessor">#define UCM_REG_UCM_PRTY_STS                     0xe01d8</span>
<a name="l03574"></a>03574 <span class="preprocessor"></span><span class="comment">/* [RW 2] The size of AG context region 0 in REG-pairs. Designates the MS</span>
<a name="l03575"></a>03575 <span class="comment">   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).</span>
<a name="l03576"></a>03576 <span class="comment">   Is used to determine the number of the AG context REG-pairs written back;</span>
<a name="l03577"></a>03577 <span class="comment">   when the Reg1WbFlg isn&#39;t set. */</span>
<a name="l03578"></a>03578 <span class="preprocessor">#define UCM_REG_UCM_REG0_SZ                  0xe00dc</span>
<a name="l03579"></a>03579 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is</span>
<a name="l03580"></a>03580 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l03581"></a>03581 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03582"></a>03582 <span class="preprocessor">#define UCM_REG_UCM_STORM0_IFEN                  0xe0004</span>
<a name="l03583"></a>03583 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is</span>
<a name="l03584"></a>03584 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l03585"></a>03585 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03586"></a>03586 <span class="preprocessor">#define UCM_REG_UCM_STORM1_IFEN                  0xe0008</span>
<a name="l03587"></a>03587 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - Timers Interface enable. If 0 - the valid input is</span>
<a name="l03588"></a>03588 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03589"></a>03589 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03590"></a>03590 <span class="preprocessor">#define UCM_REG_UCM_TM_IFEN                  0xe0020</span>
<a name="l03591"></a>03591 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is</span>
<a name="l03592"></a>03592 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l03593"></a>03593 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03594"></a>03594 <span class="preprocessor">#define UCM_REG_UCM_UQM_IFEN                     0xe000c</span>
<a name="l03595"></a>03595 <span class="preprocessor"></span><span class="comment">/* [RW 1] If set the Q index; received from the QM is inserted to event ID. */</span>
<a name="l03596"></a>03596 <span class="preprocessor">#define UCM_REG_UCM_UQM_USE_Q                    0xe00d8</span>
<a name="l03597"></a>03597 <span class="preprocessor"></span><span class="comment">/* [RW 6] QM output initial credit. Max credit available - 32.Write writes</span>
<a name="l03598"></a>03598 <span class="comment">   the initial credit value; read returns the current value of the credit</span>
<a name="l03599"></a>03599 <span class="comment">   counter. Must be initialized to 32 at start-up. */</span>
<a name="l03600"></a>03600 <span class="preprocessor">#define UCM_REG_UQM_INIT_CRD                     0xe0220</span>
<a name="l03601"></a>03601 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0</span>
<a name="l03602"></a>03602 <span class="comment">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03603"></a>03603 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03604"></a>03604 <span class="preprocessor">#define UCM_REG_UQM_P_WEIGHT                     0xe00cc</span>
<a name="l03605"></a>03605 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the QM (secondary) input in the WRR mechanism. 0</span>
<a name="l03606"></a>03606 <span class="comment">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03607"></a>03607 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03608"></a>03608 <span class="preprocessor">#define UCM_REG_UQM_S_WEIGHT                     0xe00d0</span>
<a name="l03609"></a>03609 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header value for QM request (primary). */</span>
<a name="l03610"></a>03610 <span class="preprocessor">#define UCM_REG_UQM_UCM_HDR_P                    0xe0094</span>
<a name="l03611"></a>03611 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header value for QM request (secondary). */</span>
<a name="l03612"></a>03612 <span class="preprocessor">#define UCM_REG_UQM_UCM_HDR_S                    0xe0098</span>
<a name="l03613"></a>03613 <span class="preprocessor"></span><span class="comment">/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l03614"></a>03614 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l03615"></a>03615 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03616"></a>03616 <span class="preprocessor">#define UCM_REG_UQM_UCM_IFEN                     0xe0014</span>
<a name="l03617"></a>03617 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l03618"></a>03618 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l03619"></a>03619 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03620"></a>03620 <span class="preprocessor">#define UCM_REG_USDM_IFEN                    0xe0018</span>
<a name="l03621"></a>03621 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l03622"></a>03622 <span class="comment">   at the SDM interface is detected. */</span>
<a name="l03623"></a>03623 <span class="preprocessor">#define UCM_REG_USDM_LENGTH_MIS                  0xe0158</span>
<a name="l03624"></a>03624 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for</span>
<a name="l03625"></a>03625 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03626"></a>03626 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03627"></a>03627 <span class="preprocessor">#define UCM_REG_USDM_WEIGHT                  0xe00c8</span>
<a name="l03628"></a>03628 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input xsem Interface enable. If 0 - the valid input is</span>
<a name="l03629"></a>03629 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03630"></a>03630 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03631"></a>03631 <span class="preprocessor">#define UCM_REG_XSEM_IFEN                    0xe002c</span>
<a name="l03632"></a>03632 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<a name="l03633"></a>03633 <span class="comment">   at the xsem interface isdetected. */</span>
<a name="l03634"></a>03634 <span class="preprocessor">#define UCM_REG_XSEM_LENGTH_MIS                  0xe0164</span>
<a name="l03635"></a>03635 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input xsem in the WRR mechanism. 0 stands for</span>
<a name="l03636"></a>03636 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03637"></a>03637 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03638"></a>03638 <span class="preprocessor">#define UCM_REG_XSEM_WEIGHT                  0xe00bc</span>
<a name="l03639"></a>03639 <span class="preprocessor"></span><span class="comment">/* [RW 20] Indirect access to the descriptor table of the XX protection</span>
<a name="l03640"></a>03640 <span class="comment">   mechanism. The fields are:[5:0] - message length; 14:6] - message</span>
<a name="l03641"></a>03641 <span class="comment">   pointer; 19:15] - next pointer. */</span>
<a name="l03642"></a>03642 <span class="preprocessor">#define UCM_REG_XX_DESCR_TABLE                   0xe0280</span>
<a name="l03643"></a>03643 <span class="preprocessor"></span><span class="preprocessor">#define UCM_REG_XX_DESCR_TABLE_SIZE              32</span>
<a name="l03644"></a>03644 <span class="preprocessor"></span><span class="comment">/* [R 6] Use to read the XX protection Free counter. */</span>
<a name="l03645"></a>03645 <span class="preprocessor">#define UCM_REG_XX_FREE                      0xe016c</span>
<a name="l03646"></a>03646 <span class="preprocessor"></span><span class="comment">/* [RW 6] Initial value for the credit counter; responsible for fulfilling</span>
<a name="l03647"></a>03647 <span class="comment">   of the Input Stage XX protection buffer by the XX protection pending</span>
<a name="l03648"></a>03648 <span class="comment">   messages. Write writes the initial credit value; read returns the current</span>
<a name="l03649"></a>03649 <span class="comment">   value of the credit counter. Must be initialized to 12 at start-up. */</span>
<a name="l03650"></a>03650 <span class="preprocessor">#define UCM_REG_XX_INIT_CRD                  0xe0224</span>
<a name="l03651"></a>03651 <span class="preprocessor"></span><span class="comment">/* [RW 6] The maximum number of pending messages; which may be stored in XX</span>
<a name="l03652"></a>03652 <span class="comment">   protection. ~ucm_registers_xx_free.xx_free read on read. */</span>
<a name="l03653"></a>03653 <span class="preprocessor">#define UCM_REG_XX_MSG_NUM                   0xe0228</span>
<a name="l03654"></a>03654 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */</span>
<a name="l03655"></a>03655 <span class="preprocessor">#define UCM_REG_XX_OVFL_EVNT_ID                  0xe004c</span>
<a name="l03656"></a>03656 <span class="preprocessor"></span><span class="comment">/* [RW 16] Indirect access to the XX table of the XX protection mechanism.</span>
<a name="l03657"></a>03657 <span class="comment">   The fields are: [4:0] - tail pointer; 10:5] - Link List size; 15:11] -</span>
<a name="l03658"></a>03658 <span class="comment">   header pointer. */</span>
<a name="l03659"></a>03659 <span class="preprocessor">#define UCM_REG_XX_TABLE                     0xe0300</span>
<a name="l03660"></a>03660 <span class="preprocessor"></span><span class="comment">/* [RW 8] The event id for aggregated interrupt 0 */</span>
<a name="l03661"></a>03661 <span class="preprocessor">#define USDM_REG_AGG_INT_EVENT_0                 0xc4038</span>
<a name="l03662"></a>03662 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_EVENT_1                 0xc403c</span>
<a name="l03663"></a>03663 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_EVENT_2                 0xc4040</span>
<a name="l03664"></a>03664 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_EVENT_4                 0xc4048</span>
<a name="l03665"></a>03665 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_EVENT_5                 0xc404c</span>
<a name="l03666"></a>03666 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_EVENT_6                 0xc4050</span>
<a name="l03667"></a>03667 <span class="preprocessor"></span><span class="comment">/* [RW 1] For each aggregated interrupt index whether the mode is normal (0)</span>
<a name="l03668"></a>03668 <span class="comment">   or auto-mask-mode (1) */</span>
<a name="l03669"></a>03669 <span class="preprocessor">#define USDM_REG_AGG_INT_MODE_0                  0xc41b8</span>
<a name="l03670"></a>03670 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_MODE_1                  0xc41bc</span>
<a name="l03671"></a>03671 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_MODE_4                  0xc41c8</span>
<a name="l03672"></a>03672 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_MODE_5                  0xc41cc</span>
<a name="l03673"></a>03673 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_MODE_6                  0xc41d0</span>
<a name="l03674"></a>03674 <span class="preprocessor"></span><span class="comment">/* [RW 1] The T bit for aggregated interrupt 5 */</span>
<a name="l03675"></a>03675 <span class="preprocessor">#define USDM_REG_AGG_INT_T_5                     0xc40cc</span>
<a name="l03676"></a>03676 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_AGG_INT_T_6                     0xc40d0</span>
<a name="l03677"></a>03677 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */</span>
<a name="l03678"></a>03678 <span class="preprocessor">#define USDM_REG_CFC_RSP_START_ADDR              0xc4008</span>
<a name="l03679"></a>03679 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #0 */</span>
<a name="l03680"></a>03680 <span class="preprocessor">#define USDM_REG_CMP_COUNTER_MAX0                0xc401c</span>
<a name="l03681"></a>03681 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #1 */</span>
<a name="l03682"></a>03682 <span class="preprocessor">#define USDM_REG_CMP_COUNTER_MAX1                0xc4020</span>
<a name="l03683"></a>03683 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #2 */</span>
<a name="l03684"></a>03684 <span class="preprocessor">#define USDM_REG_CMP_COUNTER_MAX2                0xc4024</span>
<a name="l03685"></a>03685 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #3 */</span>
<a name="l03686"></a>03686 <span class="preprocessor">#define USDM_REG_CMP_COUNTER_MAX3                0xc4028</span>
<a name="l03687"></a>03687 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the completion</span>
<a name="l03688"></a>03688 <span class="comment">   counters. */</span>
<a name="l03689"></a>03689 <span class="preprocessor">#define USDM_REG_CMP_COUNTER_START_ADDR              0xc400c</span>
<a name="l03690"></a>03690 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_ENABLE_IN1                  0xc4238</span>
<a name="l03691"></a>03691 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_ENABLE_IN2                  0xc423c</span>
<a name="l03692"></a>03692 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_ENABLE_OUT1                     0xc4240</span>
<a name="l03693"></a>03693 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_ENABLE_OUT2                     0xc4244</span>
<a name="l03694"></a>03694 <span class="preprocessor"></span><span class="comment">/* [RW 4] The initial number of messages that can be sent to the pxp control</span>
<a name="l03695"></a>03695 <span class="comment">   interface without receiving any ACK. */</span>
<a name="l03696"></a>03696 <span class="preprocessor">#define USDM_REG_INIT_CREDIT_PXP_CTRL                0xc44c0</span>
<a name="l03697"></a>03697 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of ACK after placement messages received */</span>
<a name="l03698"></a>03698 <span class="preprocessor">#define USDM_REG_NUM_OF_ACK_AFTER_PLACE              0xc4280</span>
<a name="l03699"></a>03699 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of packet end messages received from the parser */</span>
<a name="l03700"></a>03700 <span class="preprocessor">#define USDM_REG_NUM_OF_PKT_END_MSG              0xc4278</span>
<a name="l03701"></a>03701 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of requests received from the pxp async if */</span>
<a name="l03702"></a>03702 <span class="preprocessor">#define USDM_REG_NUM_OF_PXP_ASYNC_REQ                0xc427c</span>
<a name="l03703"></a>03703 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 0 */</span>
<a name="l03704"></a>03704 <span class="preprocessor">#define USDM_REG_NUM_OF_Q0_CMD                   0xc4248</span>
<a name="l03705"></a>03705 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 10 */</span>
<a name="l03706"></a>03706 <span class="preprocessor">#define USDM_REG_NUM_OF_Q10_CMD                  0xc4270</span>
<a name="l03707"></a>03707 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 11 */</span>
<a name="l03708"></a>03708 <span class="preprocessor">#define USDM_REG_NUM_OF_Q11_CMD                  0xc4274</span>
<a name="l03709"></a>03709 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 1 */</span>
<a name="l03710"></a>03710 <span class="preprocessor">#define USDM_REG_NUM_OF_Q1_CMD                   0xc424c</span>
<a name="l03711"></a>03711 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 2 */</span>
<a name="l03712"></a>03712 <span class="preprocessor">#define USDM_REG_NUM_OF_Q2_CMD                   0xc4250</span>
<a name="l03713"></a>03713 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 3 */</span>
<a name="l03714"></a>03714 <span class="preprocessor">#define USDM_REG_NUM_OF_Q3_CMD                   0xc4254</span>
<a name="l03715"></a>03715 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 4 */</span>
<a name="l03716"></a>03716 <span class="preprocessor">#define USDM_REG_NUM_OF_Q4_CMD                   0xc4258</span>
<a name="l03717"></a>03717 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 5 */</span>
<a name="l03718"></a>03718 <span class="preprocessor">#define USDM_REG_NUM_OF_Q5_CMD                   0xc425c</span>
<a name="l03719"></a>03719 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 6 */</span>
<a name="l03720"></a>03720 <span class="preprocessor">#define USDM_REG_NUM_OF_Q6_CMD                   0xc4260</span>
<a name="l03721"></a>03721 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 7 */</span>
<a name="l03722"></a>03722 <span class="preprocessor">#define USDM_REG_NUM_OF_Q7_CMD                   0xc4264</span>
<a name="l03723"></a>03723 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 8 */</span>
<a name="l03724"></a>03724 <span class="preprocessor">#define USDM_REG_NUM_OF_Q8_CMD                   0xc4268</span>
<a name="l03725"></a>03725 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 9 */</span>
<a name="l03726"></a>03726 <span class="preprocessor">#define USDM_REG_NUM_OF_Q9_CMD                   0xc426c</span>
<a name="l03727"></a>03727 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the packet end message */</span>
<a name="l03728"></a>03728 <span class="preprocessor">#define USDM_REG_PCK_END_MSG_START_ADDR              0xc4014</span>
<a name="l03729"></a>03729 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for queue counters */</span>
<a name="l03730"></a>03730 <span class="preprocessor">#define USDM_REG_Q_COUNTER_START_ADDR                0xc4010</span>
<a name="l03731"></a>03731 <span class="preprocessor"></span><span class="comment">/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */</span>
<a name="l03732"></a>03732 <span class="preprocessor">#define USDM_REG_RSP_PXP_CTRL_RDATA_EMPTY            0xc4550</span>
<a name="l03733"></a>03733 <span class="preprocessor"></span><span class="comment">/* [R 1] parser fifo empty in sdm_sync block */</span>
<a name="l03734"></a>03734 <span class="preprocessor">#define USDM_REG_SYNC_PARSER_EMPTY               0xc4558</span>
<a name="l03735"></a>03735 <span class="preprocessor"></span><span class="comment">/* [R 1] parser serial fifo empty in sdm_sync block */</span>
<a name="l03736"></a>03736 <span class="preprocessor">#define USDM_REG_SYNC_SYNC_EMPTY                 0xc4560</span>
<a name="l03737"></a>03737 <span class="preprocessor"></span><span class="comment">/* [RW 32] Tick for timer counter. Applicable only when</span>
<a name="l03738"></a>03738 <span class="comment">   ~usdm_registers_timer_tick_enable.timer_tick_enable =1 */</span>
<a name="l03739"></a>03739 <span class="preprocessor">#define USDM_REG_TIMER_TICK                  0xc4000</span>
<a name="l03740"></a>03740 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l03741"></a>03741 <span class="preprocessor">#define USDM_REG_USDM_INT_MASK_0                 0xc42a0</span>
<a name="l03742"></a>03742 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_USDM_INT_MASK_1                 0xc42b0</span>
<a name="l03743"></a>03743 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l03744"></a>03744 <span class="preprocessor">#define USDM_REG_USDM_INT_STS_0                  0xc4294</span>
<a name="l03745"></a>03745 <span class="preprocessor"></span><span class="preprocessor">#define USDM_REG_USDM_INT_STS_1                  0xc42a4</span>
<a name="l03746"></a>03746 <span class="preprocessor"></span><span class="comment">/* [RW 11] Parity mask register #0 read/write */</span>
<a name="l03747"></a>03747 <span class="preprocessor">#define USDM_REG_USDM_PRTY_MASK                  0xc42c0</span>
<a name="l03748"></a>03748 <span class="preprocessor"></span><span class="comment">/* [R 11] Parity register #0 read */</span>
<a name="l03749"></a>03749 <span class="preprocessor">#define USDM_REG_USDM_PRTY_STS                   0xc42b4</span>
<a name="l03750"></a>03750 <span class="preprocessor"></span><span class="comment">/* [RW 5] The number of time_slots in the arbitration cycle */</span>
<a name="l03751"></a>03751 <span class="preprocessor">#define USEM_REG_ARB_CYCLE_SIZE                  0x300034</span>
<a name="l03752"></a>03752 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 0. Source</span>
<a name="l03753"></a>03753 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03754"></a>03754 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2 */</span>
<a name="l03755"></a>03755 <span class="preprocessor">#define USEM_REG_ARB_ELEMENT0                    0x300020</span>
<a name="l03756"></a>03756 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 1. Source</span>
<a name="l03757"></a>03757 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03758"></a>03758 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l03759"></a>03759 <span class="comment">   Could not be equal to register ~usem_registers_arb_element0.arb_element0 */</span>
<a name="l03760"></a>03760 <span class="preprocessor">#define USEM_REG_ARB_ELEMENT1                    0x300024</span>
<a name="l03761"></a>03761 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 2. Source</span>
<a name="l03762"></a>03762 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03763"></a>03763 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l03764"></a>03764 <span class="comment">   Could not be equal to register ~usem_registers_arb_element0.arb_element0</span>
<a name="l03765"></a>03765 <span class="comment">   and ~usem_registers_arb_element1.arb_element1 */</span>
<a name="l03766"></a>03766 <span class="preprocessor">#define USEM_REG_ARB_ELEMENT2                    0x300028</span>
<a name="l03767"></a>03767 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 3. Source</span>
<a name="l03768"></a>03768 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03769"></a>03769 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could</span>
<a name="l03770"></a>03770 <span class="comment">   not be equal to register ~usem_registers_arb_element0.arb_element0 and</span>
<a name="l03771"></a>03771 <span class="comment">   ~usem_registers_arb_element1.arb_element1 and</span>
<a name="l03772"></a>03772 <span class="comment">   ~usem_registers_arb_element2.arb_element2 */</span>
<a name="l03773"></a>03773 <span class="preprocessor">#define USEM_REG_ARB_ELEMENT3                    0x30002c</span>
<a name="l03774"></a>03774 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 4. Source</span>
<a name="l03775"></a>03775 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l03776"></a>03776 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l03777"></a>03777 <span class="comment">   Could not be equal to register ~usem_registers_arb_element0.arb_element0</span>
<a name="l03778"></a>03778 <span class="comment">   and ~usem_registers_arb_element1.arb_element1 and</span>
<a name="l03779"></a>03779 <span class="comment">   ~usem_registers_arb_element2.arb_element2 and</span>
<a name="l03780"></a>03780 <span class="comment">   ~usem_registers_arb_element3.arb_element3 */</span>
<a name="l03781"></a>03781 <span class="preprocessor">#define USEM_REG_ARB_ELEMENT4                    0x300030</span>
<a name="l03782"></a>03782 <span class="preprocessor"></span><span class="preprocessor">#define USEM_REG_ENABLE_IN                   0x3000a4</span>
<a name="l03783"></a>03783 <span class="preprocessor"></span><span class="preprocessor">#define USEM_REG_ENABLE_OUT                  0x3000a8</span>
<a name="l03784"></a>03784 <span class="preprocessor"></span><span class="comment">/* [RW 32] This address space contains all registers and memories that are</span>
<a name="l03785"></a>03785 <span class="comment">   placed in SEM_FAST block. The SEM_FAST registers are described in</span>
<a name="l03786"></a>03786 <span class="comment">   appendix B. In order to access the sem_fast registers the base address</span>
<a name="l03787"></a>03787 <span class="comment">   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */</span>
<a name="l03788"></a>03788 <span class="preprocessor">#define USEM_REG_FAST_MEMORY                     0x320000</span>
<a name="l03789"></a>03789 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from FIC0 May be updated during run_time</span>
<a name="l03790"></a>03790 <span class="comment">   by the microcode */</span>
<a name="l03791"></a>03791 <span class="preprocessor">#define USEM_REG_FIC0_DISABLE                    0x300224</span>
<a name="l03792"></a>03792 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from FIC1 May be updated during run_time</span>
<a name="l03793"></a>03793 <span class="comment">   by the microcode */</span>
<a name="l03794"></a>03794 <span class="preprocessor">#define USEM_REG_FIC1_DISABLE                    0x300234</span>
<a name="l03795"></a>03795 <span class="preprocessor"></span><span class="comment">/* [RW 15] Interrupt table Read and write access to it is not possible in</span>
<a name="l03796"></a>03796 <span class="comment">   the middle of the work */</span>
<a name="l03797"></a>03797 <span class="preprocessor">#define USEM_REG_INT_TABLE                   0x300400</span>
<a name="l03798"></a>03798 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that entered through</span>
<a name="l03799"></a>03799 <span class="comment">   FIC0 */</span>
<a name="l03800"></a>03800 <span class="preprocessor">#define USEM_REG_MSG_NUM_FIC0                    0x300000</span>
<a name="l03801"></a>03801 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that entered through</span>
<a name="l03802"></a>03802 <span class="comment">   FIC1 */</span>
<a name="l03803"></a>03803 <span class="preprocessor">#define USEM_REG_MSG_NUM_FIC1                    0x300004</span>
<a name="l03804"></a>03804 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l03805"></a>03805 <span class="comment">   FOC0 */</span>
<a name="l03806"></a>03806 <span class="preprocessor">#define USEM_REG_MSG_NUM_FOC0                    0x300008</span>
<a name="l03807"></a>03807 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l03808"></a>03808 <span class="comment">   FOC1 */</span>
<a name="l03809"></a>03809 <span class="preprocessor">#define USEM_REG_MSG_NUM_FOC1                    0x30000c</span>
<a name="l03810"></a>03810 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l03811"></a>03811 <span class="comment">   FOC2 */</span>
<a name="l03812"></a>03812 <span class="preprocessor">#define USEM_REG_MSG_NUM_FOC2                    0x300010</span>
<a name="l03813"></a>03813 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l03814"></a>03814 <span class="comment">   FOC3 */</span>
<a name="l03815"></a>03815 <span class="preprocessor">#define USEM_REG_MSG_NUM_FOC3                    0x300014</span>
<a name="l03816"></a>03816 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from the passive buffer May be updated</span>
<a name="l03817"></a>03817 <span class="comment">   during run_time by the microcode */</span>
<a name="l03818"></a>03818 <span class="preprocessor">#define USEM_REG_PAS_DISABLE                     0x30024c</span>
<a name="l03819"></a>03819 <span class="preprocessor"></span><span class="comment">/* [WB 128] Debug only. Passive buffer memory */</span>
<a name="l03820"></a>03820 <span class="preprocessor">#define USEM_REG_PASSIVE_BUFFER                  0x302000</span>
<a name="l03821"></a>03821 <span class="preprocessor"></span><span class="comment">/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */</span>
<a name="l03822"></a>03822 <span class="preprocessor">#define USEM_REG_PRAM                        0x340000</span>
<a name="l03823"></a>03823 <span class="preprocessor"></span><span class="comment">/* [R 16] Valid sleeping threads indication have bit per thread */</span>
<a name="l03824"></a>03824 <span class="preprocessor">#define USEM_REG_SLEEP_THREADS_VALID                 0x30026c</span>
<a name="l03825"></a>03825 <span class="preprocessor"></span><span class="comment">/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */</span>
<a name="l03826"></a>03826 <span class="preprocessor">#define USEM_REG_SLOW_EXT_STORE_EMPTY                0x3002a0</span>
<a name="l03827"></a>03827 <span class="preprocessor"></span><span class="comment">/* [RW 16] List of free threads . There is a bit per thread. */</span>
<a name="l03828"></a>03828 <span class="preprocessor">#define USEM_REG_THREADS_LIST                    0x3002e4</span>
<a name="l03829"></a>03829 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 0 */</span>
<a name="l03830"></a>03830 <span class="preprocessor">#define USEM_REG_TS_0_AS                     0x300038</span>
<a name="l03831"></a>03831 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 10 */</span>
<a name="l03832"></a>03832 <span class="preprocessor">#define USEM_REG_TS_10_AS                    0x300060</span>
<a name="l03833"></a>03833 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 11 */</span>
<a name="l03834"></a>03834 <span class="preprocessor">#define USEM_REG_TS_11_AS                    0x300064</span>
<a name="l03835"></a>03835 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 12 */</span>
<a name="l03836"></a>03836 <span class="preprocessor">#define USEM_REG_TS_12_AS                    0x300068</span>
<a name="l03837"></a>03837 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 13 */</span>
<a name="l03838"></a>03838 <span class="preprocessor">#define USEM_REG_TS_13_AS                    0x30006c</span>
<a name="l03839"></a>03839 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 14 */</span>
<a name="l03840"></a>03840 <span class="preprocessor">#define USEM_REG_TS_14_AS                    0x300070</span>
<a name="l03841"></a>03841 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 15 */</span>
<a name="l03842"></a>03842 <span class="preprocessor">#define USEM_REG_TS_15_AS                    0x300074</span>
<a name="l03843"></a>03843 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 16 */</span>
<a name="l03844"></a>03844 <span class="preprocessor">#define USEM_REG_TS_16_AS                    0x300078</span>
<a name="l03845"></a>03845 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 17 */</span>
<a name="l03846"></a>03846 <span class="preprocessor">#define USEM_REG_TS_17_AS                    0x30007c</span>
<a name="l03847"></a>03847 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 18 */</span>
<a name="l03848"></a>03848 <span class="preprocessor">#define USEM_REG_TS_18_AS                    0x300080</span>
<a name="l03849"></a>03849 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 1 */</span>
<a name="l03850"></a>03850 <span class="preprocessor">#define USEM_REG_TS_1_AS                     0x30003c</span>
<a name="l03851"></a>03851 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 2 */</span>
<a name="l03852"></a>03852 <span class="preprocessor">#define USEM_REG_TS_2_AS                     0x300040</span>
<a name="l03853"></a>03853 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 3 */</span>
<a name="l03854"></a>03854 <span class="preprocessor">#define USEM_REG_TS_3_AS                     0x300044</span>
<a name="l03855"></a>03855 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 4 */</span>
<a name="l03856"></a>03856 <span class="preprocessor">#define USEM_REG_TS_4_AS                     0x300048</span>
<a name="l03857"></a>03857 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 5 */</span>
<a name="l03858"></a>03858 <span class="preprocessor">#define USEM_REG_TS_5_AS                     0x30004c</span>
<a name="l03859"></a>03859 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 6 */</span>
<a name="l03860"></a>03860 <span class="preprocessor">#define USEM_REG_TS_6_AS                     0x300050</span>
<a name="l03861"></a>03861 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 7 */</span>
<a name="l03862"></a>03862 <span class="preprocessor">#define USEM_REG_TS_7_AS                     0x300054</span>
<a name="l03863"></a>03863 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 8 */</span>
<a name="l03864"></a>03864 <span class="preprocessor">#define USEM_REG_TS_8_AS                     0x300058</span>
<a name="l03865"></a>03865 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 9 */</span>
<a name="l03866"></a>03866 <span class="preprocessor">#define USEM_REG_TS_9_AS                     0x30005c</span>
<a name="l03867"></a>03867 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l03868"></a>03868 <span class="preprocessor">#define USEM_REG_USEM_INT_MASK_0                 0x300110</span>
<a name="l03869"></a>03869 <span class="preprocessor"></span><span class="preprocessor">#define USEM_REG_USEM_INT_MASK_1                 0x300120</span>
<a name="l03870"></a>03870 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l03871"></a>03871 <span class="preprocessor">#define USEM_REG_USEM_INT_STS_0                  0x300104</span>
<a name="l03872"></a>03872 <span class="preprocessor"></span><span class="preprocessor">#define USEM_REG_USEM_INT_STS_1                  0x300114</span>
<a name="l03873"></a>03873 <span class="preprocessor"></span><span class="comment">/* [RW 32] Parity mask register #0 read/write */</span>
<a name="l03874"></a>03874 <span class="preprocessor">#define USEM_REG_USEM_PRTY_MASK_0                0x300130</span>
<a name="l03875"></a>03875 <span class="preprocessor"></span><span class="preprocessor">#define USEM_REG_USEM_PRTY_MASK_1                0x300140</span>
<a name="l03876"></a>03876 <span class="preprocessor"></span><span class="comment">/* [R 32] Parity register #0 read */</span>
<a name="l03877"></a>03877 <span class="preprocessor">#define USEM_REG_USEM_PRTY_STS_0                 0x300124</span>
<a name="l03878"></a>03878 <span class="preprocessor"></span><span class="preprocessor">#define USEM_REG_USEM_PRTY_STS_1                 0x300134</span>
<a name="l03879"></a>03879 <span class="preprocessor"></span><span class="comment">/* [RW 2] The queue index for registration on Aux1 counter flag. */</span>
<a name="l03880"></a>03880 <span class="preprocessor">#define XCM_REG_AUX1_Q                       0x20134</span>
<a name="l03881"></a>03881 <span class="preprocessor"></span><span class="comment">/* [RW 2] Per each decision rule the queue index to register to. */</span>
<a name="l03882"></a>03882 <span class="preprocessor">#define XCM_REG_AUX_CNT_FLG_Q_19                 0x201b0</span>
<a name="l03883"></a>03883 <span class="preprocessor"></span><span class="comment">/* [R 5] Used to read the XX protection CAM occupancy counter. */</span>
<a name="l03884"></a>03884 <span class="preprocessor">#define XCM_REG_CAM_OCCUP                    0x20244</span>
<a name="l03885"></a>03885 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU AG read Interface enable. If 0 - the request input is</span>
<a name="l03886"></a>03886 <span class="comment">   disregarded; valid output is deasserted; all other signals are treated as</span>
<a name="l03887"></a>03887 <span class="comment">   usual; if 1 - normal activity. */</span>
<a name="l03888"></a>03888 <span class="preprocessor">#define XCM_REG_CDU_AG_RD_IFEN                   0x20044</span>
<a name="l03889"></a>03889 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input</span>
<a name="l03890"></a>03890 <span class="comment">   are disregarded; all other signals are treated as usual; if 1 - normal</span>
<a name="l03891"></a>03891 <span class="comment">   activity. */</span>
<a name="l03892"></a>03892 <span class="preprocessor">#define XCM_REG_CDU_AG_WR_IFEN                   0x20040</span>
<a name="l03893"></a>03893 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is</span>
<a name="l03894"></a>03894 <span class="comment">   disregarded; valid output is deasserted; all other signals are treated as</span>
<a name="l03895"></a>03895 <span class="comment">   usual; if 1 - normal activity. */</span>
<a name="l03896"></a>03896 <span class="preprocessor">#define XCM_REG_CDU_SM_RD_IFEN                   0x2004c</span>
<a name="l03897"></a>03897 <span class="preprocessor"></span><span class="comment">/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid</span>
<a name="l03898"></a>03898 <span class="comment">   input is disregarded; all other signals are treated as usual; if 1 -</span>
<a name="l03899"></a>03899 <span class="comment">   normal activity. */</span>
<a name="l03900"></a>03900 <span class="preprocessor">#define XCM_REG_CDU_SM_WR_IFEN                   0x20048</span>
<a name="l03901"></a>03901 <span class="preprocessor"></span><span class="comment">/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes</span>
<a name="l03902"></a>03902 <span class="comment">   the initial credit value; read returns the current value of the credit</span>
<a name="l03903"></a>03903 <span class="comment">   counter. Must be initialized to 1 at start-up. */</span>
<a name="l03904"></a>03904 <span class="preprocessor">#define XCM_REG_CFC_INIT_CRD                     0x20404</span>
<a name="l03905"></a>03905 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the CP input in the WRR mechanism. 0 stands for</span>
<a name="l03906"></a>03906 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03907"></a>03907 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03908"></a>03908 <span class="preprocessor">#define XCM_REG_CP_WEIGHT                    0x200dc</span>
<a name="l03909"></a>03909 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input csem Interface enable. If 0 - the valid input is</span>
<a name="l03910"></a>03910 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03911"></a>03911 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03912"></a>03912 <span class="preprocessor">#define XCM_REG_CSEM_IFEN                    0x20028</span>
<a name="l03913"></a>03913 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<a name="l03914"></a>03914 <span class="comment">   the csem interface. */</span>
<a name="l03915"></a>03915 <span class="preprocessor">#define XCM_REG_CSEM_LENGTH_MIS                  0x20228</span>
<a name="l03916"></a>03916 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input csem in the WRR mechanism. 0 stands for</span>
<a name="l03917"></a>03917 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03918"></a>03918 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03919"></a>03919 <span class="preprocessor">#define XCM_REG_CSEM_WEIGHT                  0x200c4</span>
<a name="l03920"></a>03920 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input dorq Interface enable. If 0 - the valid input is</span>
<a name="l03921"></a>03921 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03922"></a>03922 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03923"></a>03923 <span class="preprocessor">#define XCM_REG_DORQ_IFEN                    0x20030</span>
<a name="l03924"></a>03924 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<a name="l03925"></a>03925 <span class="comment">   the dorq interface. */</span>
<a name="l03926"></a>03926 <span class="preprocessor">#define XCM_REG_DORQ_LENGTH_MIS                  0x20230</span>
<a name="l03927"></a>03927 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input dorq in the WRR mechanism. 0 stands for</span>
<a name="l03928"></a>03928 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03929"></a>03929 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03930"></a>03930 <span class="preprocessor">#define XCM_REG_DORQ_WEIGHT                  0x200cc</span>
<a name="l03931"></a>03931 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID in case the ErrorFlg input message bit is set. */</span>
<a name="l03932"></a>03932 <span class="preprocessor">#define XCM_REG_ERR_EVNT_ID                  0x200b0</span>
<a name="l03933"></a>03933 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM erroneous header for QM and Timers formatting. */</span>
<a name="l03934"></a>03934 <span class="preprocessor">#define XCM_REG_ERR_XCM_HDR                  0x200ac</span>
<a name="l03935"></a>03935 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID for Timers expiration. */</span>
<a name="l03936"></a>03936 <span class="preprocessor">#define XCM_REG_EXPR_EVNT_ID                     0x200b4</span>
<a name="l03937"></a>03937 <span class="preprocessor"></span><span class="comment">/* [RW 8] FIC0 output initial credit. Max credit available - 255.Write</span>
<a name="l03938"></a>03938 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l03939"></a>03939 <span class="comment">   credit counter. Must be initialized to 64 at start-up. */</span>
<a name="l03940"></a>03940 <span class="preprocessor">#define XCM_REG_FIC0_INIT_CRD                    0x2040c</span>
<a name="l03941"></a>03941 <span class="preprocessor"></span><span class="comment">/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write</span>
<a name="l03942"></a>03942 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l03943"></a>03943 <span class="comment">   credit counter. Must be initialized to 64 at start-up. */</span>
<a name="l03944"></a>03944 <span class="preprocessor">#define XCM_REG_FIC1_INIT_CRD                    0x20410</span>
<a name="l03945"></a>03945 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_GLB_DEL_ACK_MAX_CNT_0                0x20118</span>
<a name="l03946"></a>03946 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_GLB_DEL_ACK_MAX_CNT_1                0x2011c</span>
<a name="l03947"></a>03947 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_GLB_DEL_ACK_TMR_VAL_0                0x20108</span>
<a name="l03948"></a>03948 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_GLB_DEL_ACK_TMR_VAL_1                0x2010c</span>
<a name="l03949"></a>03949 <span class="preprocessor"></span><span class="comment">/* [RW 1] Arbitratiojn between Input Arbiter groups: 0 - fair Round-Robin; 1</span>
<a name="l03950"></a>03950 <span class="comment">   - strict priority defined by ~xcm_registers_gr_ag_pr.gr_ag_pr;</span>
<a name="l03951"></a>03951 <span class="comment">   ~xcm_registers_gr_ld0_pr.gr_ld0_pr and</span>
<a name="l03952"></a>03952 <span class="comment">   ~xcm_registers_gr_ld1_pr.gr_ld1_pr. */</span>
<a name="l03953"></a>03953 <span class="preprocessor">#define XCM_REG_GR_ARB_TYPE                  0x2020c</span>
<a name="l03954"></a>03954 <span class="preprocessor"></span><span class="comment">/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the</span>
<a name="l03955"></a>03955 <span class="comment">   highest priority is 3. It is supposed that the Channel group is the</span>
<a name="l03956"></a>03956 <span class="comment">   compliment of the other 3 groups. */</span>
<a name="l03957"></a>03957 <span class="preprocessor">#define XCM_REG_GR_LD0_PR                    0x20214</span>
<a name="l03958"></a>03958 <span class="preprocessor"></span><span class="comment">/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the</span>
<a name="l03959"></a>03959 <span class="comment">   highest priority is 3. It is supposed that the Channel group is the</span>
<a name="l03960"></a>03960 <span class="comment">   compliment of the other 3 groups. */</span>
<a name="l03961"></a>03961 <span class="preprocessor">#define XCM_REG_GR_LD1_PR                    0x20218</span>
<a name="l03962"></a>03962 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input nig0 Interface enable. If 0 - the valid input is</span>
<a name="l03963"></a>03963 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03964"></a>03964 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03965"></a>03965 <span class="preprocessor">#define XCM_REG_NIG0_IFEN                    0x20038</span>
<a name="l03966"></a>03966 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<a name="l03967"></a>03967 <span class="comment">   the nig0 interface. */</span>
<a name="l03968"></a>03968 <span class="preprocessor">#define XCM_REG_NIG0_LENGTH_MIS                  0x20238</span>
<a name="l03969"></a>03969 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input nig0 in the WRR mechanism. 0 stands for</span>
<a name="l03970"></a>03970 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l03971"></a>03971 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l03972"></a>03972 <span class="preprocessor">#define XCM_REG_NIG0_WEIGHT                  0x200d4</span>
<a name="l03973"></a>03973 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input nig1 Interface enable. If 0 - the valid input is</span>
<a name="l03974"></a>03974 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l03975"></a>03975 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l03976"></a>03976 <span class="preprocessor">#define XCM_REG_NIG1_IFEN                    0x2003c</span>
<a name="l03977"></a>03977 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<a name="l03978"></a>03978 <span class="comment">   the nig1 interface. */</span>
<a name="l03979"></a>03979 <span class="preprocessor">#define XCM_REG_NIG1_LENGTH_MIS                  0x2023c</span>
<a name="l03980"></a>03980 <span class="preprocessor"></span><span class="comment">/* [RW 5] The number of double REG-pairs; loaded from the STORM context and</span>
<a name="l03981"></a>03981 <span class="comment">   sent to STORM; for a specific connection type. The double REG-pairs are</span>
<a name="l03982"></a>03982 <span class="comment">   used in order to align to STORM context row size of 128 bits. The offset</span>
<a name="l03983"></a>03983 <span class="comment">   of these data in the STORM context is always 0. Index _i stands for the</span>
<a name="l03984"></a>03984 <span class="comment">   connection type (one of 16). */</span>
<a name="l03985"></a>03985 <span class="preprocessor">#define XCM_REG_N_SM_CTX_LD_0                    0x20060</span>
<a name="l03986"></a>03986 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_N_SM_CTX_LD_1                    0x20064</span>
<a name="l03987"></a>03987 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_N_SM_CTX_LD_2                    0x20068</span>
<a name="l03988"></a>03988 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_N_SM_CTX_LD_3                    0x2006c</span>
<a name="l03989"></a>03989 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_N_SM_CTX_LD_4                    0x20070</span>
<a name="l03990"></a>03990 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_N_SM_CTX_LD_5                    0x20074</span>
<a name="l03991"></a>03991 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input pbf Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l03992"></a>03992 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l03993"></a>03993 <span class="comment">   if 1 - normal activity. */</span>
<a name="l03994"></a>03994 <span class="preprocessor">#define XCM_REG_PBF_IFEN                     0x20034</span>
<a name="l03995"></a>03995 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<a name="l03996"></a>03996 <span class="comment">   the pbf interface. */</span>
<a name="l03997"></a>03997 <span class="preprocessor">#define XCM_REG_PBF_LENGTH_MIS                   0x20234</span>
<a name="l03998"></a>03998 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input pbf in the WRR mechanism. 0 stands for</span>
<a name="l03999"></a>03999 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l04000"></a>04000 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l04001"></a>04001 <span class="preprocessor">#define XCM_REG_PBF_WEIGHT                   0x200d0</span>
<a name="l04002"></a>04002 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_PHYS_QNUM3_0                     0x20100</span>
<a name="l04003"></a>04003 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_PHYS_QNUM3_1                     0x20104</span>
<a name="l04004"></a>04004 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID for Timers formatting in case of stop done. */</span>
<a name="l04005"></a>04005 <span class="preprocessor">#define XCM_REG_STOP_EVNT_ID                     0x200b8</span>
<a name="l04006"></a>04006 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<a name="l04007"></a>04007 <span class="comment">   the STORM interface. */</span>
<a name="l04008"></a>04008 <span class="preprocessor">#define XCM_REG_STORM_LENGTH_MIS                 0x2021c</span>
<a name="l04009"></a>04009 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the STORM input in the WRR mechanism. 0 stands for</span>
<a name="l04010"></a>04010 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l04011"></a>04011 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l04012"></a>04012 <span class="preprocessor">#define XCM_REG_STORM_WEIGHT                     0x200bc</span>
<a name="l04013"></a>04013 <span class="preprocessor"></span><span class="comment">/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is</span>
<a name="l04014"></a>04014 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l04015"></a>04015 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l04016"></a>04016 <span class="preprocessor">#define XCM_REG_STORM_XCM_IFEN                   0x20010</span>
<a name="l04017"></a>04017 <span class="preprocessor"></span><span class="comment">/* [RW 4] Timers output initial credit. Max credit available - 15.Write</span>
<a name="l04018"></a>04018 <span class="comment">   writes the initial credit value; read returns the current value of the</span>
<a name="l04019"></a>04019 <span class="comment">   credit counter. Must be initialized to 4 at start-up. */</span>
<a name="l04020"></a>04020 <span class="preprocessor">#define XCM_REG_TM_INIT_CRD                  0x2041c</span>
<a name="l04021"></a>04021 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the Timers input in the WRR mechanism. 0 stands for</span>
<a name="l04022"></a>04022 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l04023"></a>04023 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l04024"></a>04024 <span class="preprocessor">#define XCM_REG_TM_WEIGHT                    0x200ec</span>
<a name="l04025"></a>04025 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header for Timers expiration command. */</span>
<a name="l04026"></a>04026 <span class="preprocessor">#define XCM_REG_TM_XCM_HDR                   0x200a8</span>
<a name="l04027"></a>04027 <span class="preprocessor"></span><span class="comment">/* [RW 1] Timers - CM Interface enable. If 0 - the valid input is</span>
<a name="l04028"></a>04028 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l04029"></a>04029 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l04030"></a>04030 <span class="preprocessor">#define XCM_REG_TM_XCM_IFEN                  0x2001c</span>
<a name="l04031"></a>04031 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input tsem Interface enable. If 0 - the valid input is</span>
<a name="l04032"></a>04032 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l04033"></a>04033 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l04034"></a>04034 <span class="preprocessor">#define XCM_REG_TSEM_IFEN                    0x20024</span>
<a name="l04035"></a>04035 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<a name="l04036"></a>04036 <span class="comment">   the tsem interface. */</span>
<a name="l04037"></a>04037 <span class="preprocessor">#define XCM_REG_TSEM_LENGTH_MIS                  0x20224</span>
<a name="l04038"></a>04038 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input tsem in the WRR mechanism. 0 stands for</span>
<a name="l04039"></a>04039 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l04040"></a>04040 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l04041"></a>04041 <span class="preprocessor">#define XCM_REG_TSEM_WEIGHT                  0x200c0</span>
<a name="l04042"></a>04042 <span class="preprocessor"></span><span class="comment">/* [RW 2] The queue index for registration on UNA greater NXT decision rule. */</span>
<a name="l04043"></a>04043 <span class="preprocessor">#define XCM_REG_UNA_GT_NXT_Q                     0x20120</span>
<a name="l04044"></a>04044 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input usem Interface enable. If 0 - the valid input is</span>
<a name="l04045"></a>04045 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l04046"></a>04046 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l04047"></a>04047 <span class="preprocessor">#define XCM_REG_USEM_IFEN                    0x2002c</span>
<a name="l04048"></a>04048 <span class="preprocessor"></span><span class="comment">/* [RC 1] Message length mismatch (relative to last indication) at the usem</span>
<a name="l04049"></a>04049 <span class="comment">   interface. */</span>
<a name="l04050"></a>04050 <span class="preprocessor">#define XCM_REG_USEM_LENGTH_MIS                  0x2022c</span>
<a name="l04051"></a>04051 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the input usem in the WRR mechanism. 0 stands for</span>
<a name="l04052"></a>04052 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l04053"></a>04053 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l04054"></a>04054 <span class="preprocessor">#define XCM_REG_USEM_WEIGHT                  0x200c8</span>
<a name="l04055"></a>04055 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_CNT_CMD00                  0x201d4</span>
<a name="l04056"></a>04056 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_CNT_CMD01                  0x201d8</span>
<a name="l04057"></a>04057 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_CNT_CMD10                  0x201dc</span>
<a name="l04058"></a>04058 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_CNT_CMD11                  0x201e0</span>
<a name="l04059"></a>04059 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_CNT_UPD_VAL00              0x201e4</span>
<a name="l04060"></a>04060 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_CNT_UPD_VAL01              0x201e8</span>
<a name="l04061"></a>04061 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_CNT_UPD_VAL10              0x201ec</span>
<a name="l04062"></a>04062 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_CNT_UPD_VAL11              0x201f0</span>
<a name="l04063"></a>04063 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD00          0x201c4</span>
<a name="l04064"></a>04064 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD01          0x201c8</span>
<a name="l04065"></a>04065 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD10          0x201cc</span>
<a name="l04066"></a>04066 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD11          0x201d0</span>
<a name="l04067"></a>04067 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l04068"></a>04068 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l04069"></a>04069 <span class="comment">   if 1 - normal activity. */</span>
<a name="l04070"></a>04070 <span class="preprocessor">#define XCM_REG_XCM_CFC_IFEN                     0x20050</span>
<a name="l04071"></a>04071 <span class="preprocessor"></span><span class="comment">/* [RW 14] Interrupt mask register #0 read/write */</span>
<a name="l04072"></a>04072 <span class="preprocessor">#define XCM_REG_XCM_INT_MASK                     0x202b4</span>
<a name="l04073"></a>04073 <span class="preprocessor"></span><span class="comment">/* [R 14] Interrupt register #0 read */</span>
<a name="l04074"></a>04074 <span class="preprocessor">#define XCM_REG_XCM_INT_STS                  0x202a8</span>
<a name="l04075"></a>04075 <span class="preprocessor"></span><span class="comment">/* [R 30] Parity register #0 read */</span>
<a name="l04076"></a>04076 <span class="preprocessor">#define XCM_REG_XCM_PRTY_STS                     0x202b8</span>
<a name="l04077"></a>04077 <span class="preprocessor"></span><span class="comment">/* [RW 4] The size of AG context region 0 in REG-pairs. Designates the MS</span>
<a name="l04078"></a>04078 <span class="comment">   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).</span>
<a name="l04079"></a>04079 <span class="comment">   Is used to determine the number of the AG context REG-pairs written back;</span>
<a name="l04080"></a>04080 <span class="comment">   when the Reg1WbFlg isn&#39;t set. */</span>
<a name="l04081"></a>04081 <span class="preprocessor">#define XCM_REG_XCM_REG0_SZ                  0x200f4</span>
<a name="l04082"></a>04082 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is</span>
<a name="l04083"></a>04083 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l04084"></a>04084 <span class="comment">   if 1 - normal activity. */</span>
<a name="l04085"></a>04085 <span class="preprocessor">#define XCM_REG_XCM_STORM0_IFEN                  0x20004</span>
<a name="l04086"></a>04086 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is</span>
<a name="l04087"></a>04087 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l04088"></a>04088 <span class="comment">   if 1 - normal activity. */</span>
<a name="l04089"></a>04089 <span class="preprocessor">#define XCM_REG_XCM_STORM1_IFEN                  0x20008</span>
<a name="l04090"></a>04090 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - Timers Interface enable. If 0 - the valid input is</span>
<a name="l04091"></a>04091 <span class="comment">   disregarded; acknowledge output is deasserted; all other signals are</span>
<a name="l04092"></a>04092 <span class="comment">   treated as usual; if 1 - normal activity. */</span>
<a name="l04093"></a>04093 <span class="preprocessor">#define XCM_REG_XCM_TM_IFEN                  0x20020</span>
<a name="l04094"></a>04094 <span class="preprocessor"></span><span class="comment">/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is</span>
<a name="l04095"></a>04095 <span class="comment">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<a name="l04096"></a>04096 <span class="comment">   if 1 - normal activity. */</span>
<a name="l04097"></a>04097 <span class="preprocessor">#define XCM_REG_XCM_XQM_IFEN                     0x2000c</span>
<a name="l04098"></a>04098 <span class="preprocessor"></span><span class="comment">/* [RW 1] If set the Q index; received from the QM is inserted to event ID. */</span>
<a name="l04099"></a>04099 <span class="preprocessor">#define XCM_REG_XCM_XQM_USE_Q                    0x200f0</span>
<a name="l04100"></a>04100 <span class="preprocessor"></span><span class="comment">/* [RW 4] The value by which CFC updates the activity counter at QM bypass. */</span>
<a name="l04101"></a>04101 <span class="preprocessor">#define XCM_REG_XQM_BYP_ACT_UPD                  0x200fc</span>
<a name="l04102"></a>04102 <span class="preprocessor"></span><span class="comment">/* [RW 6] QM output initial credit. Max credit available - 32.Write writes</span>
<a name="l04103"></a>04103 <span class="comment">   the initial credit value; read returns the current value of the credit</span>
<a name="l04104"></a>04104 <span class="comment">   counter. Must be initialized to 32 at start-up. */</span>
<a name="l04105"></a>04105 <span class="preprocessor">#define XCM_REG_XQM_INIT_CRD                     0x20420</span>
<a name="l04106"></a>04106 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0</span>
<a name="l04107"></a>04107 <span class="comment">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l04108"></a>04108 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l04109"></a>04109 <span class="preprocessor">#define XCM_REG_XQM_P_WEIGHT                     0x200e4</span>
<a name="l04110"></a>04110 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the QM (secondary) input in the WRR mechanism. 0</span>
<a name="l04111"></a>04111 <span class="comment">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l04112"></a>04112 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l04113"></a>04113 <span class="preprocessor">#define XCM_REG_XQM_S_WEIGHT                     0x200e8</span>
<a name="l04114"></a>04114 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header value for QM request (primary). */</span>
<a name="l04115"></a>04115 <span class="preprocessor">#define XCM_REG_XQM_XCM_HDR_P                    0x200a0</span>
<a name="l04116"></a>04116 <span class="preprocessor"></span><span class="comment">/* [RW 28] The CM header value for QM request (secondary). */</span>
<a name="l04117"></a>04117 <span class="preprocessor">#define XCM_REG_XQM_XCM_HDR_S                    0x200a4</span>
<a name="l04118"></a>04118 <span class="preprocessor"></span><span class="comment">/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l04119"></a>04119 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l04120"></a>04120 <span class="comment">   if 1 - normal activity. */</span>
<a name="l04121"></a>04121 <span class="preprocessor">#define XCM_REG_XQM_XCM_IFEN                     0x20014</span>
<a name="l04122"></a>04122 <span class="preprocessor"></span><span class="comment">/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;</span>
<a name="l04123"></a>04123 <span class="comment">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<a name="l04124"></a>04124 <span class="comment">   if 1 - normal activity. */</span>
<a name="l04125"></a>04125 <span class="preprocessor">#define XCM_REG_XSDM_IFEN                    0x20018</span>
<a name="l04126"></a>04126 <span class="preprocessor"></span><span class="comment">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<a name="l04127"></a>04127 <span class="comment">   the SDM interface. */</span>
<a name="l04128"></a>04128 <span class="preprocessor">#define XCM_REG_XSDM_LENGTH_MIS                  0x20220</span>
<a name="l04129"></a>04129 <span class="preprocessor"></span><span class="comment">/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for</span>
<a name="l04130"></a>04130 <span class="comment">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<a name="l04131"></a>04131 <span class="comment">   prioritised); 2 stands for weight 2; tc. */</span>
<a name="l04132"></a>04132 <span class="preprocessor">#define XCM_REG_XSDM_WEIGHT                  0x200e0</span>
<a name="l04133"></a>04133 <span class="preprocessor"></span><span class="comment">/* [RW 17] Indirect access to the descriptor table of the XX protection</span>
<a name="l04134"></a>04134 <span class="comment">   mechanism. The fields are: [5:0] - message length; 11:6] - message</span>
<a name="l04135"></a>04135 <span class="comment">   pointer; 16:12] - next pointer. */</span>
<a name="l04136"></a>04136 <span class="preprocessor">#define XCM_REG_XX_DESCR_TABLE                   0x20480</span>
<a name="l04137"></a>04137 <span class="preprocessor"></span><span class="preprocessor">#define XCM_REG_XX_DESCR_TABLE_SIZE              32</span>
<a name="l04138"></a>04138 <span class="preprocessor"></span><span class="comment">/* [R 6] Used to read the XX protection Free counter. */</span>
<a name="l04139"></a>04139 <span class="preprocessor">#define XCM_REG_XX_FREE                      0x20240</span>
<a name="l04140"></a>04140 <span class="preprocessor"></span><span class="comment">/* [RW 6] Initial value for the credit counter; responsible for fulfilling</span>
<a name="l04141"></a>04141 <span class="comment">   of the Input Stage XX protection buffer by the XX protection pending</span>
<a name="l04142"></a>04142 <span class="comment">   messages. Max credit available - 3.Write writes the initial credit value;</span>
<a name="l04143"></a>04143 <span class="comment">   read returns the current value of the credit counter. Must be initialized</span>
<a name="l04144"></a>04144 <span class="comment">   to 2 at start-up. */</span>
<a name="l04145"></a>04145 <span class="preprocessor">#define XCM_REG_XX_INIT_CRD                  0x20424</span>
<a name="l04146"></a>04146 <span class="preprocessor"></span><span class="comment">/* [RW 6] The maximum number of pending messages; which may be stored in XX</span>
<a name="l04147"></a>04147 <span class="comment">   protection. ~xcm_registers_xx_free.xx_free read on read. */</span>
<a name="l04148"></a>04148 <span class="preprocessor">#define XCM_REG_XX_MSG_NUM                   0x20428</span>
<a name="l04149"></a>04149 <span class="preprocessor"></span><span class="comment">/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */</span>
<a name="l04150"></a>04150 <span class="preprocessor">#define XCM_REG_XX_OVFL_EVNT_ID                  0x20058</span>
<a name="l04151"></a>04151 <span class="preprocessor"></span><span class="comment">/* [RW 16] Indirect access to the XX table of the XX protection mechanism.</span>
<a name="l04152"></a>04152 <span class="comment">   The fields are:[4:0] - tail pointer; 9:5] - Link List size; 14:10] -</span>
<a name="l04153"></a>04153 <span class="comment">   header pointer. */</span>
<a name="l04154"></a>04154 <span class="preprocessor">#define XCM_REG_XX_TABLE                     0x20500</span>
<a name="l04155"></a>04155 <span class="preprocessor"></span><span class="comment">/* [RW 8] The event id for aggregated interrupt 0 */</span>
<a name="l04156"></a>04156 <span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_0                 0x166038</span>
<a name="l04157"></a>04157 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_1                 0x16603c</span>
<a name="l04158"></a>04158 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_10                0x166060</span>
<a name="l04159"></a>04159 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_11                0x166064</span>
<a name="l04160"></a>04160 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_12                0x166068</span>
<a name="l04161"></a>04161 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_13                0x16606c</span>
<a name="l04162"></a>04162 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_14                0x166070</span>
<a name="l04163"></a>04163 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_2                 0x166040</span>
<a name="l04164"></a>04164 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_3                 0x166044</span>
<a name="l04165"></a>04165 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_4                 0x166048</span>
<a name="l04166"></a>04166 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_5                 0x16604c</span>
<a name="l04167"></a>04167 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_6                 0x166050</span>
<a name="l04168"></a>04168 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_7                 0x166054</span>
<a name="l04169"></a>04169 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_8                 0x166058</span>
<a name="l04170"></a>04170 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_EVENT_9                 0x16605c</span>
<a name="l04171"></a>04171 <span class="preprocessor"></span><span class="comment">/* [RW 1] For each aggregated interrupt index whether the mode is normal (0)</span>
<a name="l04172"></a>04172 <span class="comment">   or auto-mask-mode (1) */</span>
<a name="l04173"></a>04173 <span class="preprocessor">#define XSDM_REG_AGG_INT_MODE_0                  0x1661b8</span>
<a name="l04174"></a>04174 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_AGG_INT_MODE_1                  0x1661bc</span>
<a name="l04175"></a>04175 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */</span>
<a name="l04176"></a>04176 <span class="preprocessor">#define XSDM_REG_CFC_RSP_START_ADDR              0x166008</span>
<a name="l04177"></a>04177 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #0 */</span>
<a name="l04178"></a>04178 <span class="preprocessor">#define XSDM_REG_CMP_COUNTER_MAX0                0x16601c</span>
<a name="l04179"></a>04179 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #1 */</span>
<a name="l04180"></a>04180 <span class="preprocessor">#define XSDM_REG_CMP_COUNTER_MAX1                0x166020</span>
<a name="l04181"></a>04181 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #2 */</span>
<a name="l04182"></a>04182 <span class="preprocessor">#define XSDM_REG_CMP_COUNTER_MAX2                0x166024</span>
<a name="l04183"></a>04183 <span class="preprocessor"></span><span class="comment">/* [RW 16] The maximum value of the competion counter #3 */</span>
<a name="l04184"></a>04184 <span class="preprocessor">#define XSDM_REG_CMP_COUNTER_MAX3                0x166028</span>
<a name="l04185"></a>04185 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for the completion</span>
<a name="l04186"></a>04186 <span class="comment">   counters. */</span>
<a name="l04187"></a>04187 <span class="preprocessor">#define XSDM_REG_CMP_COUNTER_START_ADDR              0x16600c</span>
<a name="l04188"></a>04188 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_ENABLE_IN1                  0x166238</span>
<a name="l04189"></a>04189 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_ENABLE_IN2                  0x16623c</span>
<a name="l04190"></a>04190 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_ENABLE_OUT1                     0x166240</span>
<a name="l04191"></a>04191 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_ENABLE_OUT2                     0x166244</span>
<a name="l04192"></a>04192 <span class="preprocessor"></span><span class="comment">/* [RW 4] The initial number of messages that can be sent to the pxp control</span>
<a name="l04193"></a>04193 <span class="comment">   interface without receiving any ACK. */</span>
<a name="l04194"></a>04194 <span class="preprocessor">#define XSDM_REG_INIT_CREDIT_PXP_CTRL                0x1664bc</span>
<a name="l04195"></a>04195 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of ACK after placement messages received */</span>
<a name="l04196"></a>04196 <span class="preprocessor">#define XSDM_REG_NUM_OF_ACK_AFTER_PLACE              0x16627c</span>
<a name="l04197"></a>04197 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of packet end messages received from the parser */</span>
<a name="l04198"></a>04198 <span class="preprocessor">#define XSDM_REG_NUM_OF_PKT_END_MSG              0x166274</span>
<a name="l04199"></a>04199 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of requests received from the pxp async if */</span>
<a name="l04200"></a>04200 <span class="preprocessor">#define XSDM_REG_NUM_OF_PXP_ASYNC_REQ                0x166278</span>
<a name="l04201"></a>04201 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 0 */</span>
<a name="l04202"></a>04202 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q0_CMD                   0x166248</span>
<a name="l04203"></a>04203 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 10 */</span>
<a name="l04204"></a>04204 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q10_CMD                  0x16626c</span>
<a name="l04205"></a>04205 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 11 */</span>
<a name="l04206"></a>04206 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q11_CMD                  0x166270</span>
<a name="l04207"></a>04207 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 1 */</span>
<a name="l04208"></a>04208 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q1_CMD                   0x16624c</span>
<a name="l04209"></a>04209 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 3 */</span>
<a name="l04210"></a>04210 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q3_CMD                   0x166250</span>
<a name="l04211"></a>04211 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 4 */</span>
<a name="l04212"></a>04212 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q4_CMD                   0x166254</span>
<a name="l04213"></a>04213 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 5 */</span>
<a name="l04214"></a>04214 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q5_CMD                   0x166258</span>
<a name="l04215"></a>04215 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 6 */</span>
<a name="l04216"></a>04216 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q6_CMD                   0x16625c</span>
<a name="l04217"></a>04217 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 7 */</span>
<a name="l04218"></a>04218 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q7_CMD                   0x166260</span>
<a name="l04219"></a>04219 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 8 */</span>
<a name="l04220"></a>04220 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q8_CMD                   0x166264</span>
<a name="l04221"></a>04221 <span class="preprocessor"></span><span class="comment">/* [ST 32] The number of commands received in queue 9 */</span>
<a name="l04222"></a>04222 <span class="preprocessor">#define XSDM_REG_NUM_OF_Q9_CMD                   0x166268</span>
<a name="l04223"></a>04223 <span class="preprocessor"></span><span class="comment">/* [RW 13] The start address in the internal RAM for queue counters */</span>
<a name="l04224"></a>04224 <span class="preprocessor">#define XSDM_REG_Q_COUNTER_START_ADDR                0x166010</span>
<a name="l04225"></a>04225 <span class="preprocessor"></span><span class="comment">/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */</span>
<a name="l04226"></a>04226 <span class="preprocessor">#define XSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY            0x166548</span>
<a name="l04227"></a>04227 <span class="preprocessor"></span><span class="comment">/* [R 1] parser fifo empty in sdm_sync block */</span>
<a name="l04228"></a>04228 <span class="preprocessor">#define XSDM_REG_SYNC_PARSER_EMPTY               0x166550</span>
<a name="l04229"></a>04229 <span class="preprocessor"></span><span class="comment">/* [R 1] parser serial fifo empty in sdm_sync block */</span>
<a name="l04230"></a>04230 <span class="preprocessor">#define XSDM_REG_SYNC_SYNC_EMPTY                 0x166558</span>
<a name="l04231"></a>04231 <span class="preprocessor"></span><span class="comment">/* [RW 32] Tick for timer counter. Applicable only when</span>
<a name="l04232"></a>04232 <span class="comment">   ~xsdm_registers_timer_tick_enable.timer_tick_enable =1 */</span>
<a name="l04233"></a>04233 <span class="preprocessor">#define XSDM_REG_TIMER_TICK                  0x166000</span>
<a name="l04234"></a>04234 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l04235"></a>04235 <span class="preprocessor">#define XSDM_REG_XSDM_INT_MASK_0                 0x16629c</span>
<a name="l04236"></a>04236 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_XSDM_INT_MASK_1                 0x1662ac</span>
<a name="l04237"></a>04237 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l04238"></a>04238 <span class="preprocessor">#define XSDM_REG_XSDM_INT_STS_0                  0x166290</span>
<a name="l04239"></a>04239 <span class="preprocessor"></span><span class="preprocessor">#define XSDM_REG_XSDM_INT_STS_1                  0x1662a0</span>
<a name="l04240"></a>04240 <span class="preprocessor"></span><span class="comment">/* [RW 11] Parity mask register #0 read/write */</span>
<a name="l04241"></a>04241 <span class="preprocessor">#define XSDM_REG_XSDM_PRTY_MASK                  0x1662bc</span>
<a name="l04242"></a>04242 <span class="preprocessor"></span><span class="comment">/* [R 11] Parity register #0 read */</span>
<a name="l04243"></a>04243 <span class="preprocessor">#define XSDM_REG_XSDM_PRTY_STS                   0x1662b0</span>
<a name="l04244"></a>04244 <span class="preprocessor"></span><span class="comment">/* [RW 5] The number of time_slots in the arbitration cycle */</span>
<a name="l04245"></a>04245 <span class="preprocessor">#define XSEM_REG_ARB_CYCLE_SIZE                  0x280034</span>
<a name="l04246"></a>04246 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 0. Source</span>
<a name="l04247"></a>04247 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l04248"></a>04248 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2 */</span>
<a name="l04249"></a>04249 <span class="preprocessor">#define XSEM_REG_ARB_ELEMENT0                    0x280020</span>
<a name="l04250"></a>04250 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 1. Source</span>
<a name="l04251"></a>04251 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l04252"></a>04252 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l04253"></a>04253 <span class="comment">   Could not be equal to register ~xsem_registers_arb_element0.arb_element0 */</span>
<a name="l04254"></a>04254 <span class="preprocessor">#define XSEM_REG_ARB_ELEMENT1                    0x280024</span>
<a name="l04255"></a>04255 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 2. Source</span>
<a name="l04256"></a>04256 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l04257"></a>04257 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l04258"></a>04258 <span class="comment">   Could not be equal to register ~xsem_registers_arb_element0.arb_element0</span>
<a name="l04259"></a>04259 <span class="comment">   and ~xsem_registers_arb_element1.arb_element1 */</span>
<a name="l04260"></a>04260 <span class="preprocessor">#define XSEM_REG_ARB_ELEMENT2                    0x280028</span>
<a name="l04261"></a>04261 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 3. Source</span>
<a name="l04262"></a>04262 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l04263"></a>04263 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could</span>
<a name="l04264"></a>04264 <span class="comment">   not be equal to register ~xsem_registers_arb_element0.arb_element0 and</span>
<a name="l04265"></a>04265 <span class="comment">   ~xsem_registers_arb_element1.arb_element1 and</span>
<a name="l04266"></a>04266 <span class="comment">   ~xsem_registers_arb_element2.arb_element2 */</span>
<a name="l04267"></a>04267 <span class="preprocessor">#define XSEM_REG_ARB_ELEMENT3                    0x28002c</span>
<a name="l04268"></a>04268 <span class="preprocessor"></span><span class="comment">/* [RW 3] The source that is associated with arbitration element 4. Source</span>
<a name="l04269"></a>04269 <span class="comment">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<a name="l04270"></a>04270 <span class="comment">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<a name="l04271"></a>04271 <span class="comment">   Could not be equal to register ~xsem_registers_arb_element0.arb_element0</span>
<a name="l04272"></a>04272 <span class="comment">   and ~xsem_registers_arb_element1.arb_element1 and</span>
<a name="l04273"></a>04273 <span class="comment">   ~xsem_registers_arb_element2.arb_element2 and</span>
<a name="l04274"></a>04274 <span class="comment">   ~xsem_registers_arb_element3.arb_element3 */</span>
<a name="l04275"></a>04275 <span class="preprocessor">#define XSEM_REG_ARB_ELEMENT4                    0x280030</span>
<a name="l04276"></a>04276 <span class="preprocessor"></span><span class="preprocessor">#define XSEM_REG_ENABLE_IN                   0x2800a4</span>
<a name="l04277"></a>04277 <span class="preprocessor"></span><span class="preprocessor">#define XSEM_REG_ENABLE_OUT                  0x2800a8</span>
<a name="l04278"></a>04278 <span class="preprocessor"></span><span class="comment">/* [RW 32] This address space contains all registers and memories that are</span>
<a name="l04279"></a>04279 <span class="comment">   placed in SEM_FAST block. The SEM_FAST registers are described in</span>
<a name="l04280"></a>04280 <span class="comment">   appendix B. In order to access the sem_fast registers the base address</span>
<a name="l04281"></a>04281 <span class="comment">   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */</span>
<a name="l04282"></a>04282 <span class="preprocessor">#define XSEM_REG_FAST_MEMORY                     0x2a0000</span>
<a name="l04283"></a>04283 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from FIC0 May be updated during run_time</span>
<a name="l04284"></a>04284 <span class="comment">   by the microcode */</span>
<a name="l04285"></a>04285 <span class="preprocessor">#define XSEM_REG_FIC0_DISABLE                    0x280224</span>
<a name="l04286"></a>04286 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from FIC1 May be updated during run_time</span>
<a name="l04287"></a>04287 <span class="comment">   by the microcode */</span>
<a name="l04288"></a>04288 <span class="preprocessor">#define XSEM_REG_FIC1_DISABLE                    0x280234</span>
<a name="l04289"></a>04289 <span class="preprocessor"></span><span class="comment">/* [RW 15] Interrupt table Read and write access to it is not possible in</span>
<a name="l04290"></a>04290 <span class="comment">   the middle of the work */</span>
<a name="l04291"></a>04291 <span class="preprocessor">#define XSEM_REG_INT_TABLE                   0x280400</span>
<a name="l04292"></a>04292 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that entered through</span>
<a name="l04293"></a>04293 <span class="comment">   FIC0 */</span>
<a name="l04294"></a>04294 <span class="preprocessor">#define XSEM_REG_MSG_NUM_FIC0                    0x280000</span>
<a name="l04295"></a>04295 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that entered through</span>
<a name="l04296"></a>04296 <span class="comment">   FIC1 */</span>
<a name="l04297"></a>04297 <span class="preprocessor">#define XSEM_REG_MSG_NUM_FIC1                    0x280004</span>
<a name="l04298"></a>04298 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l04299"></a>04299 <span class="comment">   FOC0 */</span>
<a name="l04300"></a>04300 <span class="preprocessor">#define XSEM_REG_MSG_NUM_FOC0                    0x280008</span>
<a name="l04301"></a>04301 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l04302"></a>04302 <span class="comment">   FOC1 */</span>
<a name="l04303"></a>04303 <span class="preprocessor">#define XSEM_REG_MSG_NUM_FOC1                    0x28000c</span>
<a name="l04304"></a>04304 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l04305"></a>04305 <span class="comment">   FOC2 */</span>
<a name="l04306"></a>04306 <span class="preprocessor">#define XSEM_REG_MSG_NUM_FOC2                    0x280010</span>
<a name="l04307"></a>04307 <span class="preprocessor"></span><span class="comment">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<a name="l04308"></a>04308 <span class="comment">   FOC3 */</span>
<a name="l04309"></a>04309 <span class="preprocessor">#define XSEM_REG_MSG_NUM_FOC3                    0x280014</span>
<a name="l04310"></a>04310 <span class="preprocessor"></span><span class="comment">/* [RW 1] Disables input messages from the passive buffer May be updated</span>
<a name="l04311"></a>04311 <span class="comment">   during run_time by the microcode */</span>
<a name="l04312"></a>04312 <span class="preprocessor">#define XSEM_REG_PAS_DISABLE                     0x28024c</span>
<a name="l04313"></a>04313 <span class="preprocessor"></span><span class="comment">/* [WB 128] Debug only. Passive buffer memory */</span>
<a name="l04314"></a>04314 <span class="preprocessor">#define XSEM_REG_PASSIVE_BUFFER                  0x282000</span>
<a name="l04315"></a>04315 <span class="preprocessor"></span><span class="comment">/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */</span>
<a name="l04316"></a>04316 <span class="preprocessor">#define XSEM_REG_PRAM                        0x2c0000</span>
<a name="l04317"></a>04317 <span class="preprocessor"></span><span class="comment">/* [R 16] Valid sleeping threads indication have bit per thread */</span>
<a name="l04318"></a>04318 <span class="preprocessor">#define XSEM_REG_SLEEP_THREADS_VALID                 0x28026c</span>
<a name="l04319"></a>04319 <span class="preprocessor"></span><span class="comment">/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */</span>
<a name="l04320"></a>04320 <span class="preprocessor">#define XSEM_REG_SLOW_EXT_STORE_EMPTY                0x2802a0</span>
<a name="l04321"></a>04321 <span class="preprocessor"></span><span class="comment">/* [RW 16] List of free threads . There is a bit per thread. */</span>
<a name="l04322"></a>04322 <span class="preprocessor">#define XSEM_REG_THREADS_LIST                    0x2802e4</span>
<a name="l04323"></a>04323 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 0 */</span>
<a name="l04324"></a>04324 <span class="preprocessor">#define XSEM_REG_TS_0_AS                     0x280038</span>
<a name="l04325"></a>04325 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 10 */</span>
<a name="l04326"></a>04326 <span class="preprocessor">#define XSEM_REG_TS_10_AS                    0x280060</span>
<a name="l04327"></a>04327 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 11 */</span>
<a name="l04328"></a>04328 <span class="preprocessor">#define XSEM_REG_TS_11_AS                    0x280064</span>
<a name="l04329"></a>04329 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 12 */</span>
<a name="l04330"></a>04330 <span class="preprocessor">#define XSEM_REG_TS_12_AS                    0x280068</span>
<a name="l04331"></a>04331 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 13 */</span>
<a name="l04332"></a>04332 <span class="preprocessor">#define XSEM_REG_TS_13_AS                    0x28006c</span>
<a name="l04333"></a>04333 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 14 */</span>
<a name="l04334"></a>04334 <span class="preprocessor">#define XSEM_REG_TS_14_AS                    0x280070</span>
<a name="l04335"></a>04335 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 15 */</span>
<a name="l04336"></a>04336 <span class="preprocessor">#define XSEM_REG_TS_15_AS                    0x280074</span>
<a name="l04337"></a>04337 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 16 */</span>
<a name="l04338"></a>04338 <span class="preprocessor">#define XSEM_REG_TS_16_AS                    0x280078</span>
<a name="l04339"></a>04339 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 17 */</span>
<a name="l04340"></a>04340 <span class="preprocessor">#define XSEM_REG_TS_17_AS                    0x28007c</span>
<a name="l04341"></a>04341 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 18 */</span>
<a name="l04342"></a>04342 <span class="preprocessor">#define XSEM_REG_TS_18_AS                    0x280080</span>
<a name="l04343"></a>04343 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 1 */</span>
<a name="l04344"></a>04344 <span class="preprocessor">#define XSEM_REG_TS_1_AS                     0x28003c</span>
<a name="l04345"></a>04345 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 2 */</span>
<a name="l04346"></a>04346 <span class="preprocessor">#define XSEM_REG_TS_2_AS                     0x280040</span>
<a name="l04347"></a>04347 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 3 */</span>
<a name="l04348"></a>04348 <span class="preprocessor">#define XSEM_REG_TS_3_AS                     0x280044</span>
<a name="l04349"></a>04349 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 4 */</span>
<a name="l04350"></a>04350 <span class="preprocessor">#define XSEM_REG_TS_4_AS                     0x280048</span>
<a name="l04351"></a>04351 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 5 */</span>
<a name="l04352"></a>04352 <span class="preprocessor">#define XSEM_REG_TS_5_AS                     0x28004c</span>
<a name="l04353"></a>04353 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 6 */</span>
<a name="l04354"></a>04354 <span class="preprocessor">#define XSEM_REG_TS_6_AS                     0x280050</span>
<a name="l04355"></a>04355 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 7 */</span>
<a name="l04356"></a>04356 <span class="preprocessor">#define XSEM_REG_TS_7_AS                     0x280054</span>
<a name="l04357"></a>04357 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 8 */</span>
<a name="l04358"></a>04358 <span class="preprocessor">#define XSEM_REG_TS_8_AS                     0x280058</span>
<a name="l04359"></a>04359 <span class="preprocessor"></span><span class="comment">/* [RW 3] The arbitration scheme of time_slot 9 */</span>
<a name="l04360"></a>04360 <span class="preprocessor">#define XSEM_REG_TS_9_AS                     0x28005c</span>
<a name="l04361"></a>04361 <span class="preprocessor"></span><span class="comment">/* [RW 32] Interrupt mask register #0 read/write */</span>
<a name="l04362"></a>04362 <span class="preprocessor">#define XSEM_REG_XSEM_INT_MASK_0                 0x280110</span>
<a name="l04363"></a>04363 <span class="preprocessor"></span><span class="preprocessor">#define XSEM_REG_XSEM_INT_MASK_1                 0x280120</span>
<a name="l04364"></a>04364 <span class="preprocessor"></span><span class="comment">/* [R 32] Interrupt register #0 read */</span>
<a name="l04365"></a>04365 <span class="preprocessor">#define XSEM_REG_XSEM_INT_STS_0                  0x280104</span>
<a name="l04366"></a>04366 <span class="preprocessor"></span><span class="preprocessor">#define XSEM_REG_XSEM_INT_STS_1                  0x280114</span>
<a name="l04367"></a>04367 <span class="preprocessor"></span><span class="comment">/* [RW 32] Parity mask register #0 read/write */</span>
<a name="l04368"></a>04368 <span class="preprocessor">#define XSEM_REG_XSEM_PRTY_MASK_0                0x280130</span>
<a name="l04369"></a>04369 <span class="preprocessor"></span><span class="preprocessor">#define XSEM_REG_XSEM_PRTY_MASK_1                0x280140</span>
<a name="l04370"></a>04370 <span class="preprocessor"></span><span class="comment">/* [R 32] Parity register #0 read */</span>
<a name="l04371"></a>04371 <span class="preprocessor">#define XSEM_REG_XSEM_PRTY_STS_0                 0x280124</span>
<a name="l04372"></a>04372 <span class="preprocessor"></span><span class="preprocessor">#define XSEM_REG_XSEM_PRTY_STS_1                 0x280134</span>
<a name="l04373"></a>04373 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_ACCESS_ENABLE_EN                (1L&lt;&lt;0)</span>
<a name="l04374"></a>04374 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_ACCESS_ENABLE_WR_EN                 (1L&lt;&lt;1)</span>
<a name="l04375"></a>04375 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_ADDR_NVM_ADDR_VALUE                 (0xffffffL&lt;&lt;0)</span>
<a name="l04376"></a>04376 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_CFG4_FLASH_SIZE                 (0x7L&lt;&lt;0)</span>
<a name="l04377"></a>04377 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_COMMAND_DOIT                    (1L&lt;&lt;4)</span>
<a name="l04378"></a>04378 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_COMMAND_DONE                    (1L&lt;&lt;3)</span>
<a name="l04379"></a>04379 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_COMMAND_FIRST                   (1L&lt;&lt;7)</span>
<a name="l04380"></a>04380 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_COMMAND_LAST                    (1L&lt;&lt;8)</span>
<a name="l04381"></a>04381 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_COMMAND_WR                  (1L&lt;&lt;5)</span>
<a name="l04382"></a>04382 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_SW_ARB_ARB_ARB1                 (1L&lt;&lt;9)</span>
<a name="l04383"></a>04383 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_SW_ARB_ARB_REQ_CLR1                 (1L&lt;&lt;5)</span>
<a name="l04384"></a>04384 <span class="preprocessor"></span><span class="preprocessor">#define MCPR_NVM_SW_ARB_ARB_REQ_SET1                 (1L&lt;&lt;1)</span>
<a name="l04385"></a>04385 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_BMAC_CONTROL                 (0x00&lt;&lt;3)</span>
<a name="l04386"></a>04386 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_BMAC_XGXS_CONTROL            (0x01&lt;&lt;3)</span>
<a name="l04387"></a>04387 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_CNT_MAX_SIZE                 (0x05&lt;&lt;3)</span>
<a name="l04388"></a>04388 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_RX_CONTROL               (0x21&lt;&lt;3)</span>
<a name="l04389"></a>04389 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_RX_LLFC_MSG_FLDS             (0x46&lt;&lt;3)</span>
<a name="l04390"></a>04390 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_RX_MAX_SIZE              (0x23&lt;&lt;3)</span>
<a name="l04391"></a>04391 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_RX_STAT_GR64                 (0x26&lt;&lt;3)</span>
<a name="l04392"></a>04392 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_RX_STAT_GRIPJ                (0x42&lt;&lt;3)</span>
<a name="l04393"></a>04393 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_TX_CONTROL               (0x07&lt;&lt;3)</span>
<a name="l04394"></a>04394 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_TX_MAX_SIZE              (0x09&lt;&lt;3)</span>
<a name="l04395"></a>04395 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_TX_PAUSE_THRESHOLD           (0x0A&lt;&lt;3)</span>
<a name="l04396"></a>04396 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_TX_SOURCE_ADDR               (0x08&lt;&lt;3)</span>
<a name="l04397"></a>04397 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_TX_STAT_GTBYT                (0x20&lt;&lt;3)</span>
<a name="l04398"></a>04398 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC_REGISTER_TX_STAT_GTPKT                (0x0C&lt;&lt;3)</span>
<a name="l04399"></a>04399 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC2_REGISTER_BMAC_CONTROL                (0x00&lt;&lt;3)</span>
<a name="l04400"></a>04400 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC2_REGISTER_BMAC_XGXS_CONTROL           (0x01&lt;&lt;3)</span>
<a name="l04401"></a>04401 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC2_REGISTER_PFC_CONTROL                 (0x06&lt;&lt;3)</span>
<a name="l04402"></a>04402 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC2_REGISTER_RX_CONTROL              (0x3A&lt;&lt;3)</span>
<a name="l04403"></a>04403 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC2_REGISTER_RX_LLFC_MSG_FLDS            (0x62&lt;&lt;3)</span>
<a name="l04404"></a>04404 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC2_REGISTER_RX_MAX_SIZE                 (0x3C&lt;&lt;3)</span>
<a name="l04405"></a>04405 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC2_REGISTER_TX_CONTROL              (0x1C&lt;&lt;3)</span>
<a name="l04406"></a>04406 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC2_REGISTER_TX_MAX_SIZE                 (0x1E&lt;&lt;3)</span>
<a name="l04407"></a>04407 <span class="preprocessor"></span><span class="preprocessor">#define BIGMAC2_REGISTER_TX_SOURCE_ADDR              (0x1D&lt;&lt;3)</span>
<a name="l04408"></a>04408 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LED_1000MB_OVERRIDE                 (1L&lt;&lt;1)</span>
<a name="l04409"></a>04409 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LED_100MB_OVERRIDE                  (1L&lt;&lt;2)</span>
<a name="l04410"></a>04410 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LED_10MB_OVERRIDE                   (1L&lt;&lt;3)</span>
<a name="l04411"></a>04411 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LED_2500MB_OVERRIDE                 (1L&lt;&lt;12)</span>
<a name="l04412"></a>04412 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LED_OVERRIDE                    (1L&lt;&lt;0)</span>
<a name="l04413"></a>04413 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_LED_TRAFFIC                     (1L&lt;&lt;6)</span>
<a name="l04414"></a>04414 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MDIO_COMM_COMMAND_ADDRESS               (0L&lt;&lt;26)</span>
<a name="l04415"></a>04415 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MDIO_COMM_COMMAND_READ_45               (3L&lt;&lt;26)</span>
<a name="l04416"></a>04416 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MDIO_COMM_COMMAND_WRITE_45              (1L&lt;&lt;26)</span>
<a name="l04417"></a>04417 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MDIO_COMM_DATA                  (0xffffL&lt;&lt;0)</span>
<a name="l04418"></a>04418 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MDIO_COMM_START_BUSY                (1L&lt;&lt;29)</span>
<a name="l04419"></a>04419 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MDIO_MODE_AUTO_POLL                 (1L&lt;&lt;4)</span>
<a name="l04420"></a>04420 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MDIO_MODE_CLAUSE_45                 (1&lt;&lt;31)</span>
<a name="l04421"></a>04421 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MDIO_MODE_CLOCK_CNT                 (0x3fL&lt;&lt;16)</span>
<a name="l04422"></a>04422 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT            16</span>
<a name="l04423"></a>04423 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MODE_25G_MODE                   (1L&lt;&lt;5)</span>
<a name="l04424"></a>04424 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MODE_HALF_DUPLEX                    (1L&lt;&lt;1)</span>
<a name="l04425"></a>04425 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MODE_PORT_GMII                  (2L&lt;&lt;2)</span>
<a name="l04426"></a>04426 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MODE_PORT_MII                   (1L&lt;&lt;2)</span>
<a name="l04427"></a>04427 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MODE_PORT_MII_10M                   (3L&lt;&lt;2)</span>
<a name="l04428"></a>04428 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MODE_RESET                      (1L&lt;&lt;0)</span>
<a name="l04429"></a>04429 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_LED                    0xc</span>
<a name="l04430"></a>04430 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_MAC_MATCH                  0x10</span>
<a name="l04431"></a>04431 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_MDIO_COMM                  0xac</span>
<a name="l04432"></a>04432 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_MDIO_MODE                  0xb4</span>
<a name="l04433"></a>04433 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_MODE                   0x0</span>
<a name="l04434"></a>04434 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_RX_MODE                    0xc8</span>
<a name="l04435"></a>04435 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_RX_MTU_SIZE                0x9c</span>
<a name="l04436"></a>04436 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_RX_STAT_AC                 0x180</span>
<a name="l04437"></a>04437 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_RX_STAT_AC_28              0x1f4</span>
<a name="l04438"></a>04438 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_RX_STAT_AC_COUNT               23</span>
<a name="l04439"></a>04439 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_TX_MODE                    0xbc</span>
<a name="l04440"></a>04440 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_TX_STAT_AC                 0x280</span>
<a name="l04441"></a>04441 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_REG_EMAC_TX_STAT_AC_COUNT               22</span>
<a name="l04442"></a>04442 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RX_MODE_FLOW_EN                     (1L&lt;&lt;2)</span>
<a name="l04443"></a>04443 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RX_MODE_KEEP_VLAN_TAG               (1L&lt;&lt;10)</span>
<a name="l04444"></a>04444 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RX_MODE_PROMISCUOUS                 (1L&lt;&lt;8)</span>
<a name="l04445"></a>04445 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RX_MODE_RESET                   (1L&lt;&lt;0)</span>
<a name="l04446"></a>04446 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RX_MTU_SIZE_JUMBO_ENA               (1&lt;&lt;31)</span>
<a name="l04447"></a>04447 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TX_MODE_EXT_PAUSE_EN                (1L&lt;&lt;3)</span>
<a name="l04448"></a>04448 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TX_MODE_FLOW_EN                     (1L&lt;&lt;4)</span>
<a name="l04449"></a>04449 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TX_MODE_RESET                   (1L&lt;&lt;0)</span>
<a name="l04450"></a>04450 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_0                    0</span>
<a name="l04451"></a>04451 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_1                    1</span>
<a name="l04452"></a>04452 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_2                    2</span>
<a name="l04453"></a>04453 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_3                    3</span>
<a name="l04454"></a>04454 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_CLR_POS              16</span>
<a name="l04455"></a>04455 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_FLOAT                (0xffL&lt;&lt;24)</span>
<a name="l04456"></a>04456 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_FLOAT_POS                24</span>
<a name="l04457"></a>04457 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_HIGH                 1</span>
<a name="l04458"></a>04458 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_INPUT_HI_Z               2</span>
<a name="l04459"></a>04459 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_INT_CLR_POS              24</span>
<a name="l04460"></a>04460 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_INT_OUTPUT_CLR           0</span>
<a name="l04461"></a>04461 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_INT_OUTPUT_SET           1</span>
<a name="l04462"></a>04462 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_INT_SET_POS              16</span>
<a name="l04463"></a>04463 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_LOW                  0</span>
<a name="l04464"></a>04464 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_OUTPUT_HIGH              1</span>
<a name="l04465"></a>04465 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_OUTPUT_LOW               0</span>
<a name="l04466"></a>04466 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_PORT_SHIFT               4</span>
<a name="l04467"></a>04467 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_GPIO_SET_POS              8</span>
<a name="l04468"></a>04468 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_1_CLEAR             0x588</span>
<a name="l04469"></a>04469 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_1_RST_NIG           (0x1&lt;&lt;7)</span>
<a name="l04470"></a>04470 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_1_SET               0x584</span>
<a name="l04471"></a>04471 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_2_CLEAR             0x598</span>
<a name="l04472"></a>04472 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_2_RST_BMAC0             (0x1&lt;&lt;0)</span>
<a name="l04473"></a>04473 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE       (0x1&lt;&lt;14)</span>
<a name="l04474"></a>04474 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_2_SET               0x594</span>
<a name="l04475"></a>04475 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_CLEAR             0x5a8</span>
<a name="l04476"></a>04476 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_IDDQ     (0x1&lt;&lt;1)</span>
<a name="l04477"></a>04477 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN   (0x1&lt;&lt;2)</span>
<a name="l04478"></a>04478 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN_SD (0x1&lt;&lt;3)</span>
<a name="l04479"></a>04479 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_RSTB_HW  (0x1&lt;&lt;0)</span>
<a name="l04480"></a>04480 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_IDDQ   (0x1&lt;&lt;5)</span>
<a name="l04481"></a>04481 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN     (0x1&lt;&lt;6)</span>
<a name="l04482"></a>04482 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN_SD  (0x1&lt;&lt;7)</span>
<a name="l04483"></a>04483 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_RSTB_HW    (0x1&lt;&lt;4)</span>
<a name="l04484"></a>04484 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_TXD_FIFO_RSTB (0x1&lt;&lt;8)</span>
<a name="l04485"></a>04485 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_RESET_REG_3_SET               0x5a4</span>
<a name="l04486"></a>04486 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_4                    4</span>
<a name="l04487"></a>04487 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_5                    5</span>
<a name="l04488"></a>04488 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_7                    7</span>
<a name="l04489"></a>04489 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_CLR_POS              16</span>
<a name="l04490"></a>04490 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_FLOAT                (0xffL&lt;&lt;24)</span>
<a name="l04491"></a>04491 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_FLOAT_POS                24</span>
<a name="l04492"></a>04492 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_INPUT_HI_Z               2</span>
<a name="l04493"></a>04493 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_INT_OLD_SET_POS          16</span>
<a name="l04494"></a>04494 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_OUTPUT_HIGH              1</span>
<a name="l04495"></a>04495 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_OUTPUT_LOW               0</span>
<a name="l04496"></a>04496 <span class="preprocessor"></span><span class="preprocessor">#define MISC_REGISTERS_SPIO_SET_POS              8</span>
<a name="l04497"></a>04497 <span class="preprocessor"></span><span class="preprocessor">#define HW_LOCK_MAX_RESOURCE_VALUE               31</span>
<a name="l04498"></a>04498 <span class="preprocessor"></span><span class="preprocessor">#define HW_LOCK_RESOURCE_GPIO                    1</span>
<a name="l04499"></a>04499 <span class="preprocessor"></span><span class="preprocessor">#define HW_LOCK_RESOURCE_MDIO                    0</span>
<a name="l04500"></a>04500 <span class="preprocessor"></span><span class="preprocessor">#define HW_LOCK_RESOURCE_PORT0_ATT_MASK              3</span>
<a name="l04501"></a>04501 <span class="preprocessor"></span><span class="preprocessor">#define HW_LOCK_RESOURCE_SPIO                    2</span>
<a name="l04502"></a>04502 <span class="preprocessor"></span><span class="preprocessor">#define HW_LOCK_RESOURCE_UNDI                    5</span>
<a name="l04503"></a>04503 <span class="preprocessor"></span><span class="preprocessor">#define PRS_FLAG_OVERETH_IPV4                    1</span>
<a name="l04504"></a>04504 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_BRB_PARITY_ERROR             (1UL&lt;&lt;18)</span>
<a name="l04505"></a>04505 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_CCM_HW_INTERRUPT             (1UL&lt;&lt;31)</span>
<a name="l04506"></a>04506 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_CDU_HW_INTERRUPT             (1UL&lt;&lt;9)</span>
<a name="l04507"></a>04507 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_CDU_PARITY_ERROR             (1UL&lt;&lt;8)</span>
<a name="l04508"></a>04508 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_CFC_HW_INTERRUPT             (1UL&lt;&lt;7)</span>
<a name="l04509"></a>04509 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_CFC_PARITY_ERROR             (1UL&lt;&lt;6)</span>
<a name="l04510"></a>04510 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_CSDM_HW_INTERRUPT            (1UL&lt;&lt;29)</span>
<a name="l04511"></a>04511 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_CSDM_PARITY_ERROR            (1UL&lt;&lt;28)</span>
<a name="l04512"></a>04512 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_CSEMI_HW_INTERRUPT           (1UL&lt;&lt;1)</span>
<a name="l04513"></a>04513 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_CSEMI_PARITY_ERROR           (1UL&lt;&lt;0)</span>
<a name="l04514"></a>04514 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_DEBUG_PARITY_ERROR           (1UL&lt;&lt;18)</span>
<a name="l04515"></a>04515 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_DMAE_HW_INTERRUPT            (1UL&lt;&lt;11)</span>
<a name="l04516"></a>04516 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_DOORBELLQ_HW_INTERRUPT       (1UL&lt;&lt;13)</span>
<a name="l04517"></a>04517 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_DOORBELLQ_PARITY_ERROR       (1UL&lt;&lt;12)</span>
<a name="l04518"></a>04518 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_GPIO3_FUNCTION_0             (1UL&lt;&lt;5)</span>
<a name="l04519"></a>04519 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_GPIO3_FUNCTION_1             (1UL&lt;&lt;9)</span>
<a name="l04520"></a>04520 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_IGU_PARITY_ERROR             (1UL&lt;&lt;12)</span>
<a name="l04521"></a>04521 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_MISC_HW_INTERRUPT            (1UL&lt;&lt;15)</span>
<a name="l04522"></a>04522 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_MISC_PARITY_ERROR            (1UL&lt;&lt;14)</span>
<a name="l04523"></a>04523 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_PARSER_PARITY_ERROR          (1UL&lt;&lt;20)</span>
<a name="l04524"></a>04524 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_PBCLIENT_PARITY_ERROR        (1UL&lt;&lt;0)</span>
<a name="l04525"></a>04525 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_PBF_HW_INTERRUPT             (1UL&lt;&lt;31)</span>
<a name="l04526"></a>04526 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_PXP_HW_INTERRUPT             (1UL&lt;&lt;3)</span>
<a name="l04527"></a>04527 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_PXP_PARITY_ERROR             (1UL&lt;&lt;2)</span>
<a name="l04528"></a>04528 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_HW_INTERRUPT   (1UL&lt;&lt;5)</span>
<a name="l04529"></a>04529 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR   (1UL&lt;&lt;4)</span>
<a name="l04530"></a>04530 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_QM_HW_INTERRUPT              (1UL&lt;&lt;3)</span>
<a name="l04531"></a>04531 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_QM_PARITY_ERROR              (1UL&lt;&lt;2)</span>
<a name="l04532"></a>04532 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_SEARCHER_PARITY_ERROR        (1UL&lt;&lt;22)</span>
<a name="l04533"></a>04533 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_SPIO5                (1UL&lt;&lt;15)</span>
<a name="l04534"></a>04534 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_TCM_HW_INTERRUPT             (1UL&lt;&lt;27)</span>
<a name="l04535"></a>04535 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_TIMERS_HW_INTERRUPT          (1UL&lt;&lt;5)</span>
<a name="l04536"></a>04536 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_TSDM_HW_INTERRUPT            (1UL&lt;&lt;25)</span>
<a name="l04537"></a>04537 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_TSDM_PARITY_ERROR            (1UL&lt;&lt;24)</span>
<a name="l04538"></a>04538 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_TSEMI_HW_INTERRUPT           (1UL&lt;&lt;29)</span>
<a name="l04539"></a>04539 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_TSEMI_PARITY_ERROR           (1UL&lt;&lt;28)</span>
<a name="l04540"></a>04540 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_UCM_HW_INTERRUPT             (1UL&lt;&lt;23)</span>
<a name="l04541"></a>04541 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_UPB_HW_INTERRUPT             (1UL&lt;&lt;27)</span>
<a name="l04542"></a>04542 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_UPB_PARITY_ERROR             (1UL&lt;&lt;26)</span>
<a name="l04543"></a>04543 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_USDM_HW_INTERRUPT            (1UL&lt;&lt;21)</span>
<a name="l04544"></a>04544 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_USDM_PARITY_ERROR            (1UL&lt;&lt;20)</span>
<a name="l04545"></a>04545 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_USEMI_HW_INTERRUPT           (1UL&lt;&lt;25)</span>
<a name="l04546"></a>04546 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_USEMI_PARITY_ERROR           (1UL&lt;&lt;24)</span>
<a name="l04547"></a>04547 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_VAUX_PCI_CORE_PARITY_ERROR       (1UL&lt;&lt;16)</span>
<a name="l04548"></a>04548 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_XCM_HW_INTERRUPT             (1UL&lt;&lt;9)</span>
<a name="l04549"></a>04549 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_XSDM_HW_INTERRUPT            (1UL&lt;&lt;7)</span>
<a name="l04550"></a>04550 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_XSDM_PARITY_ERROR            (1UL&lt;&lt;6)</span>
<a name="l04551"></a>04551 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_XSEMI_HW_INTERRUPT           (1UL&lt;&lt;11)</span>
<a name="l04552"></a>04552 <span class="preprocessor"></span><span class="preprocessor">#define AEU_INPUTS_ATTN_BITS_XSEMI_PARITY_ERROR           (1UL&lt;&lt;10)</span>
<a name="l04553"></a>04553 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_0    0</span>
<a name="l04554"></a>04554 <span class="preprocessor"></span>
<a name="l04555"></a>04555 <span class="preprocessor">#define EVEREST_GEN_ATTN_IN_USE_MASK        0x3ffe0</span>
<a name="l04556"></a>04556 <span class="preprocessor"></span><span class="preprocessor">#define EVEREST_LATCHED_ATTN_IN_USE_MASK    0xffe00000</span>
<a name="l04557"></a>04557 <span class="preprocessor"></span>
<a name="l04558"></a>04558 <span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_6    6</span>
<a name="l04559"></a>04559 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_7    7</span>
<a name="l04560"></a>04560 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_8    8</span>
<a name="l04561"></a>04561 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_9    9</span>
<a name="l04562"></a>04562 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_10   10</span>
<a name="l04563"></a>04563 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_11   11</span>
<a name="l04564"></a>04564 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_12   12</span>
<a name="l04565"></a>04565 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_13   13</span>
<a name="l04566"></a>04566 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_14   14</span>
<a name="l04567"></a>04567 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_15   15</span>
<a name="l04568"></a>04568 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_16   16</span>
<a name="l04569"></a>04569 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_17   17</span>
<a name="l04570"></a>04570 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_18   18</span>
<a name="l04571"></a>04571 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_19   19</span>
<a name="l04572"></a>04572 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_20   20</span>
<a name="l04573"></a>04573 <span class="preprocessor"></span><span class="preprocessor">#define RESERVED_GENERAL_ATTENTION_BIT_21   21</span>
<a name="l04574"></a>04574 <span class="preprocessor"></span>
<a name="l04575"></a>04575 <span class="comment">/* storm asserts attention bits */</span>
<a name="l04576"></a>04576 <span class="preprocessor">#define TSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_7</span>
<a name="l04577"></a>04577 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_8</span>
<a name="l04578"></a>04578 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_9</span>
<a name="l04579"></a>04579 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_10</span>
<a name="l04580"></a>04580 <span class="preprocessor"></span>
<a name="l04581"></a>04581 <span class="comment">/* mcp error attention bit */</span>
<a name="l04582"></a>04582 <span class="preprocessor">#define MCP_FATAL_ASSERT_ATTENTION_BIT        RESERVED_GENERAL_ATTENTION_BIT_11</span>
<a name="l04583"></a>04583 <span class="preprocessor"></span>
<a name="l04584"></a>04584 <span class="comment">/*E1H NIG status sync attention mapped to group 4-7*/</span>
<a name="l04585"></a>04585 <span class="preprocessor">#define LINK_SYNC_ATTENTION_BIT_FUNC_0      RESERVED_GENERAL_ATTENTION_BIT_12</span>
<a name="l04586"></a>04586 <span class="preprocessor"></span><span class="preprocessor">#define LINK_SYNC_ATTENTION_BIT_FUNC_1      RESERVED_GENERAL_ATTENTION_BIT_13</span>
<a name="l04587"></a>04587 <span class="preprocessor"></span><span class="preprocessor">#define LINK_SYNC_ATTENTION_BIT_FUNC_2      RESERVED_GENERAL_ATTENTION_BIT_14</span>
<a name="l04588"></a>04588 <span class="preprocessor"></span><span class="preprocessor">#define LINK_SYNC_ATTENTION_BIT_FUNC_3      RESERVED_GENERAL_ATTENTION_BIT_15</span>
<a name="l04589"></a>04589 <span class="preprocessor"></span><span class="preprocessor">#define LINK_SYNC_ATTENTION_BIT_FUNC_4      RESERVED_GENERAL_ATTENTION_BIT_16</span>
<a name="l04590"></a>04590 <span class="preprocessor"></span><span class="preprocessor">#define LINK_SYNC_ATTENTION_BIT_FUNC_5      RESERVED_GENERAL_ATTENTION_BIT_17</span>
<a name="l04591"></a>04591 <span class="preprocessor"></span><span class="preprocessor">#define LINK_SYNC_ATTENTION_BIT_FUNC_6      RESERVED_GENERAL_ATTENTION_BIT_18</span>
<a name="l04592"></a>04592 <span class="preprocessor"></span><span class="preprocessor">#define LINK_SYNC_ATTENTION_BIT_FUNC_7      RESERVED_GENERAL_ATTENTION_BIT_19</span>
<a name="l04593"></a>04593 <span class="preprocessor"></span>
<a name="l04594"></a>04594 
<a name="l04595"></a>04595 <span class="preprocessor">#define LATCHED_ATTN_RBCR           23</span>
<a name="l04596"></a>04596 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_RBCT           24</span>
<a name="l04597"></a>04597 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_RBCN           25</span>
<a name="l04598"></a>04598 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_RBCU           26</span>
<a name="l04599"></a>04599 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_RBCP           27</span>
<a name="l04600"></a>04600 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_TIMEOUT_GRC        28</span>
<a name="l04601"></a>04601 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_RSVD_GRC           29</span>
<a name="l04602"></a>04602 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_ROM_PARITY_MCP     30</span>
<a name="l04603"></a>04603 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_UM_RX_PARITY_MCP       31</span>
<a name="l04604"></a>04604 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_UM_TX_PARITY_MCP       32</span>
<a name="l04605"></a>04605 <span class="preprocessor"></span><span class="preprocessor">#define LATCHED_ATTN_SCPAD_PARITY_MCP       33</span>
<a name="l04606"></a>04606 <span class="preprocessor"></span>
<a name="l04607"></a>04607 <span class="preprocessor">#define GENERAL_ATTEN_WORD(atten_name)         ((94 + atten_name) / 32)</span>
<a name="l04608"></a>04608 <span class="preprocessor"></span><span class="preprocessor">#define GENERAL_ATTEN_OFFSET(atten_name)\</span>
<a name="l04609"></a>04609 <span class="preprocessor">    (1UL &lt;&lt; ((94 + atten_name) % 32))</span>
<a name="l04610"></a>04610 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l04611"></a>04611 <span class="comment"> * This file defines GRC base address for every block.</span>
<a name="l04612"></a>04612 <span class="comment"> * This file is included by chipsim, asm microcode and cpp microcode.</span>
<a name="l04613"></a>04613 <span class="comment"> * These values are used in Design.xml on regBase attribute</span>
<a name="l04614"></a>04614 <span class="comment"> * Use the base with the generated offsets of specific registers.</span>
<a name="l04615"></a>04615 <span class="comment"> */</span>
<a name="l04616"></a>04616 
<a name="l04617"></a>04617 <span class="preprocessor">#define GRCBASE_PXPCS       0x000000</span>
<a name="l04618"></a>04618 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_PCICONFIG   0x002000</span>
<a name="l04619"></a>04619 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_PCIREG      0x002400</span>
<a name="l04620"></a>04620 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_EMAC0       0x008000</span>
<a name="l04621"></a>04621 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_EMAC1       0x008400</span>
<a name="l04622"></a>04622 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_DBU     0x008800</span>
<a name="l04623"></a>04623 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_MISC        0x00A000</span>
<a name="l04624"></a>04624 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_DBG     0x00C000</span>
<a name="l04625"></a>04625 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_NIG     0x010000</span>
<a name="l04626"></a>04626 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_XCM     0x020000</span>
<a name="l04627"></a>04627 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_PRS     0x040000</span>
<a name="l04628"></a>04628 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_SRCH        0x040400</span>
<a name="l04629"></a>04629 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_TSDM        0x042000</span>
<a name="l04630"></a>04630 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_TCM     0x050000</span>
<a name="l04631"></a>04631 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_BRB1        0x060000</span>
<a name="l04632"></a>04632 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_MCP     0x080000</span>
<a name="l04633"></a>04633 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_UPB     0x0C1000</span>
<a name="l04634"></a>04634 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_CSDM        0x0C2000</span>
<a name="l04635"></a>04635 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_USDM        0x0C4000</span>
<a name="l04636"></a>04636 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_CCM     0x0D0000</span>
<a name="l04637"></a>04637 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_UCM     0x0E0000</span>
<a name="l04638"></a>04638 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_CDU     0x101000</span>
<a name="l04639"></a>04639 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_DMAE        0x102000</span>
<a name="l04640"></a>04640 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_PXP     0x103000</span>
<a name="l04641"></a>04641 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_CFC     0x104000</span>
<a name="l04642"></a>04642 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_HC      0x108000</span>
<a name="l04643"></a>04643 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_PXP2        0x120000</span>
<a name="l04644"></a>04644 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_PBF     0x140000</span>
<a name="l04645"></a>04645 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_XPB     0x161000</span>
<a name="l04646"></a>04646 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_TIMERS      0x164000</span>
<a name="l04647"></a>04647 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_XSDM        0x166000</span>
<a name="l04648"></a>04648 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_QM      0x168000</span>
<a name="l04649"></a>04649 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_DQ      0x170000</span>
<a name="l04650"></a>04650 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_TSEM        0x180000</span>
<a name="l04651"></a>04651 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_CSEM        0x200000</span>
<a name="l04652"></a>04652 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_XSEM        0x280000</span>
<a name="l04653"></a>04653 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_USEM        0x300000</span>
<a name="l04654"></a>04654 <span class="preprocessor"></span><span class="preprocessor">#define GRCBASE_MISC_AEU    GRCBASE_MISC</span>
<a name="l04655"></a>04655 <span class="preprocessor"></span>
<a name="l04656"></a>04656 
<a name="l04657"></a>04657 <span class="comment">/* offset of configuration space in the pci core register */</span>
<a name="l04658"></a>04658 <span class="preprocessor">#define PCICFG_OFFSET                   0x2000</span>
<a name="l04659"></a>04659 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_VENDOR_ID_OFFSET             0x00</span>
<a name="l04660"></a>04660 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_DEVICE_ID_OFFSET             0x02</span>
<a name="l04661"></a>04661 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_OFFSET               0x04</span>
<a name="l04662"></a>04662 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_IO_SPACE         (1&lt;&lt;0)</span>
<a name="l04663"></a>04663 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_MEM_SPACE        (1&lt;&lt;1)</span>
<a name="l04664"></a>04664 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_BUS_MASTER       (1&lt;&lt;2)</span>
<a name="l04665"></a>04665 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_SPECIAL_CYCLES       (1&lt;&lt;3)</span>
<a name="l04666"></a>04666 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_MWI_CYCLES       (1&lt;&lt;4)</span>
<a name="l04667"></a>04667 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_VGA_SNOOP        (1&lt;&lt;5)</span>
<a name="l04668"></a>04668 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_PERR_ENA         (1&lt;&lt;6)</span>
<a name="l04669"></a>04669 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_STEPPING         (1&lt;&lt;7)</span>
<a name="l04670"></a>04670 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_SERR_ENA         (1&lt;&lt;8)</span>
<a name="l04671"></a>04671 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_FAST_B2B         (1&lt;&lt;9)</span>
<a name="l04672"></a>04672 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_INT_DISABLE      (1&lt;&lt;10)</span>
<a name="l04673"></a>04673 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_COMMAND_RESERVED         (0x1f&lt;&lt;11)</span>
<a name="l04674"></a>04674 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_STATUS_OFFSET                0x06</span>
<a name="l04675"></a>04675 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_REVESION_ID_OFFSET           0x08</span>
<a name="l04676"></a>04676 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_CACHE_LINE_SIZE              0x0c</span>
<a name="l04677"></a>04677 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_LATENCY_TIMER                0x0d</span>
<a name="l04678"></a>04678 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_BAR_1_LOW                0x10</span>
<a name="l04679"></a>04679 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_BAR_1_HIGH               0x14</span>
<a name="l04680"></a>04680 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_BAR_2_LOW                0x18</span>
<a name="l04681"></a>04681 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_BAR_2_HIGH               0x1c</span>
<a name="l04682"></a>04682 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_SUBSYSTEM_VENDOR_ID_OFFSET       0x2c</span>
<a name="l04683"></a>04683 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_SUBSYSTEM_ID_OFFSET          0x2e</span>
<a name="l04684"></a>04684 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_INT_LINE                 0x3c</span>
<a name="l04685"></a>04685 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_INT_PIN                  0x3d</span>
<a name="l04686"></a>04686 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY                0x48</span>
<a name="l04687"></a>04687 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_VERSION        (0x3&lt;&lt;16)</span>
<a name="l04688"></a>04688 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_CLOCK      (1&lt;&lt;19)</span>
<a name="l04689"></a>04689 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_RESERVED       (1&lt;&lt;20)</span>
<a name="l04690"></a>04690 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_DSI        (1&lt;&lt;21)</span>
<a name="l04691"></a>04691 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_AUX_CURRENT    (0x7&lt;&lt;22)</span>
<a name="l04692"></a>04692 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_D1_SUPPORT     (1&lt;&lt;25)</span>
<a name="l04693"></a>04693 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_D2_SUPPORT     (1&lt;&lt;26)</span>
<a name="l04694"></a>04694 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_PME_IN_D0      (1&lt;&lt;27)</span>
<a name="l04695"></a>04695 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_PME_IN_D1      (1&lt;&lt;28)</span>
<a name="l04696"></a>04696 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_PME_IN_D2      (1&lt;&lt;29)</span>
<a name="l04697"></a>04697 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_PME_IN_D3_HOT  (1&lt;&lt;30)</span>
<a name="l04698"></a>04698 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CAPABILITY_PME_IN_D3_COLD (1&lt;&lt;31)</span>
<a name="l04699"></a>04699 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CSR_OFFSET                0x4c</span>
<a name="l04700"></a>04700 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CSR_STATE         (0x3&lt;&lt;0)</span>
<a name="l04701"></a>04701 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CSR_PME_ENABLE        (1&lt;&lt;8)</span>
<a name="l04702"></a>04702 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_PM_CSR_PME_STATUS        (1&lt;&lt;15)</span>
<a name="l04703"></a>04703 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSI_CAP_ID_OFFSET            0x58</span>
<a name="l04704"></a>04704 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSI_CONTROL_ENABLE       (0x1&lt;&lt;16)</span>
<a name="l04705"></a>04705 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSI_CONTROL_MCAP         (0x7&lt;&lt;17)</span>
<a name="l04706"></a>04706 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSI_CONTROL_MENA         (0x7&lt;&lt;20)</span>
<a name="l04707"></a>04707 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSI_CONTROL_64_BIT_ADDR_CAP  (0x1&lt;&lt;23)</span>
<a name="l04708"></a>04708 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSI_CONTROL_MSI_PVMASK_CAPABLE   (0x1&lt;&lt;24)</span>
<a name="l04709"></a>04709 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_GRC_ADDRESS              0x78</span>
<a name="l04710"></a>04710 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_GRC_DATA                 0x80</span>
<a name="l04711"></a>04711 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSIX_CAP_ID_OFFSET           0xa0</span>
<a name="l04712"></a>04712 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSIX_CONTROL_TABLE_SIZE      (0x7ff&lt;&lt;16)</span>
<a name="l04713"></a>04713 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSIX_CONTROL_RESERVED        (0x7&lt;&lt;27)</span>
<a name="l04714"></a>04714 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSIX_CONTROL_FUNC_MASK       (0x1&lt;&lt;30)</span>
<a name="l04715"></a>04715 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_MSIX_CONTROL_MSIX_ENABLE     (0x1&lt;&lt;31)</span>
<a name="l04716"></a>04716 <span class="preprocessor"></span>
<a name="l04717"></a>04717 <span class="preprocessor">#define PCICFG_DEVICE_CONTROL               0xb4</span>
<a name="l04718"></a>04718 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_DEVICE_STATUS                0xb6</span>
<a name="l04719"></a>04719 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_DEVICE_STATUS_CORR_ERR_DET   (1&lt;&lt;0)</span>
<a name="l04720"></a>04720 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_DEVICE_STATUS_NON_FATAL_ERR_DET  (1&lt;&lt;1)</span>
<a name="l04721"></a>04721 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_DEVICE_STATUS_FATAL_ERR_DET  (1&lt;&lt;2)</span>
<a name="l04722"></a>04722 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_DEVICE_STATUS_UNSUP_REQ_DET  (1&lt;&lt;3)</span>
<a name="l04723"></a>04723 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_DEVICE_STATUS_AUX_PWR_DET    (1&lt;&lt;4)</span>
<a name="l04724"></a>04724 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_DEVICE_STATUS_NO_PEND        (1&lt;&lt;5)</span>
<a name="l04725"></a>04725 <span class="preprocessor"></span><span class="preprocessor">#define PCICFG_LINK_CONTROL             0xbc</span>
<a name="l04726"></a>04726 <span class="preprocessor"></span>
<a name="l04727"></a>04727 
<a name="l04728"></a>04728 <span class="preprocessor">#define BAR_USTRORM_INTMEM              0x400000</span>
<a name="l04729"></a>04729 <span class="preprocessor"></span><span class="preprocessor">#define BAR_CSTRORM_INTMEM              0x410000</span>
<a name="l04730"></a>04730 <span class="preprocessor"></span><span class="preprocessor">#define BAR_XSTRORM_INTMEM              0x420000</span>
<a name="l04731"></a>04731 <span class="preprocessor"></span><span class="preprocessor">#define BAR_TSTRORM_INTMEM              0x430000</span>
<a name="l04732"></a>04732 <span class="preprocessor"></span>
<a name="l04733"></a>04733 <span class="comment">/* for accessing the IGU in case of status block ACK */</span>
<a name="l04734"></a>04734 <span class="preprocessor">#define BAR_IGU_INTMEM                  0x440000</span>
<a name="l04735"></a>04735 <span class="preprocessor"></span>
<a name="l04736"></a>04736 <span class="preprocessor">#define BAR_DOORBELL_OFFSET             0x800000</span>
<a name="l04737"></a>04737 <span class="preprocessor"></span>
<a name="l04738"></a>04738 <span class="preprocessor">#define BAR_ME_REGISTER                 0x450000</span>
<a name="l04739"></a>04739 <span class="preprocessor"></span><span class="preprocessor">#define ME_REG_PF_NUM           (7L&lt;&lt;0) </span><span class="comment">/* Relative PF Num */</span>
<a name="l04740"></a>04740 <span class="preprocessor">#define ME_REG_PF_NUM_SHIFT     0</span>
<a name="l04741"></a>04741 <span class="preprocessor"></span><span class="preprocessor">#define ME_REG_ABS_PF_NUM       (7L&lt;&lt;16) </span><span class="comment">/* Absolute PF Num */</span>
<a name="l04742"></a>04742 <span class="preprocessor">#define ME_REG_ABS_PF_NUM_SHIFT     16</span>
<a name="l04743"></a>04743 <span class="preprocessor"></span>
<a name="l04744"></a>04744 
<a name="l04745"></a>04745 <span class="comment">/* config_2 offset */</span>
<a name="l04746"></a>04746 <span class="preprocessor">#define GRC_CONFIG_2_SIZE_REG               0x408</span>
<a name="l04747"></a>04747 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE          (0xfL&lt;&lt;0)</span>
<a name="l04748"></a>04748 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_DISABLED     (0L&lt;&lt;0)</span>
<a name="l04749"></a>04749 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_64K      (1L&lt;&lt;0)</span>
<a name="l04750"></a>04750 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_128K     (2L&lt;&lt;0)</span>
<a name="l04751"></a>04751 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_256K     (3L&lt;&lt;0)</span>
<a name="l04752"></a>04752 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_512K     (4L&lt;&lt;0)</span>
<a name="l04753"></a>04753 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_1M       (5L&lt;&lt;0)</span>
<a name="l04754"></a>04754 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_2M       (6L&lt;&lt;0)</span>
<a name="l04755"></a>04755 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_4M       (7L&lt;&lt;0)</span>
<a name="l04756"></a>04756 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_8M       (8L&lt;&lt;0)</span>
<a name="l04757"></a>04757 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_16M      (9L&lt;&lt;0)</span>
<a name="l04758"></a>04758 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_32M      (10L&lt;&lt;0)</span>
<a name="l04759"></a>04759 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_64M      (11L&lt;&lt;0)</span>
<a name="l04760"></a>04760 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_128M     (12L&lt;&lt;0)</span>
<a name="l04761"></a>04761 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_256M     (13L&lt;&lt;0)</span>
<a name="l04762"></a>04762 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_512M     (14L&lt;&lt;0)</span>
<a name="l04763"></a>04763 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_SIZE_1G       (15L&lt;&lt;0)</span>
<a name="l04764"></a>04764 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR1_64ENA         (1L&lt;&lt;4)</span>
<a name="l04765"></a>04765 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_RETRY      (1L&lt;&lt;5)</span>
<a name="l04766"></a>04766 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_CFG_CYCLE_RETRY        (1L&lt;&lt;6)</span>
<a name="l04767"></a>04767 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_FIRST_CFG_DONE     (1L&lt;&lt;7)</span>
<a name="l04768"></a>04768 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE       (0xffL&lt;&lt;8)</span>
<a name="l04769"></a>04769 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED  (0L&lt;&lt;8)</span>
<a name="l04770"></a>04770 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_2K        (1L&lt;&lt;8)</span>
<a name="l04771"></a>04771 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_4K        (2L&lt;&lt;8)</span>
<a name="l04772"></a>04772 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_8K        (3L&lt;&lt;8)</span>
<a name="l04773"></a>04773 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_16K       (4L&lt;&lt;8)</span>
<a name="l04774"></a>04774 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_32K       (5L&lt;&lt;8)</span>
<a name="l04775"></a>04775 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_64K       (6L&lt;&lt;8)</span>
<a name="l04776"></a>04776 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_128K      (7L&lt;&lt;8)</span>
<a name="l04777"></a>04777 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_256K      (8L&lt;&lt;8)</span>
<a name="l04778"></a>04778 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_512K      (9L&lt;&lt;8)</span>
<a name="l04779"></a>04779 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_1M        (10L&lt;&lt;8)</span>
<a name="l04780"></a>04780 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_2M        (11L&lt;&lt;8)</span>
<a name="l04781"></a>04781 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_4M        (12L&lt;&lt;8)</span>
<a name="l04782"></a>04782 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_8M        (13L&lt;&lt;8)</span>
<a name="l04783"></a>04783 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_16M       (14L&lt;&lt;8)</span>
<a name="l04784"></a>04784 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_EXP_ROM_SIZE_32M       (15L&lt;&lt;8)</span>
<a name="l04785"></a>04785 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR_PREFETCH       (1L&lt;&lt;16)</span>
<a name="l04786"></a>04786 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_RESERVED0          (0x7fffL&lt;&lt;17)</span>
<a name="l04787"></a>04787 <span class="preprocessor"></span>
<a name="l04788"></a>04788 <span class="comment">/* config_3 offset */</span>
<a name="l04789"></a>04789 <span class="preprocessor">#define GRC_CONFIG_3_SIZE_REG               0x40c</span>
<a name="l04790"></a>04790 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_3_STICKY_BYTE            (0xffL&lt;&lt;0)</span>
<a name="l04791"></a>04791 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_3_FORCE_PME          (1L&lt;&lt;24)</span>
<a name="l04792"></a>04792 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_3_PME_STATUS         (1L&lt;&lt;25)</span>
<a name="l04793"></a>04793 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_3_PME_ENABLE         (1L&lt;&lt;26)</span>
<a name="l04794"></a>04794 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_3_PM_STATE           (0x3L&lt;&lt;27)</span>
<a name="l04795"></a>04795 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_3_VAUX_PRESET            (1L&lt;&lt;30)</span>
<a name="l04796"></a>04796 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_3_PCI_POWER          (1L&lt;&lt;31)</span>
<a name="l04797"></a>04797 <span class="preprocessor"></span>
<a name="l04798"></a>04798 <span class="preprocessor">#define GRC_BAR2_CONFIG                 0x4e0</span>
<a name="l04799"></a>04799 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE          (0xfL&lt;&lt;0)</span>
<a name="l04800"></a>04800 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_DISABLED     (0L&lt;&lt;0)</span>
<a name="l04801"></a>04801 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_64K      (1L&lt;&lt;0)</span>
<a name="l04802"></a>04802 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_128K     (2L&lt;&lt;0)</span>
<a name="l04803"></a>04803 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_256K     (3L&lt;&lt;0)</span>
<a name="l04804"></a>04804 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_512K     (4L&lt;&lt;0)</span>
<a name="l04805"></a>04805 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_1M       (5L&lt;&lt;0)</span>
<a name="l04806"></a>04806 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_2M       (6L&lt;&lt;0)</span>
<a name="l04807"></a>04807 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_4M       (7L&lt;&lt;0)</span>
<a name="l04808"></a>04808 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_8M       (8L&lt;&lt;0)</span>
<a name="l04809"></a>04809 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_16M      (9L&lt;&lt;0)</span>
<a name="l04810"></a>04810 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_32M      (10L&lt;&lt;0)</span>
<a name="l04811"></a>04811 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_64M      (11L&lt;&lt;0)</span>
<a name="l04812"></a>04812 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_128M     (12L&lt;&lt;0)</span>
<a name="l04813"></a>04813 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_256M     (13L&lt;&lt;0)</span>
<a name="l04814"></a>04814 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_512M     (14L&lt;&lt;0)</span>
<a name="l04815"></a>04815 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_SIZE_1G       (15L&lt;&lt;0)</span>
<a name="l04816"></a>04816 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_2_BAR2_64ENA         (1L&lt;&lt;4)</span>
<a name="l04817"></a>04817 <span class="preprocessor"></span>
<a name="l04818"></a>04818 <span class="preprocessor">#define PCI_PM_DATA_A                   0x410</span>
<a name="l04819"></a>04819 <span class="preprocessor"></span><span class="preprocessor">#define PCI_PM_DATA_B                   0x414</span>
<a name="l04820"></a>04820 <span class="preprocessor"></span><span class="preprocessor">#define PCI_ID_VAL1                 0x434</span>
<a name="l04821"></a>04821 <span class="preprocessor"></span><span class="preprocessor">#define PCI_ID_VAL2                 0x438</span>
<a name="l04822"></a>04822 <span class="preprocessor"></span>
<a name="l04823"></a>04823 
<a name="l04824"></a>04824 <span class="preprocessor">#define MDIO_REG_BANK_CL73_IEEEB0           0x0</span>
<a name="l04825"></a>04825 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL        0x0</span>
<a name="l04826"></a>04826 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN 0x0200</span>
<a name="l04827"></a>04827 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN      0x1000</span>
<a name="l04828"></a>04828 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_MAIN_RST   0x8000</span>
<a name="l04829"></a>04829 <span class="preprocessor"></span>
<a name="l04830"></a>04830 <span class="preprocessor">#define MDIO_REG_BANK_CL73_IEEEB1           0x10</span>
<a name="l04831"></a>04831 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV1            0x00</span>
<a name="l04832"></a>04832 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV1_PAUSE          0x0400</span>
<a name="l04833"></a>04833 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV1_ASYMMETRIC     0x0800</span>
<a name="l04834"></a>04834 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_BOTH     0x0C00</span>
<a name="l04835"></a>04835 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK     0x0C00</span>
<a name="l04836"></a>04836 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV2            0x01</span>
<a name="l04837"></a>04837 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M     0x0000</span>
<a name="l04838"></a>04838 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX      0x0020</span>
<a name="l04839"></a>04839 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4       0x0040</span>
<a name="l04840"></a>04840 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KR        0x0080</span>
<a name="l04841"></a>04841 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_LP_ADV1         0x03</span>
<a name="l04842"></a>04842 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE       0x0400</span>
<a name="l04843"></a>04843 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_LP_ADV1_ASYMMETRIC      0x0800</span>
<a name="l04844"></a>04844 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_BOTH      0x0C00</span>
<a name="l04845"></a>04845 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_MASK      0x0C00</span>
<a name="l04846"></a>04846 <span class="preprocessor"></span>
<a name="l04847"></a>04847 
<a name="l04848"></a>04848 <span class="preprocessor">#define MDIO_REG_BANK_RX0               0x80b0</span>
<a name="l04849"></a>04849 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX0_RX_STATUS              0x10</span>
<a name="l04850"></a>04850 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX0_RX_STATUS_SIGDET           0x8000</span>
<a name="l04851"></a>04851 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX0_RX_STATUS_RX_SEQ_DONE          0x1000</span>
<a name="l04852"></a>04852 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX0_RX_EQ_BOOST                0x1c</span>
<a name="l04853"></a>04853 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX0_RX_EQ_BOOST_EQUALIZER_CTRL_MASK    0x7</span>
<a name="l04854"></a>04854 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX0_RX_EQ_BOOST_OFFSET_CTRL        0x10</span>
<a name="l04855"></a>04855 <span class="preprocessor"></span>
<a name="l04856"></a>04856 <span class="preprocessor">#define MDIO_REG_BANK_RX1               0x80c0</span>
<a name="l04857"></a>04857 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX1_RX_EQ_BOOST                0x1c</span>
<a name="l04858"></a>04858 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX1_RX_EQ_BOOST_EQUALIZER_CTRL_MASK    0x7</span>
<a name="l04859"></a>04859 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX1_RX_EQ_BOOST_OFFSET_CTRL        0x10</span>
<a name="l04860"></a>04860 <span class="preprocessor"></span>
<a name="l04861"></a>04861 <span class="preprocessor">#define MDIO_REG_BANK_RX2               0x80d0</span>
<a name="l04862"></a>04862 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX2_RX_EQ_BOOST                0x1c</span>
<a name="l04863"></a>04863 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX2_RX_EQ_BOOST_EQUALIZER_CTRL_MASK    0x7</span>
<a name="l04864"></a>04864 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX2_RX_EQ_BOOST_OFFSET_CTRL        0x10</span>
<a name="l04865"></a>04865 <span class="preprocessor"></span>
<a name="l04866"></a>04866 <span class="preprocessor">#define MDIO_REG_BANK_RX3               0x80e0</span>
<a name="l04867"></a>04867 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX3_RX_EQ_BOOST                0x1c</span>
<a name="l04868"></a>04868 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX3_RX_EQ_BOOST_EQUALIZER_CTRL_MASK    0x7</span>
<a name="l04869"></a>04869 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX3_RX_EQ_BOOST_OFFSET_CTRL        0x10</span>
<a name="l04870"></a>04870 <span class="preprocessor"></span>
<a name="l04871"></a>04871 <span class="preprocessor">#define MDIO_REG_BANK_RX_ALL                0x80f0</span>
<a name="l04872"></a>04872 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX_ALL_RX_EQ_BOOST             0x1c</span>
<a name="l04873"></a>04873 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX_ALL_RX_EQ_BOOST_EQUALIZER_CTRL_MASK 0x7</span>
<a name="l04874"></a>04874 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_RX_ALL_RX_EQ_BOOST_OFFSET_CTRL 0x10</span>
<a name="l04875"></a>04875 <span class="preprocessor"></span>
<a name="l04876"></a>04876 <span class="preprocessor">#define MDIO_REG_BANK_TX0               0x8060</span>
<a name="l04877"></a>04877 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER              0x17</span>
<a name="l04878"></a>04878 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK     0xf000</span>
<a name="l04879"></a>04879 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT        12</span>
<a name="l04880"></a>04880 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK         0x0f00</span>
<a name="l04881"></a>04881 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT        8</span>
<a name="l04882"></a>04882 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK      0x00f0</span>
<a name="l04883"></a>04883 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT     4</span>
<a name="l04884"></a>04884 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK        0x000e</span>
<a name="l04885"></a>04885 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT       1</span>
<a name="l04886"></a>04886 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_ICBUF1T          1</span>
<a name="l04887"></a>04887 <span class="preprocessor"></span>
<a name="l04888"></a>04888 <span class="preprocessor">#define MDIO_REG_BANK_TX1               0x8070</span>
<a name="l04889"></a>04889 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX1_TX_DRIVER              0x17</span>
<a name="l04890"></a>04890 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK     0xf000</span>
<a name="l04891"></a>04891 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT        12</span>
<a name="l04892"></a>04892 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK         0x0f00</span>
<a name="l04893"></a>04893 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT        8</span>
<a name="l04894"></a>04894 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK      0x00f0</span>
<a name="l04895"></a>04895 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT     4</span>
<a name="l04896"></a>04896 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK        0x000e</span>
<a name="l04897"></a>04897 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT       1</span>
<a name="l04898"></a>04898 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_ICBUF1T          1</span>
<a name="l04899"></a>04899 <span class="preprocessor"></span>
<a name="l04900"></a>04900 <span class="preprocessor">#define MDIO_REG_BANK_TX2               0x8080</span>
<a name="l04901"></a>04901 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX2_TX_DRIVER              0x17</span>
<a name="l04902"></a>04902 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK     0xf000</span>
<a name="l04903"></a>04903 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT        12</span>
<a name="l04904"></a>04904 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK         0x0f00</span>
<a name="l04905"></a>04905 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT        8</span>
<a name="l04906"></a>04906 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK      0x00f0</span>
<a name="l04907"></a>04907 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT     4</span>
<a name="l04908"></a>04908 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK        0x000e</span>
<a name="l04909"></a>04909 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT       1</span>
<a name="l04910"></a>04910 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_ICBUF1T          1</span>
<a name="l04911"></a>04911 <span class="preprocessor"></span>
<a name="l04912"></a>04912 <span class="preprocessor">#define MDIO_REG_BANK_TX3               0x8090</span>
<a name="l04913"></a>04913 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX3_TX_DRIVER              0x17</span>
<a name="l04914"></a>04914 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK     0xf000</span>
<a name="l04915"></a>04915 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT        12</span>
<a name="l04916"></a>04916 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK         0x0f00</span>
<a name="l04917"></a>04917 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT        8</span>
<a name="l04918"></a>04918 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK      0x00f0</span>
<a name="l04919"></a>04919 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT     4</span>
<a name="l04920"></a>04920 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK        0x000e</span>
<a name="l04921"></a>04921 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT       1</span>
<a name="l04922"></a>04922 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_TX0_TX_DRIVER_ICBUF1T          1</span>
<a name="l04923"></a>04923 <span class="preprocessor"></span>
<a name="l04924"></a>04924 <span class="preprocessor">#define MDIO_REG_BANK_XGXS_BLOCK0           0x8000</span>
<a name="l04925"></a>04925 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_BLOCK0_XGXS_CONTROL            0x10</span>
<a name="l04926"></a>04926 <span class="preprocessor"></span>
<a name="l04927"></a>04927 <span class="preprocessor">#define MDIO_REG_BANK_XGXS_BLOCK1           0x8010</span>
<a name="l04928"></a>04928 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_BLOCK1_LANE_CTRL0              0x15</span>
<a name="l04929"></a>04929 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_BLOCK1_LANE_CTRL1              0x16</span>
<a name="l04930"></a>04930 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_BLOCK1_LANE_CTRL2              0x17</span>
<a name="l04931"></a>04931 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_BLOCK1_LANE_PRBS               0x19</span>
<a name="l04932"></a>04932 <span class="preprocessor"></span>
<a name="l04933"></a>04933 <span class="preprocessor">#define MDIO_REG_BANK_XGXS_BLOCK2           0x8100</span>
<a name="l04934"></a>04934 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XGXS_BLOCK2_RX_LN_SWAP         0x10</span>
<a name="l04935"></a>04935 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE      0x8000</span>
<a name="l04936"></a>04936 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE    0x4000</span>
<a name="l04937"></a>04937 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XGXS_BLOCK2_TX_LN_SWAP     0x11</span>
<a name="l04938"></a>04938 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE      0x8000</span>
<a name="l04939"></a>04939 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G   0x14</span>
<a name="l04940"></a>04940 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS  0x0001</span>
<a name="l04941"></a>04941 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS    0x0010</span>
<a name="l04942"></a>04942 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XGXS_BLOCK2_TEST_MODE_LANE     0x15</span>
<a name="l04943"></a>04943 <span class="preprocessor"></span>
<a name="l04944"></a>04944 <span class="preprocessor">#define MDIO_REG_BANK_GP_STATUS             0x8120</span>
<a name="l04945"></a>04945 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1               0x1B</span>
<a name="l04946"></a>04946 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE 0x0001</span>
<a name="l04947"></a>04947 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL37_AUTONEG_COMPLETE 0x0002</span>
<a name="l04948"></a>04948 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS       0x0004</span>
<a name="l04949"></a>04949 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS     0x0008</span>
<a name="l04950"></a>04950 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE 0x0010</span>
<a name="l04951"></a>04951 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_LP_NP_BAM_ABLE   0x0020</span>
<a name="l04952"></a>04952 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_TXSIDE    0x0040</span>
<a name="l04953"></a>04953 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_RXSIDE    0x0080</span>
<a name="l04954"></a>04954 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_MASK     0x3f00</span>
<a name="l04955"></a>04955 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10M      0x0000</span>
<a name="l04956"></a>04956 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_100M     0x0100</span>
<a name="l04957"></a>04957 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G       0x0200</span>
<a name="l04958"></a>04958 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_2_5G     0x0300</span>
<a name="l04959"></a>04959 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_5G       0x0400</span>
<a name="l04960"></a>04960 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_6G       0x0500</span>
<a name="l04961"></a>04961 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_HIG  0x0600</span>
<a name="l04962"></a>04962 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_CX4  0x0700</span>
<a name="l04963"></a>04963 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12G_HIG  0x0800</span>
<a name="l04964"></a>04964 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12_5G    0x0900</span>
<a name="l04965"></a>04965 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_13G      0x0A00</span>
<a name="l04966"></a>04966 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_15G      0x0B00</span>
<a name="l04967"></a>04967 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_16G      0x0C00</span>
<a name="l04968"></a>04968 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G_KX    0x0D00</span>
<a name="l04969"></a>04969 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_KX4  0x0E00</span>
<a name="l04970"></a>04970 <span class="preprocessor"></span>
<a name="l04971"></a>04971 
<a name="l04972"></a>04972 <span class="preprocessor">#define MDIO_REG_BANK_10G_PARALLEL_DETECT       0x8130</span>
<a name="l04973"></a>04973 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS     0x10</span>
<a name="l04974"></a>04974 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS_PD_LINK     0x8000</span>
<a name="l04975"></a>04975 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL        0x11</span>
<a name="l04976"></a>04976 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN   0x1</span>
<a name="l04977"></a>04977 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK       0x13</span>
<a name="l04978"></a>04978 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT       (0xb71&lt;&lt;1)</span>
<a name="l04979"></a>04979 <span class="preprocessor"></span>
<a name="l04980"></a>04980 <span class="preprocessor">#define MDIO_REG_BANK_SERDES_DIGITAL            0x8300</span>
<a name="l04981"></a>04981 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1            0x10</span>
<a name="l04982"></a>04982 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE         0x0001</span>
<a name="l04983"></a>04983 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_TBI_IF         0x0002</span>
<a name="l04984"></a>04984 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN       0x0004</span>
<a name="l04985"></a>04985 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT   0x0008</span>
<a name="l04986"></a>04986 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET            0x0010</span>
<a name="l04987"></a>04987 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE          0x0020</span>
<a name="l04988"></a>04988 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2            0x11</span>
<a name="l04989"></a>04989 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN          0x0001</span>
<a name="l04990"></a>04990 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_AN_FST_TMR         0x0040</span>
<a name="l04991"></a>04991 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1         0x14</span>
<a name="l04992"></a>04992 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_DUPLEX          0x0004</span>
<a name="l04993"></a>04993 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_MASK          0x0018</span>
<a name="l04994"></a>04994 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_SHIFT         3</span>
<a name="l04995"></a>04995 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_2_5G          0x0018</span>
<a name="l04996"></a>04996 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_1G            0x0010</span>
<a name="l04997"></a>04997 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_100M          0x0008</span>
<a name="l04998"></a>04998 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_10M           0x0000</span>
<a name="l04999"></a>04999 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS2         0x15</span>
<a name="l05000"></a>05000 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS2_AN_DISABLED         0x0002</span>
<a name="l05001"></a>05001 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1               0x18</span>
<a name="l05002"></a>05002 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_MASK           0xE000</span>
<a name="l05003"></a>05003 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_25M            0x0000</span>
<a name="l05004"></a>05004 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_100M           0x2000</span>
<a name="l05005"></a>05005 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_125M           0x4000</span>
<a name="l05006"></a>05006 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M            0x6000</span>
<a name="l05007"></a>05007 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_187_5M         0x8000</span>
<a name="l05008"></a>05008 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL           0x0010</span>
<a name="l05009"></a>05009 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK          0x000f</span>
<a name="l05010"></a>05010 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_2_5G          0x0000</span>
<a name="l05011"></a>05011 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_5G            0x0001</span>
<a name="l05012"></a>05012 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_6G            0x0002</span>
<a name="l05013"></a>05013 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_HIG           0x0003</span>
<a name="l05014"></a>05014 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4           0x0004</span>
<a name="l05015"></a>05015 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_12G           0x0005</span>
<a name="l05016"></a>05016 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_12_5G         0x0006</span>
<a name="l05017"></a>05017 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_13G           0x0007</span>
<a name="l05018"></a>05018 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_15G           0x0008</span>
<a name="l05019"></a>05019 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_16G           0x0009</span>
<a name="l05020"></a>05020 <span class="preprocessor"></span>
<a name="l05021"></a>05021 <span class="preprocessor">#define MDIO_REG_BANK_OVER_1G               0x8320</span>
<a name="l05022"></a>05022 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_DIGCTL_3_4                 0x14</span>
<a name="l05023"></a>05023 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_DIGCTL_3_4_MP_ID_MASK              0xffe0</span>
<a name="l05024"></a>05024 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_DIGCTL_3_4_MP_ID_SHIFT             5</span>
<a name="l05025"></a>05025 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1                    0x19</span>
<a name="l05026"></a>05026 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_2_5G                       0x0001</span>
<a name="l05027"></a>05027 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_5G                     0x0002</span>
<a name="l05028"></a>05028 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_6G                     0x0004</span>
<a name="l05029"></a>05029 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_10G                        0x0010</span>
<a name="l05030"></a>05030 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_10GH                       0x0008</span>
<a name="l05031"></a>05031 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_12G                        0x0020</span>
<a name="l05032"></a>05032 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_12_5G                      0x0040</span>
<a name="l05033"></a>05033 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_13G                        0x0080</span>
<a name="l05034"></a>05034 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_15G                        0x0100</span>
<a name="l05035"></a>05035 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP1_16G                        0x0200</span>
<a name="l05036"></a>05036 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP2                    0x1A</span>
<a name="l05037"></a>05037 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP2_IPREDRIVER_MASK                0x0007</span>
<a name="l05038"></a>05038 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP2_IDRIVER_MASK                   0x0038</span>
<a name="l05039"></a>05039 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP2_PREEMPHASIS_MASK               0x03C0</span>
<a name="l05040"></a>05040 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP3                    0x1B</span>
<a name="l05041"></a>05041 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_UP3_HIGIG2                     0x0001</span>
<a name="l05042"></a>05042 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_LP_UP1                 0x1C</span>
<a name="l05043"></a>05043 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_LP_UP2                 0x1D</span>
<a name="l05044"></a>05044 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_LP_UP2_MR_ADV_OVER_1G_MASK             0x03ff</span>
<a name="l05045"></a>05045 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK                0x0780</span>
<a name="l05046"></a>05046 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT               7</span>
<a name="l05047"></a>05047 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_OVER_1G_LP_UP3                     0x1E</span>
<a name="l05048"></a>05048 <span class="preprocessor"></span>
<a name="l05049"></a>05049 <span class="preprocessor">#define MDIO_REG_BANK_REMOTE_PHY            0x8330</span>
<a name="l05050"></a>05050 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_REMOTE_PHY_MISC_RX_STATUS              0x10</span>
<a name="l05051"></a>05051 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG 0x0010</span>
<a name="l05052"></a>05052 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG   0x0600</span>
<a name="l05053"></a>05053 <span class="preprocessor"></span>
<a name="l05054"></a>05054 <span class="preprocessor">#define MDIO_REG_BANK_BAM_NEXT_PAGE         0x8350</span>
<a name="l05055"></a>05055 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL           0x10</span>
<a name="l05056"></a>05056 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE          0x0001</span>
<a name="l05057"></a>05057 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN          0x0002</span>
<a name="l05058"></a>05058 <span class="preprocessor"></span>
<a name="l05059"></a>05059 <span class="preprocessor">#define MDIO_REG_BANK_CL73_USERB0       0x8370</span>
<a name="l05060"></a>05060 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_UCTRL             0x10</span>
<a name="l05061"></a>05061 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_UCTRL_USTAT1_MUXSEL           0x0002</span>
<a name="l05062"></a>05062 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_USTAT1                0x11</span>
<a name="l05063"></a>05063 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK          0x0100</span>
<a name="l05064"></a>05064 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37        0x0400</span>
<a name="l05065"></a>05065 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_BAM_CTRL1             0x12</span>
<a name="l05066"></a>05066 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN              0x8000</span>
<a name="l05067"></a>05067 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN     0x4000</span>
<a name="l05068"></a>05068 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN      0x2000</span>
<a name="l05069"></a>05069 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_BAM_CTRL3             0x14</span>
<a name="l05070"></a>05070 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_CL73_USERB0_CL73_BAM_CTRL3_USE_CL73_HCD_MR         0x0001</span>
<a name="l05071"></a>05071 <span class="preprocessor"></span>
<a name="l05072"></a>05072 <span class="preprocessor">#define MDIO_REG_BANK_AER_BLOCK         0xFFD0</span>
<a name="l05073"></a>05073 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AER_BLOCK_AER_REG                  0x1E</span>
<a name="l05074"></a>05074 <span class="preprocessor"></span>
<a name="l05075"></a>05075 <span class="preprocessor">#define MDIO_REG_BANK_COMBO_IEEE0       0xFFE0</span>
<a name="l05076"></a>05076 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_MII_CONTROL                0x10</span>
<a name="l05077"></a>05077 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK           0x2040</span>
<a name="l05078"></a>05078 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_10         0x0000</span>
<a name="l05079"></a>05079 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100            0x2000</span>
<a name="l05080"></a>05080 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000           0x0040</span>
<a name="l05081"></a>05081 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX             0x0100</span>
<a name="l05082"></a>05082 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN              0x0200</span>
<a name="l05083"></a>05083 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEO_MII_CONTROL_AN_EN               0x1000</span>
<a name="l05084"></a>05084 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK                0x4000</span>
<a name="l05085"></a>05085 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEO_MII_CONTROL_RESET               0x8000</span>
<a name="l05086"></a>05086 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_MII_STATUS             0x11</span>
<a name="l05087"></a>05087 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_MII_STATUS_LINK_PASS               0x0004</span>
<a name="l05088"></a>05088 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_MII_STATUS_AUTONEG_COMPLETE            0x0020</span>
<a name="l05089"></a>05089 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV               0x14</span>
<a name="l05090"></a>05090 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX           0x0020</span>
<a name="l05091"></a>05091 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_HALF_DUPLEX           0x0040</span>
<a name="l05092"></a>05092 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK            0x0180</span>
<a name="l05093"></a>05093 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE            0x0000</span>
<a name="l05094"></a>05094 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC           0x0080</span>
<a name="l05095"></a>05095 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC          0x0100</span>
<a name="l05096"></a>05096 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH            0x0180</span>
<a name="l05097"></a>05097 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_NEXT_PAGE             0x8000</span>
<a name="l05098"></a>05098 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1     0x15</span>
<a name="l05099"></a>05099 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_NEXT_PAGE   0x8000</span>
<a name="l05100"></a>05100 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_ACK     0x4000</span>
<a name="l05101"></a>05101 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_MASK  0x0180</span>
<a name="l05102"></a>05102 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_NONE  0x0000</span>
<a name="l05103"></a>05103 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_BOTH  0x0180</span>
<a name="l05104"></a>05104 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_HALF_DUP_CAP    0x0040</span>
<a name="l05105"></a>05105 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_FULL_DUP_CAP    0x0020</span>
<a name="l05106"></a>05106 <span class="preprocessor"></span><span class="comment">/*WhenthelinkpartnerisinSGMIImode(bit0=1),then</span>
<a name="l05107"></a>05107 <span class="comment">bit15=link,bit12=duplex,bits11:10=speed,bit14=acknowledge.</span>
<a name="l05108"></a>05108 <span class="comment">Theotherbitsarereservedandshouldbezero*/</span>
<a name="l05109"></a>05109 <span class="preprocessor">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_SGMII_MODE  0x0001</span>
<a name="l05110"></a>05110 <span class="preprocessor"></span>
<a name="l05111"></a>05111 
<a name="l05112"></a>05112 <span class="preprocessor">#define MDIO_PMA_DEVAD          0x1</span>
<a name="l05113"></a>05113 <span class="preprocessor"></span><span class="comment">/*ieee*/</span>
<a name="l05114"></a>05114 <span class="preprocessor">#define MDIO_PMA_REG_CTRL       0x0</span>
<a name="l05115"></a>05115 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_STATUS     0x1</span>
<a name="l05116"></a>05116 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_10G_CTRL2      0x7</span>
<a name="l05117"></a>05117 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_RX_SD      0xa</span>
<a name="l05118"></a>05118 <span class="preprocessor"></span><span class="comment">/*bcm*/</span>
<a name="l05119"></a>05119 <span class="preprocessor">#define MDIO_PMA_REG_BCM_CTRL       0x0096</span>
<a name="l05120"></a>05120 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_FEC_CTRL       0x00ab</span>
<a name="l05121"></a>05121 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_RX_ALARM_CTRL  0x9000</span>
<a name="l05122"></a>05122 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_LASI_CTRL      0x9002</span>
<a name="l05123"></a>05123 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_RX_ALARM       0x9003</span>
<a name="l05124"></a>05124 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_TX_ALARM       0x9004</span>
<a name="l05125"></a>05125 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_LASI_STATUS    0x9005</span>
<a name="l05126"></a>05126 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_PHY_IDENTIFIER 0xc800</span>
<a name="l05127"></a>05127 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_DIGITAL_CTRL   0xc808</span>
<a name="l05128"></a>05128 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_DIGITAL_STATUS 0xc809</span>
<a name="l05129"></a>05129 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_TX_POWER_DOWN  0xca02</span>
<a name="l05130"></a>05130 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_CMU_PLL_BYPASS 0xca09</span>
<a name="l05131"></a>05131 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_MISC_CTRL      0xca0a</span>
<a name="l05132"></a>05132 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_GEN_CTRL       0xca10</span>
<a name="l05133"></a>05133 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP 0x0188</span>
<a name="l05134"></a>05134 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET       0x018a</span>
<a name="l05135"></a>05135 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_M8051_MSGIN_REG    0xca12</span>
<a name="l05136"></a>05136 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_M8051_MSGOUT_REG   0xca13</span>
<a name="l05137"></a>05137 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_ROM_VER1       0xca19</span>
<a name="l05138"></a>05138 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_ROM_VER2       0xca1a</span>
<a name="l05139"></a>05139 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_EDC_FFE_MAIN   0xca1b</span>
<a name="l05140"></a>05140 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_PLL_BANDWIDTH  0xca1d</span>
<a name="l05141"></a>05141 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_PLL_CTRL       0xca1e</span>
<a name="l05142"></a>05142 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_MISC_CTRL0     0xca23</span>
<a name="l05143"></a>05143 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_LRM_MODE       0xca3f</span>
<a name="l05144"></a>05144 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_CDR_BANDWIDTH  0xca46</span>
<a name="l05145"></a>05145 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_MISC_CTRL1     0xca85</span>
<a name="l05146"></a>05146 <span class="preprocessor"></span>
<a name="l05147"></a>05147 <span class="preprocessor">#define MDIO_PMA_REG_SFP_TWO_WIRE_CTRL      0x8000</span>
<a name="l05148"></a>05148 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK  0x000c</span>
<a name="l05149"></a>05149 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE       0x0000</span>
<a name="l05150"></a>05150 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE   0x0004</span>
<a name="l05151"></a>05151 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IN_PROGRESS    0x0008</span>
<a name="l05152"></a>05152 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_FAILED     0x000c</span>
<a name="l05153"></a>05153 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT  0x8002</span>
<a name="l05154"></a>05154 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR  0x8003</span>
<a name="l05155"></a>05155 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8726_TWO_WIRE_DATA_BUF 0xc820</span>
<a name="l05156"></a>05156 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8726_TWO_WIRE_DATA_MASK 0xff</span>
<a name="l05157"></a>05157 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8726_TX_CTRL1      0xca01</span>
<a name="l05158"></a>05158 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8726_TX_CTRL2      0xca05</span>
<a name="l05159"></a>05159 <span class="preprocessor"></span>
<a name="l05160"></a>05160 <span class="preprocessor">#define MDIO_PMA_REG_8727_TWO_WIRE_SLAVE_ADDR   0x8005</span>
<a name="l05161"></a>05161 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF 0x8007</span>
<a name="l05162"></a>05162 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8727_TWO_WIRE_DATA_MASK 0xff</span>
<a name="l05163"></a>05163 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8727_MISC_CTRL     0x8309</span>
<a name="l05164"></a>05164 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8727_TX_CTRL1      0xca02</span>
<a name="l05165"></a>05165 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8727_TX_CTRL2      0xca05</span>
<a name="l05166"></a>05166 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8727_PCS_OPT_CTRL      0xc808</span>
<a name="l05167"></a>05167 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8727_GPIO_CTRL     0xc80e</span>
<a name="l05168"></a>05168 <span class="preprocessor"></span>
<a name="l05169"></a>05169 <span class="preprocessor">#define MDIO_PMA_REG_8073_CHIP_REV          0xc801</span>
<a name="l05170"></a>05170 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8073_SPEED_LINK_STATUS     0xc820</span>
<a name="l05171"></a>05171 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8073_XAUI_WA           0xc841</span>
<a name="l05172"></a>05172 <span class="preprocessor"></span>
<a name="l05173"></a>05173 <span class="preprocessor">#define MDIO_PMA_REG_7101_RESET     0xc000</span>
<a name="l05174"></a>05174 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_7107_LED_CNTL  0xc007</span>
<a name="l05175"></a>05175 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_7101_VER1      0xc026</span>
<a name="l05176"></a>05176 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_7101_VER2      0xc027</span>
<a name="l05177"></a>05177 <span class="preprocessor"></span>
<a name="l05178"></a>05178 <span class="preprocessor">#define MDIO_PMA_REG_8481_PMD_SIGNAL    0xa811</span>
<a name="l05179"></a>05179 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8481_LED1_MASK 0xa82c</span>
<a name="l05180"></a>05180 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8481_LED2_MASK 0xa82f</span>
<a name="l05181"></a>05181 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8481_LED3_MASK 0xa832</span>
<a name="l05182"></a>05182 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8481_LED3_BLINK    0xa834</span>
<a name="l05183"></a>05183 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8481_SIGNAL_MASK   0xa835</span>
<a name="l05184"></a>05184 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PMA_REG_8481_LINK_SIGNAL   0xa83b</span>
<a name="l05185"></a>05185 <span class="preprocessor"></span>
<a name="l05186"></a>05186 
<a name="l05187"></a>05187 <span class="preprocessor">#define MDIO_WIS_DEVAD          0x2</span>
<a name="l05188"></a>05188 <span class="preprocessor"></span><span class="comment">/*bcm*/</span>
<a name="l05189"></a>05189 <span class="preprocessor">#define MDIO_WIS_REG_LASI_CNTL      0x9002</span>
<a name="l05190"></a>05190 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_WIS_REG_LASI_STATUS    0x9005</span>
<a name="l05191"></a>05191 <span class="preprocessor"></span>
<a name="l05192"></a>05192 <span class="preprocessor">#define MDIO_PCS_DEVAD          0x3</span>
<a name="l05193"></a>05193 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_STATUS     0x0020</span>
<a name="l05194"></a>05194 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_LASI_STATUS    0x9005</span>
<a name="l05195"></a>05195 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_7101_DSP_ACCESS    0xD000</span>
<a name="l05196"></a>05196 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_7101_SPI_MUX   0xD008</span>
<a name="l05197"></a>05197 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_7101_SPI_CTRL_ADDR 0xE12A</span>
<a name="l05198"></a>05198 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_7101_SPI_RESET_BIT (5)</span>
<a name="l05199"></a>05199 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR 0xE02A</span>
<a name="l05200"></a>05200 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_WRITE_ENABLE_CMD (6)</span>
<a name="l05201"></a>05201 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_BULK_ERASE_CMD   (0xC7)</span>
<a name="l05202"></a>05202 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_PAGE_PROGRAM_CMD (2)</span>
<a name="l05203"></a>05203 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_PCS_REG_7101_SPI_BYTES_TO_TRANSFER_ADDR 0xE028</span>
<a name="l05204"></a>05204 <span class="preprocessor"></span>
<a name="l05205"></a>05205 
<a name="l05206"></a>05206 <span class="preprocessor">#define MDIO_XS_DEVAD           0x4</span>
<a name="l05207"></a>05207 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XS_PLL_SEQUENCER       0x8000</span>
<a name="l05208"></a>05208 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XS_SFX7101_XGXS_TEST1  0xc00a</span>
<a name="l05209"></a>05209 <span class="preprocessor"></span>
<a name="l05210"></a>05210 <span class="preprocessor">#define MDIO_XS_8706_REG_BANK_RX0   0x80bc</span>
<a name="l05211"></a>05211 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XS_8706_REG_BANK_RX1   0x80cc</span>
<a name="l05212"></a>05212 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XS_8706_REG_BANK_RX2   0x80dc</span>
<a name="l05213"></a>05213 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XS_8706_REG_BANK_RX3   0x80ec</span>
<a name="l05214"></a>05214 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_XS_8706_REG_BANK_RXA   0x80fc</span>
<a name="l05215"></a>05215 <span class="preprocessor"></span>
<a name="l05216"></a>05216 <span class="preprocessor">#define MDIO_AN_DEVAD           0x7</span>
<a name="l05217"></a>05217 <span class="preprocessor"></span><span class="comment">/*ieee*/</span>
<a name="l05218"></a>05218 <span class="preprocessor">#define MDIO_AN_REG_CTRL        0x0000</span>
<a name="l05219"></a>05219 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_STATUS      0x0001</span>
<a name="l05220"></a>05220 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_STATUS_AN_COMPLETE      0x0020</span>
<a name="l05221"></a>05221 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_ADV_PAUSE       0x0010</span>
<a name="l05222"></a>05222 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_ADV_PAUSE_PAUSE     0x0400</span>
<a name="l05223"></a>05223 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC    0x0800</span>
<a name="l05224"></a>05224 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_ADV_PAUSE_BOTH      0x0C00</span>
<a name="l05225"></a>05225 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_ADV_PAUSE_MASK      0x0C00</span>
<a name="l05226"></a>05226 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_ADV         0x0011</span>
<a name="l05227"></a>05227 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_ADV2        0x0012</span>
<a name="l05228"></a>05228 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_LP_AUTO_NEG     0x0013</span>
<a name="l05229"></a>05229 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_MASTER_STATUS   0x0021</span>
<a name="l05230"></a>05230 <span class="preprocessor"></span><span class="comment">/*bcm*/</span>
<a name="l05231"></a>05231 <span class="preprocessor">#define MDIO_AN_REG_LINK_STATUS     0x8304</span>
<a name="l05232"></a>05232 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_CL37_CL73       0x8370</span>
<a name="l05233"></a>05233 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_CL37_AN     0xffe0</span>
<a name="l05234"></a>05234 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_CL37_FC_LD      0xffe4</span>
<a name="l05235"></a>05235 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_CL37_FC_LP      0xffe5</span>
<a name="l05236"></a>05236 <span class="preprocessor"></span>
<a name="l05237"></a>05237 <span class="preprocessor">#define MDIO_AN_REG_8073_2_5G       0x8329</span>
<a name="l05238"></a>05238 <span class="preprocessor"></span>
<a name="l05239"></a>05239 <span class="preprocessor">#define MDIO_AN_REG_8481_LEGACY_MII_CTRL    0xffe0</span>
<a name="l05240"></a>05240 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_8481_LEGACY_MII_STATUS  0xffe1</span>
<a name="l05241"></a>05241 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_8481_LEGACY_AN_ADV      0xffe4</span>
<a name="l05242"></a>05242 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_8481_LEGACY_AN_EXPANSION    0xffe6</span>
<a name="l05243"></a>05243 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_8481_1000T_CTRL     0xffe9</span>
<a name="l05244"></a>05244 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_8481_EXPANSION_REG_RD_RW    0xfff5</span>
<a name="l05245"></a>05245 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_8481_EXPANSION_REG_ACCESS   0xfff7</span>
<a name="l05246"></a>05246 <span class="preprocessor"></span><span class="preprocessor">#define MDIO_AN_REG_8481_LEGACY_SHADOW      0xfffc</span>
<a name="l05247"></a>05247 <span class="preprocessor"></span>
<a name="l05248"></a>05248 <span class="preprocessor">#define IGU_FUNC_BASE           0x0400</span>
<a name="l05249"></a>05249 <span class="preprocessor"></span>
<a name="l05250"></a>05250 <span class="preprocessor">#define IGU_ADDR_MSIX           0x0000</span>
<a name="l05251"></a>05251 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_INT_ACK        0x0200</span>
<a name="l05252"></a>05252 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_PROD_UPD       0x0201</span>
<a name="l05253"></a>05253 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_ATTN_BITS_UPD  0x0202</span>
<a name="l05254"></a>05254 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_ATTN_BITS_SET  0x0203</span>
<a name="l05255"></a>05255 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_ATTN_BITS_CLR  0x0204</span>
<a name="l05256"></a>05256 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_COALESCE_NOW   0x0205</span>
<a name="l05257"></a>05257 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_SIMD_MASK      0x0206</span>
<a name="l05258"></a>05258 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_SIMD_NOMASK    0x0207</span>
<a name="l05259"></a>05259 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_MSI_CTL        0x0210</span>
<a name="l05260"></a>05260 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_MSI_ADDR_LO    0x0211</span>
<a name="l05261"></a>05261 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_MSI_ADDR_HI    0x0212</span>
<a name="l05262"></a>05262 <span class="preprocessor"></span><span class="preprocessor">#define IGU_ADDR_MSI_DATA       0x0213</span>
<a name="l05263"></a>05263 <span class="preprocessor"></span>
<a name="l05264"></a>05264 <span class="preprocessor">#define IGU_INT_ENABLE          0</span>
<a name="l05265"></a>05265 <span class="preprocessor"></span><span class="preprocessor">#define IGU_INT_DISABLE         1</span>
<a name="l05266"></a>05266 <span class="preprocessor"></span><span class="preprocessor">#define IGU_INT_NOP             2</span>
<a name="l05267"></a>05267 <span class="preprocessor"></span><span class="preprocessor">#define IGU_INT_NOP2            3</span>
<a name="l05268"></a>05268 <span class="preprocessor"></span>
<a name="l05269"></a>05269 <span class="preprocessor">#define COMMAND_REG_INT_ACK     0x0</span>
<a name="l05270"></a>05270 <span class="preprocessor"></span><span class="preprocessor">#define COMMAND_REG_PROD_UPD        0x4</span>
<a name="l05271"></a>05271 <span class="preprocessor"></span><span class="preprocessor">#define COMMAND_REG_ATTN_BITS_UPD   0x8</span>
<a name="l05272"></a>05272 <span class="preprocessor"></span><span class="preprocessor">#define COMMAND_REG_ATTN_BITS_SET   0xc</span>
<a name="l05273"></a>05273 <span class="preprocessor"></span><span class="preprocessor">#define COMMAND_REG_ATTN_BITS_CLR   0x10</span>
<a name="l05274"></a>05274 <span class="preprocessor"></span><span class="preprocessor">#define COMMAND_REG_COALESCE_NOW    0x14</span>
<a name="l05275"></a>05275 <span class="preprocessor"></span><span class="preprocessor">#define COMMAND_REG_SIMD_MASK       0x18</span>
<a name="l05276"></a>05276 <span class="preprocessor"></span><span class="preprocessor">#define COMMAND_REG_SIMD_NOMASK     0x1c</span>
<a name="l05277"></a>05277 <span class="preprocessor"></span>
<a name="l05278"></a>05278 
<a name="l05279"></a>05279 <span class="preprocessor">#define IGU_MEM_BASE                        0x0000</span>
<a name="l05280"></a>05280 <span class="preprocessor"></span>
<a name="l05281"></a>05281 <span class="preprocessor">#define IGU_MEM_MSIX_BASE                   0x0000</span>
<a name="l05282"></a>05282 <span class="preprocessor"></span><span class="preprocessor">#define IGU_MEM_MSIX_UPPER                  0x007f</span>
<a name="l05283"></a>05283 <span class="preprocessor"></span><span class="preprocessor">#define IGU_MEM_MSIX_RESERVED_UPPER         0x01ff</span>
<a name="l05284"></a>05284 <span class="preprocessor"></span>
<a name="l05285"></a>05285 <span class="preprocessor">#define IGU_MEM_PBA_MSIX_BASE               0x0200</span>
<a name="l05286"></a>05286 <span class="preprocessor"></span><span class="preprocessor">#define IGU_MEM_PBA_MSIX_UPPER              0x0200</span>
<a name="l05287"></a>05287 <span class="preprocessor"></span>
<a name="l05288"></a>05288 <span class="preprocessor">#define IGU_CMD_BACKWARD_COMP_PROD_UPD      0x0201</span>
<a name="l05289"></a>05289 <span class="preprocessor"></span><span class="preprocessor">#define IGU_MEM_PBA_MSIX_RESERVED_UPPER     0x03ff</span>
<a name="l05290"></a>05290 <span class="preprocessor"></span>
<a name="l05291"></a>05291 <span class="preprocessor">#define IGU_CMD_INT_ACK_BASE                0x0400</span>
<a name="l05292"></a>05292 <span class="preprocessor"></span><span class="preprocessor">#define IGU_CMD_INT_ACK_UPPER\</span>
<a name="l05293"></a>05293 <span class="preprocessor">    (IGU_CMD_INT_ACK_BASE + MAX_SB_PER_PORT * NUM_OF_PORTS_PER_PATH - 1)</span>
<a name="l05294"></a>05294 <span class="preprocessor"></span><span class="preprocessor">#define IGU_CMD_INT_ACK_RESERVED_UPPER      0x04ff</span>
<a name="l05295"></a>05295 <span class="preprocessor"></span>
<a name="l05296"></a>05296 <span class="preprocessor">#define IGU_CMD_E2_PROD_UPD_BASE            0x0500</span>
<a name="l05297"></a>05297 <span class="preprocessor"></span><span class="preprocessor">#define IGU_CMD_E2_PROD_UPD_UPPER\</span>
<a name="l05298"></a>05298 <span class="preprocessor">    (IGU_CMD_E2_PROD_UPD_BASE + MAX_SB_PER_PORT * NUM_OF_PORTS_PER_PATH - 1)</span>
<a name="l05299"></a>05299 <span class="preprocessor"></span><span class="preprocessor">#define IGU_CMD_E2_PROD_UPD_RESERVED_UPPER  0x059f</span>
<a name="l05300"></a>05300 <span class="preprocessor"></span>
<a name="l05301"></a>05301 <span class="preprocessor">#define IGU_CMD_ATTN_BIT_UPD_UPPER          0x05a0</span>
<a name="l05302"></a>05302 <span class="preprocessor"></span><span class="preprocessor">#define IGU_CMD_ATTN_BIT_SET_UPPER          0x05a1</span>
<a name="l05303"></a>05303 <span class="preprocessor"></span><span class="preprocessor">#define IGU_CMD_ATTN_BIT_CLR_UPPER          0x05a2</span>
<a name="l05304"></a>05304 <span class="preprocessor"></span>
<a name="l05305"></a>05305 <span class="preprocessor">#define IGU_REG_SISR_MDPC_WMASK_UPPER       0x05a3</span>
<a name="l05306"></a>05306 <span class="preprocessor"></span><span class="preprocessor">#define IGU_REG_SISR_MDPC_WMASK_LSB_UPPER   0x05a4</span>
<a name="l05307"></a>05307 <span class="preprocessor"></span><span class="preprocessor">#define IGU_REG_SISR_MDPC_WMASK_MSB_UPPER   0x05a5</span>
<a name="l05308"></a>05308 <span class="preprocessor"></span><span class="preprocessor">#define IGU_REG_SISR_MDPC_WOMASK_UPPER      0x05a6</span>
<a name="l05309"></a>05309 <span class="preprocessor"></span>
<a name="l05310"></a>05310 <span class="preprocessor">#define IGU_REG_RESERVED_UPPER              0x05ff</span>
<a name="l05311"></a>05311 <span class="preprocessor"></span>
<a name="l05312"></a>05312 
<a name="l05313"></a>05313 <span class="preprocessor">#define CDU_REGION_NUMBER_XCM_AG 2</span>
<a name="l05314"></a>05314 <span class="preprocessor"></span><span class="preprocessor">#define CDU_REGION_NUMBER_UCM_AG 4</span>
<a name="l05315"></a>05315 <span class="preprocessor"></span>
<a name="l05316"></a>05316 
<a name="l05322"></a>05322 <span class="preprocessor">#define CDU_VALID_DATA(_cid, _region, _type)\</span>
<a name="l05323"></a>05323 <span class="preprocessor">    (((_cid) &lt;&lt; 8) | (((_region)&amp;0xf)&lt;&lt;4) | (((_type)&amp;0xf)))</span>
<a name="l05324"></a>05324 <span class="preprocessor"></span><span class="preprocessor">#define CDU_CRC8(_cid, _region, _type)\</span>
<a name="l05325"></a>05325 <span class="preprocessor">    (calc_crc8(CDU_VALID_DATA(_cid, _region, _type), 0xff))</span>
<a name="l05326"></a>05326 <span class="preprocessor"></span><span class="preprocessor">#define CDU_RSRVD_VALUE_TYPE_A(_cid, _region, _type)\</span>
<a name="l05327"></a>05327 <span class="preprocessor">    (0x80 | ((CDU_CRC8(_cid, _region, _type)) &amp; 0x7f))</span>
<a name="l05328"></a>05328 <span class="preprocessor"></span><span class="preprocessor">#define CDU_RSRVD_VALUE_TYPE_B(_crc, _type)\</span>
<a name="l05329"></a>05329 <span class="preprocessor">    (0x80 | ((_type)&amp;0xf &lt;&lt; 3) | ((CDU_CRC8(_cid, _region, _type)) &amp; 0x7))</span>
<a name="l05330"></a>05330 <span class="preprocessor"></span><span class="preprocessor">#define CDU_RSRVD_INVALIDATE_CONTEXT_VALUE(_val) ((_val) &amp; ~0x80)</span>
<a name="l05331"></a>05331 <span class="preprocessor"></span>
<a name="l05332"></a>05332 <span class="comment">/******************************************************************************</span>
<a name="l05333"></a>05333 <span class="comment"> * Description:</span>
<a name="l05334"></a>05334 <span class="comment"> *     Calculates crc 8 on a word value: polynomial 0-1-2-8</span>
<a name="l05335"></a>05335 <span class="comment"> *     Code was translated from Verilog.</span>
<a name="l05336"></a>05336 <span class="comment"> * Return:</span>
<a name="l05337"></a>05337 <span class="comment"> *****************************************************************************/</span>
<a name="l05338"></a>05338 <span class="keyword">static</span> <span class="keyword">inline</span> u8 calc_crc8(u32 data, u8 crc)
<a name="l05339"></a>05339 {
<a name="l05340"></a>05340     u8 D[32];
<a name="l05341"></a>05341     u8 NewCRC[8];
<a name="l05342"></a>05342     u8 C[8];
<a name="l05343"></a>05343     u8 crc_res;
<a name="l05344"></a>05344     u8 i;
<a name="l05345"></a>05345 
<a name="l05346"></a>05346     <span class="comment">/* split the data into 31 bits */</span>
<a name="l05347"></a>05347     <span class="keywordflow">for</span> (i = 0; i &lt; 32; i++) {
<a name="l05348"></a>05348         D[i] = (u8)(data &amp; 1);
<a name="l05349"></a>05349         data = data &gt;&gt; 1;
<a name="l05350"></a>05350     }
<a name="l05351"></a>05351 
<a name="l05352"></a>05352     <span class="comment">/* split the crc into 8 bits */</span>
<a name="l05353"></a>05353     <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++) {
<a name="l05354"></a>05354         C[i] = crc &amp; 1;
<a name="l05355"></a>05355         crc = crc &gt;&gt; 1;
<a name="l05356"></a>05356     }
<a name="l05357"></a>05357 
<a name="l05358"></a>05358     NewCRC[0] = D[31] ^ D[30] ^ D[28] ^ D[23] ^ D[21] ^ D[19] ^ D[18] ^
<a name="l05359"></a>05359             D[16] ^ D[14] ^ D[12] ^ D[8] ^ D[7] ^ D[6] ^ D[0] ^ C[4] ^
<a name="l05360"></a>05360             C[6] ^ C[7];
<a name="l05361"></a>05361     NewCRC[1] = D[30] ^ D[29] ^ D[28] ^ D[24] ^ D[23] ^ D[22] ^ D[21] ^
<a name="l05362"></a>05362             D[20] ^ D[18] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^
<a name="l05363"></a>05363             D[12] ^ D[9] ^ D[6] ^ D[1] ^ D[0] ^ C[0] ^ C[4] ^ C[5] ^
<a name="l05364"></a>05364             C[6];
<a name="l05365"></a>05365     NewCRC[2] = D[29] ^ D[28] ^ D[25] ^ D[24] ^ D[22] ^ D[17] ^ D[15] ^
<a name="l05366"></a>05366             D[13] ^ D[12] ^ D[10] ^ D[8] ^ D[6] ^ D[2] ^ D[1] ^ D[0] ^
<a name="l05367"></a>05367             C[0] ^ C[1] ^ C[4] ^ C[5];
<a name="l05368"></a>05368     NewCRC[3] = D[30] ^ D[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^
<a name="l05369"></a>05369             D[14] ^ D[13] ^ D[11] ^ D[9] ^ D[7] ^ D[3] ^ D[2] ^ D[1] ^
<a name="l05370"></a>05370             C[1] ^ C[2] ^ C[5] ^ C[6];
<a name="l05371"></a>05371     NewCRC[4] = D[31] ^ D[30] ^ D[27] ^ D[26] ^ D[24] ^ D[19] ^ D[17] ^
<a name="l05372"></a>05372             D[15] ^ D[14] ^ D[12] ^ D[10] ^ D[8] ^ D[4] ^ D[3] ^ D[2] ^
<a name="l05373"></a>05373             C[0] ^ C[2] ^ C[3] ^ C[6] ^ C[7];
<a name="l05374"></a>05374     NewCRC[5] = D[31] ^ D[28] ^ D[27] ^ D[25] ^ D[20] ^ D[18] ^ D[16] ^
<a name="l05375"></a>05375             D[15] ^ D[13] ^ D[11] ^ D[9] ^ D[5] ^ D[4] ^ D[3] ^ C[1] ^
<a name="l05376"></a>05376             C[3] ^ C[4] ^ C[7];
<a name="l05377"></a>05377     NewCRC[6] = D[29] ^ D[28] ^ D[26] ^ D[21] ^ D[19] ^ D[17] ^ D[16] ^
<a name="l05378"></a>05378             D[14] ^ D[12] ^ D[10] ^ D[6] ^ D[5] ^ D[4] ^ C[2] ^ C[4] ^
<a name="l05379"></a>05379             C[5];
<a name="l05380"></a>05380     NewCRC[7] = D[30] ^ D[29] ^ D[27] ^ D[22] ^ D[20] ^ D[18] ^ D[17] ^
<a name="l05381"></a>05381             D[15] ^ D[13] ^ D[11] ^ D[7] ^ D[6] ^ D[5] ^ C[3] ^ C[5] ^
<a name="l05382"></a>05382             C[6];
<a name="l05383"></a>05383 
<a name="l05384"></a>05384     crc_res = 0;
<a name="l05385"></a>05385     <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++)
<a name="l05386"></a>05386         crc_res |= (NewCRC[i] &lt;&lt; i);
<a name="l05387"></a>05387 
<a name="l05388"></a>05388     <span class="keywordflow">return</span> crc_res;
<a name="l05389"></a>05389 }
<a name="l05390"></a>05390 
<a name="l05391"></a>05391 
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:22 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
