#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x642b3d896fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x642b3d888a60 .scope module, "adder" "adder" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "car_in";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "car_out";
L_0x76a73eb86060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x642b3d8916b0_0 .net *"_ivl_10", 0 0, L_0x76a73eb86060;  1 drivers
v0x642b3d892c30_0 .net *"_ivl_11", 32 0, L_0x642b3d8f6ff0;  1 drivers
v0x642b3d892d00_0 .net *"_ivl_13", 32 0, L_0x642b3d8f7130;  1 drivers
L_0x76a73eb860a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d893c20_0 .net *"_ivl_16", 31 0, L_0x76a73eb860a8;  1 drivers
v0x642b3d893cf0_0 .net *"_ivl_17", 32 0, L_0x642b3d9072a0;  1 drivers
v0x642b3d87a910_0 .net *"_ivl_3", 32 0, L_0x642b3d8f6d20;  1 drivers
L_0x76a73eb86018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x642b3d87a9b0_0 .net *"_ivl_6", 0 0, L_0x76a73eb86018;  1 drivers
v0x642b3d8dbe10_0 .net *"_ivl_7", 32 0, L_0x642b3d8f6e70;  1 drivers
o0x76a73ebcf198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x642b3d8dbef0_0 .net "a_in", 31 0, o0x76a73ebcf198;  0 drivers
o0x76a73ebcf1c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x642b3d8dbfd0_0 .net "b_in", 31 0, o0x76a73ebcf1c8;  0 drivers
o0x76a73ebcf1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x642b3d8dc0b0_0 .net "car_in", 0 0, o0x76a73ebcf1f8;  0 drivers
v0x642b3d8dc170_0 .net "car_out", 0 0, L_0x642b3d8f6b80;  1 drivers
v0x642b3d8dc230_0 .net "result", 31 0, L_0x642b3d8f6c50;  1 drivers
L_0x642b3d8f6b80 .part L_0x642b3d9072a0, 32, 1;
L_0x642b3d8f6c50 .part L_0x642b3d9072a0, 0, 32;
L_0x642b3d8f6d20 .concat [ 32 1 0 0], o0x76a73ebcf198, L_0x76a73eb86018;
L_0x642b3d8f6e70 .concat [ 32 1 0 0], o0x76a73ebcf1c8, L_0x76a73eb86060;
L_0x642b3d8f6ff0 .arith/sum 33, L_0x642b3d8f6d20, L_0x642b3d8f6e70;
L_0x642b3d8f7130 .concat [ 1 32 0 0], o0x76a73ebcf1f8, L_0x76a73eb860a8;
L_0x642b3d9072a0 .arith/sum 33, L_0x642b3d8f6ff0, L_0x642b3d8f7130;
S_0x642b3d86cb00 .scope module, "control_unit" "control_unit" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 4 "ALUControl";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "Jump";
    .port_info 12 /OUTPUT 1 "Branch";
o0x76a73ebcf8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x642b3d8c8490 .functor AND 1, v0x642b3d8dd070_0, o0x76a73ebcf8e8, C4<1>, C4<1>;
L_0x642b3d9075c0 .functor OR 1, L_0x642b3d8c8490, v0x642b3d8dd220_0, C4<0>, C4<0>;
v0x642b3d8dd790_0 .net "ALUControl", 3 0, v0x642b3d8dc5a0_0;  1 drivers
v0x642b3d8dd870_0 .net "ALUOp", 1 0, v0x642b3d8dcef0_0;  1 drivers
v0x642b3d8dd910_0 .net "ALUSrc", 0 0, v0x642b3d8dcfd0_0;  1 drivers
v0x642b3d8dd9e0_0 .net "Branch", 0 0, v0x642b3d8dd070_0;  1 drivers
v0x642b3d8ddab0_0 .net "ImmSrc", 1 0, v0x642b3d8dd140_0;  1 drivers
v0x642b3d8ddba0_0 .net "Jump", 0 0, v0x642b3d8dd220_0;  1 drivers
v0x642b3d8ddc70_0 .net "MemWrite", 0 0, v0x642b3d8dd330_0;  1 drivers
v0x642b3d8ddd40_0 .net "PCSrc", 0 0, L_0x642b3d9075c0;  1 drivers
v0x642b3d8ddde0_0 .net "RegWrite", 0 0, v0x642b3d8dd3f0_0;  1 drivers
v0x642b3d8ddeb0_0 .net "ResultSrc", 1 0, v0x642b3d8dd4b0_0;  1 drivers
v0x642b3d8ddf80_0 .net "Zero", 0 0, o0x76a73ebcf8e8;  0 drivers
v0x642b3d8de020_0 .net *"_ivl_2", 0 0, L_0x642b3d8c8490;  1 drivers
o0x76a73ebcf408 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x642b3d8de0c0_0 .net "funct3", 2 0, o0x76a73ebcf408;  0 drivers
o0x76a73ebcf438 .functor BUFZ 1, C4<z>; HiZ drive
v0x642b3d8de190_0 .net "funct7b5", 0 0, o0x76a73ebcf438;  0 drivers
o0x76a73ebcf6d8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x642b3d8de260_0 .net "op", 6 0, o0x76a73ebcf6d8;  0 drivers
L_0x642b3d907430 .part o0x76a73ebcf6d8, 5, 1;
S_0x642b3d8dc3b0 .scope module, "AD" "alu_decoder" 4 31, 5 1 0, S_0x642b3d86cb00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
L_0x642b3d8c8420 .functor AND 1, o0x76a73ebcf438, L_0x642b3d907430, C4<1>, C4<1>;
v0x642b3d8dc5a0_0 .var "ALUControl", 3 0;
v0x642b3d8dc6a0_0 .net "ALUOp", 1 0, v0x642b3d8dcef0_0;  alias, 1 drivers
v0x642b3d8dc780_0 .net "RtypeSub", 0 0, L_0x642b3d8c8420;  1 drivers
v0x642b3d8dc850_0 .net "funct3", 2 0, o0x76a73ebcf408;  alias, 0 drivers
v0x642b3d8dc930_0 .net "funct7b5", 0 0, o0x76a73ebcf438;  alias, 0 drivers
v0x642b3d8dca40_0 .net "opb5", 0 0, L_0x642b3d907430;  1 drivers
E_0x642b3d7d6c50 .event anyedge, v0x642b3d8dc6a0_0, v0x642b3d8dc850_0, v0x642b3d8dc780_0;
S_0x642b3d8dcba0 .scope module, "MD" "main_decoder" 4 19, 6 1 0, S_0x642b3d86cb00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v0x642b3d8dcef0_0 .var "ALUOp", 1 0;
v0x642b3d8dcfd0_0 .var "ALUSrc", 0 0;
v0x642b3d8dd070_0 .var "Branch", 0 0;
v0x642b3d8dd140_0 .var "ImmSrc", 1 0;
v0x642b3d8dd220_0 .var "Jump", 0 0;
v0x642b3d8dd330_0 .var "MemWrite", 0 0;
v0x642b3d8dd3f0_0 .var "RegWrite", 0 0;
v0x642b3d8dd4b0_0 .var "ResultSrc", 1 0;
v0x642b3d8dd590_0 .net "op", 6 0, o0x76a73ebcf6d8;  alias, 0 drivers
E_0x642b3d7c1c40 .event anyedge, v0x642b3d8dd590_0;
S_0x642b3d86b680 .scope module, "full_pipeline" "full_pipeline" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x642b3d90ba20 .functor AND 1, v0x642b3d8e6f10_0, L_0x642b3d90b440, C4<1>, C4<1>;
v0x642b3d8e5fe0_0 .net "EX_ALUControl", 3 0, v0x642b3d8de6d0_0;  1 drivers
v0x642b3d8e60c0_0 .net "EX_ALUResult", 31 0, L_0x642b3d90b580;  1 drivers
v0x642b3d8e6180_0 .net "EX_BranchTaken", 0 0, L_0x642b3d90ba20;  1 drivers
v0x642b3d8e6220_0 .net "EX_BranchTarget", 31 0, L_0x642b3d90bb40;  1 drivers
v0x642b3d8e62e0_0 .var "EX_MEM_ALUResult", 31 0;
v0x642b3d8e63f0_0 .var "EX_MEM_BranchTaken", 0 0;
v0x642b3d8e6490_0 .var "EX_MEM_BranchTarget", 31 0;
v0x642b3d8e6570_0 .var "EX_MEM_MemWrite", 0 0;
v0x642b3d8e6640_0 .var "EX_MEM_RegWrite", 0 0;
v0x642b3d8e66e0_0 .var "EX_MEM_ResultSrc", 1 0;
v0x642b3d8e67c0_0 .var "EX_MEM_WriteData", 31 0;
v0x642b3d8e68b0_0 .var "EX_MEM_rd", 4 0;
v0x642b3d8e6970_0 .net "EX_SrcB", 31 0, L_0x642b3d90bde0;  1 drivers
v0x642b3d8e6a60_0 .net "EX_Zero", 0 0, L_0x642b3d90b440;  1 drivers
v0x642b3d8e6b30_0 .net "ID_ALUOp", 1 0, v0x642b3d8e31a0_0;  1 drivers
v0x642b3d8e6c00_0 .net "ID_ALUSrc", 0 0, v0x642b3d8e32a0_0;  1 drivers
v0x642b3d8e6cd0_0 .net "ID_Branch", 0 0, v0x642b3d8e3360_0;  1 drivers
v0x642b3d8e6da0_0 .var "ID_EX_ALUOp", 1 0;
v0x642b3d8e6e70_0 .var "ID_EX_ALUSrc", 0 0;
v0x642b3d8e6f10_0 .var "ID_EX_Branch", 0 0;
v0x642b3d8e6fb0_0 .var "ID_EX_Imm", 31 0;
v0x642b3d8e7050_0 .var "ID_EX_MemWrite", 0 0;
v0x642b3d8e7110_0 .var "ID_EX_PC", 31 0;
v0x642b3d8e71f0_0 .var "ID_EX_RegWrite", 0 0;
v0x642b3d8e72b0_0 .var "ID_EX_ResultSrc", 1 0;
v0x642b3d8e7390_0 .var "ID_EX_SrcA", 31 0;
v0x642b3d8e7480_0 .var "ID_EX_SrcB", 31 0;
v0x642b3d8e7540_0 .var "ID_EX_funct3", 2 0;
v0x642b3d8e7630_0 .var "ID_EX_funct7_5", 0 0;
v0x642b3d8e7700_0 .var "ID_EX_rd", 4 0;
v0x642b3d8e77a0_0 .var "ID_EX_rs1", 4 0;
v0x642b3d8e7880_0 .var "ID_EX_rs2", 4 0;
v0x642b3d8e7960_0 .net "ID_ImmExt", 31 0, L_0x642b3d909040;  1 drivers
v0x642b3d8e7c60_0 .net "ID_ImmSrc", 1 0, v0x642b3d8e3400_0;  1 drivers
v0x642b3d8e7d00_0 .net "ID_MemWrite", 0 0, v0x642b3d8e35e0_0;  1 drivers
v0x642b3d8e7da0_0 .net "ID_RegWrite", 0 0, v0x642b3d8e36a0_0;  1 drivers
v0x642b3d8e7e70_0 .net "ID_ResultSrc", 1 0, v0x642b3d8e3760_0;  1 drivers
v0x642b3d8e7f40_0 .net "ID_funct3", 2 0, L_0x642b3d907b50;  1 drivers
v0x642b3d8e7fe0_0 .net "ID_funct7_5", 0 0, L_0x642b3d907bf0;  1 drivers
v0x642b3d8e80a0_0 .net "ID_opcode", 6 0, L_0x642b3d9076d0;  1 drivers
v0x642b3d8e8190_0 .net "ID_rd", 4 0, L_0x642b3d9079f0;  1 drivers
v0x642b3d8e8250_0 .net "ID_rs1", 4 0, L_0x642b3d9077c0;  1 drivers
v0x642b3d8e8340_0 .net "ID_rs2", 4 0, L_0x642b3d907900;  1 drivers
v0x642b3d8e8410_0 .var "IF_ID_Instr", 31 0;
v0x642b3d8e84d0_0 .var "IF_ID_PC", 31 0;
v0x642b3d8e85b0_0 .net "InstrIF", 31 0, L_0x642b3d9081c0;  1 drivers
v0x642b3d8e86a0_0 .net "MEM_ReadData", 31 0, L_0x642b3d90b870;  1 drivers
v0x642b3d8e8770_0 .var "MEM_WB_ALUResult", 31 0;
v0x642b3d8e8830_0 .var "MEM_WB_ReadData", 31 0;
v0x642b3d8e8910_0 .var "MEM_WB_RegWrite", 0 0;
v0x642b3d8e89e0_0 .var "MEM_WB_ResultSrc", 1 0;
v0x642b3d8e8aa0_0 .var "MEM_WB_rd", 4 0;
v0x642b3d8e8b90_0 .net "PC", 31 0, v0x642b3d8e3eb0_0;  1 drivers
v0x642b3d8e8c80_0 .net "PCNext", 31 0, L_0x642b3d90bbe0;  1 drivers
v0x642b3d8e8d40_0 .net "PCPlus4", 31 0, L_0x642b3d90b980;  1 drivers
v0x642b3d8e8e00_0 .net "RF_RD1", 31 0, L_0x642b3d908750;  1 drivers
v0x642b3d8e8ef0_0 .net "RF_RD2", 31 0, L_0x642b3d908e50;  1 drivers
v0x642b3d8e8fc0_0 .net "WB_Result", 31 0, L_0x642b3d907d70;  1 drivers
L_0x76a73eb860f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e9090_0 .net/2u *"_ivl_12", 1 0, L_0x76a73eb860f0;  1 drivers
v0x642b3d8e9150_0 .net *"_ivl_14", 0 0, L_0x642b3d907cd0;  1 drivers
L_0x76a73eb86408 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e9210_0 .net/2u *"_ivl_20", 31 0, L_0x76a73eb86408;  1 drivers
o0x76a73ebd0728 .functor BUFZ 1, C4<z>; HiZ drive
v0x642b3d8e92f0_0 .net "clk", 0 0, o0x76a73ebd0728;  0 drivers
o0x76a73ebd0ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x642b3d8e9390_0 .net "reset", 0 0, o0x76a73ebd0ea8;  0 drivers
E_0x642b3d8c90f0 .event anyedge, v0x642b3d8e4d80_0;
L_0x642b3d9076d0 .part v0x642b3d8e8410_0, 0, 7;
L_0x642b3d9077c0 .part v0x642b3d8e8410_0, 15, 5;
L_0x642b3d907900 .part v0x642b3d8e8410_0, 20, 5;
L_0x642b3d9079f0 .part v0x642b3d8e8410_0, 7, 5;
L_0x642b3d907b50 .part v0x642b3d8e8410_0, 12, 3;
L_0x642b3d907bf0 .part v0x642b3d8e8410_0, 30, 1;
L_0x642b3d907cd0 .cmp/eq 2, v0x642b3d8e89e0_0, L_0x76a73eb860f0;
L_0x642b3d907d70 .functor MUXZ 32, v0x642b3d8e8770_0, v0x642b3d8e8830_0, L_0x642b3d907cd0, C4<>;
L_0x642b3d909100 .part v0x642b3d8e8410_0, 7, 25;
L_0x642b3d90b980 .arith/sum 32, v0x642b3d8e3eb0_0, L_0x76a73eb86408;
L_0x642b3d90bb40 .arith/sum 32, v0x642b3d8e7110_0, v0x642b3d8e6fb0_0;
L_0x642b3d90bbe0 .functor MUXZ 32, L_0x642b3d90b980, L_0x642b3d90bb40, L_0x642b3d90ba20, C4<>;
L_0x642b3d90bde0 .functor MUXZ 32, v0x642b3d8e7480_0, v0x642b3d8e6fb0_0, v0x642b3d8e6e70_0, C4<>;
S_0x642b3d8de4b0 .scope module, "ad" "alu_decoder" 7 68, 5 1 0, S_0x642b3d86b680;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
o0x76a73ebcfca8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x642b3d9091a0 .functor AND 1, v0x642b3d8e7630_0, o0x76a73ebcfca8, C4<1>, C4<1>;
v0x642b3d8de6d0_0 .var "ALUControl", 3 0;
v0x642b3d8de7d0_0 .net "ALUOp", 1 0, v0x642b3d8e6da0_0;  1 drivers
v0x642b3d8de8b0_0 .net "RtypeSub", 0 0, L_0x642b3d9091a0;  1 drivers
v0x642b3d8de980_0 .net "funct3", 2 0, v0x642b3d8e7540_0;  1 drivers
v0x642b3d8dea60_0 .net "funct7b5", 0 0, v0x642b3d8e7630_0;  1 drivers
v0x642b3d8deb70_0 .net "opb5", 0 0, o0x76a73ebcfca8;  0 drivers
E_0x642b3d8c9130 .event anyedge, v0x642b3d8de7d0_0, v0x642b3d8de980_0, v0x642b3d8de8b0_0;
S_0x642b3d8decd0 .scope module, "alu_unit" "alu" 7 70, 8 1 0, S_0x642b3d86b680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
L_0x642b3d909300 .functor NOT 32, L_0x642b3d90bde0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x642b3d9095a0 .functor XOR 1, L_0x642b3d909af0, L_0x642b3d909be0, C4<0>, C4<0>;
L_0x642b3d909d60 .functor NOT 1, L_0x642b3d9095a0, C4<0>, C4<0>, C4<0>;
L_0x642b3d90a050 .functor XOR 1, L_0x642b3d909e20, L_0x642b3d909fb0, C4<0>, C4<0>;
L_0x642b3d90a140 .functor AND 1, L_0x642b3d909d60, L_0x642b3d90a050, C4<1>, C4<1>;
L_0x642b3d90a400 .functor XOR 1, L_0x642b3d90a250, L_0x642b3d90a360, C4<0>, C4<0>;
L_0x642b3d90a2f0 .functor XOR 1, L_0x642b3d90a550, L_0x642b3d90a670, C4<0>, C4<0>;
L_0x642b3d90a7b0 .functor NOT 1, L_0x642b3d90a2f0, C4<0>, C4<0>, C4<0>;
L_0x642b3d90a8c0 .functor AND 1, L_0x642b3d90a400, L_0x642b3d90a7b0, C4<1>, C4<1>;
L_0x642b3d90add0 .functor XNOR 1, L_0x642b3d90abf0, L_0x642b3d90ac90, C4<0>, C4<0>;
L_0x642b3d90b580 .functor BUFZ 32, v0x642b3d8df120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x642b3d8def50_0 .net "ALUControl", 3 0, v0x642b3d8de6d0_0;  alias, 1 drivers
v0x642b3d8df060_0 .net "ALUResult", 31 0, L_0x642b3d90b580;  alias, 1 drivers
v0x642b3d8df120_0 .var "ResultReg", 31 0;
v0x642b3d8df210_0 .net "SrcA", 31 0, v0x642b3d8e7390_0;  1 drivers
v0x642b3d8df2f0_0 .net "SrcB", 31 0, L_0x642b3d90bde0;  alias, 1 drivers
v0x642b3d8df420_0 .net "Sum", 31 0, L_0x642b3d9098d0;  1 drivers
v0x642b3d8df500_0 .net "V", 0 0, L_0x642b3d90a9d0;  1 drivers
v0x642b3d8df5c0_0 .net "Zero", 0 0, L_0x642b3d90b440;  alias, 1 drivers
v0x642b3d8df680_0 .net *"_ivl_1", 0 0, L_0x642b3d909260;  1 drivers
v0x642b3d8df760_0 .net *"_ivl_10", 31 0, L_0x642b3d9097e0;  1 drivers
L_0x76a73eb86378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8df840_0 .net *"_ivl_13", 30 0, L_0x76a73eb86378;  1 drivers
v0x642b3d8df920_0 .net *"_ivl_17", 0 0, L_0x642b3d909a50;  1 drivers
v0x642b3d8dfa00_0 .net *"_ivl_19", 0 0, L_0x642b3d909af0;  1 drivers
v0x642b3d8dfae0_0 .net *"_ivl_2", 31 0, L_0x642b3d909300;  1 drivers
v0x642b3d8dfbc0_0 .net *"_ivl_21", 0 0, L_0x642b3d909be0;  1 drivers
v0x642b3d8dfca0_0 .net *"_ivl_22", 0 0, L_0x642b3d9095a0;  1 drivers
v0x642b3d8dfd80_0 .net *"_ivl_24", 0 0, L_0x642b3d909d60;  1 drivers
v0x642b3d8dfe60_0 .net *"_ivl_27", 0 0, L_0x642b3d909e20;  1 drivers
v0x642b3d8dff40_0 .net *"_ivl_29", 0 0, L_0x642b3d909fb0;  1 drivers
v0x642b3d8e0020_0 .net *"_ivl_30", 0 0, L_0x642b3d90a050;  1 drivers
v0x642b3d8e0100_0 .net *"_ivl_32", 0 0, L_0x642b3d90a140;  1 drivers
v0x642b3d8e01e0_0 .net *"_ivl_35", 0 0, L_0x642b3d90a250;  1 drivers
v0x642b3d8e02c0_0 .net *"_ivl_37", 0 0, L_0x642b3d90a360;  1 drivers
v0x642b3d8e03a0_0 .net *"_ivl_38", 0 0, L_0x642b3d90a400;  1 drivers
v0x642b3d8e0480_0 .net *"_ivl_41", 0 0, L_0x642b3d90a550;  1 drivers
v0x642b3d8e0560_0 .net *"_ivl_43", 0 0, L_0x642b3d90a670;  1 drivers
v0x642b3d8e0640_0 .net *"_ivl_44", 0 0, L_0x642b3d90a2f0;  1 drivers
v0x642b3d8e0720_0 .net *"_ivl_46", 0 0, L_0x642b3d90a7b0;  1 drivers
v0x642b3d8e0800_0 .net *"_ivl_48", 0 0, L_0x642b3d90a8c0;  1 drivers
v0x642b3d8e08e0_0 .net *"_ivl_53", 0 0, L_0x642b3d90abf0;  1 drivers
v0x642b3d8e09c0_0 .net *"_ivl_55", 0 0, L_0x642b3d90ac90;  1 drivers
v0x642b3d8e0aa0_0 .net *"_ivl_56", 0 0, L_0x642b3d90add0;  1 drivers
v0x642b3d8e0b60_0 .net *"_ivl_58", 0 0, L_0x642b3d90af40;  1 drivers
v0x642b3d8e0e30_0 .net *"_ivl_6", 31 0, L_0x642b3d909500;  1 drivers
v0x642b3d8e0f10_0 .net *"_ivl_61", 0 0, L_0x642b3d90afe0;  1 drivers
L_0x76a73eb863c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e0ff0_0 .net/2u *"_ivl_66", 31 0, L_0x76a73eb863c0;  1 drivers
v0x642b3d8e10d0_0 .net *"_ivl_9", 0 0, L_0x642b3d9096b0;  1 drivers
v0x642b3d8e11b0_0 .net "slt", 0 0, L_0x642b3d90ad30;  1 drivers
v0x642b3d8e1270_0 .net "sltu", 0 0, L_0x642b3d90b1d0;  1 drivers
v0x642b3d8e1330_0 .net "temp", 31 0, L_0x642b3d9093c0;  1 drivers
E_0x642b3d8deed0/0 .event anyedge, v0x642b3d8de6d0_0, v0x642b3d8df420_0, v0x642b3d8df210_0, v0x642b3d8df2f0_0;
E_0x642b3d8deed0/1 .event anyedge, v0x642b3d8e11b0_0, v0x642b3d8e1270_0;
E_0x642b3d8deed0 .event/or E_0x642b3d8deed0/0, E_0x642b3d8deed0/1;
L_0x642b3d909260 .part v0x642b3d8de6d0_0, 0, 1;
L_0x642b3d9093c0 .functor MUXZ 32, L_0x642b3d90bde0, L_0x642b3d909300, L_0x642b3d909260, C4<>;
L_0x642b3d909500 .arith/sum 32, v0x642b3d8e7390_0, L_0x642b3d9093c0;
L_0x642b3d9096b0 .part v0x642b3d8de6d0_0, 0, 1;
L_0x642b3d9097e0 .concat [ 1 31 0 0], L_0x642b3d9096b0, L_0x76a73eb86378;
L_0x642b3d9098d0 .arith/sum 32, L_0x642b3d909500, L_0x642b3d9097e0;
L_0x642b3d909a50 .part v0x642b3d8de6d0_0, 0, 1;
L_0x642b3d909af0 .part v0x642b3d8e7390_0, 31, 1;
L_0x642b3d909be0 .part L_0x642b3d90bde0, 31, 1;
L_0x642b3d909e20 .part v0x642b3d8e7390_0, 31, 1;
L_0x642b3d909fb0 .part L_0x642b3d9098d0, 31, 1;
L_0x642b3d90a250 .part v0x642b3d8e7390_0, 31, 1;
L_0x642b3d90a360 .part L_0x642b3d90bde0, 31, 1;
L_0x642b3d90a550 .part v0x642b3d8e7390_0, 31, 1;
L_0x642b3d90a670 .part L_0x642b3d9098d0, 31, 1;
L_0x642b3d90a9d0 .functor MUXZ 1, L_0x642b3d90a8c0, L_0x642b3d90a140, L_0x642b3d909a50, C4<>;
L_0x642b3d90abf0 .part v0x642b3d8e7390_0, 31, 1;
L_0x642b3d90ac90 .part L_0x642b3d90bde0, 31, 1;
L_0x642b3d90af40 .cmp/gt 32, L_0x642b3d90bde0, v0x642b3d8e7390_0;
L_0x642b3d90afe0 .part v0x642b3d8e7390_0, 31, 1;
L_0x642b3d90ad30 .functor MUXZ 1, L_0x642b3d90afe0, L_0x642b3d90af40, L_0x642b3d90add0, C4<>;
L_0x642b3d90b1d0 .cmp/gt 32, L_0x642b3d90bde0, v0x642b3d8e7390_0;
L_0x642b3d90b440 .cmp/eq 32, v0x642b3d8df120_0, L_0x76a73eb863c0;
S_0x642b3d8e14b0 .scope module, "dmem" "data_memory" 7 72, 9 1 0, S_0x642b3d86b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
L_0x642b3d90b870 .functor BUFZ 32, L_0x642b3d90b690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x642b3d8e16d0_0 .net "A", 31 0, v0x642b3d8e62e0_0;  1 drivers
v0x642b3d8e17d0_0 .net "MemWrite", 0 0, v0x642b3d8e6570_0;  1 drivers
v0x642b3d8e1890_0 .net "RD", 31 0, L_0x642b3d90b870;  alias, 1 drivers
v0x642b3d8e1980_0 .net "WD", 31 0, v0x642b3d8e67c0_0;  1 drivers
v0x642b3d8e1a60_0 .net *"_ivl_0", 31 0, L_0x642b3d90b690;  1 drivers
v0x642b3d8e1b90_0 .net *"_ivl_3", 29 0, L_0x642b3d90b730;  1 drivers
v0x642b3d8e1c70_0 .net "clk", 0 0, o0x76a73ebd0728;  alias, 0 drivers
v0x642b3d8e1d30_0 .var/i "i", 31 0;
v0x642b3d8e1e10 .array "memory", 0 65535, 31 0;
E_0x642b3d8e1670 .event posedge, v0x642b3d8e1c70_0;
L_0x642b3d90b690 .array/port v0x642b3d8e1e10, L_0x642b3d90b730;
L_0x642b3d90b730 .part v0x642b3d8e62e0_0, 2, 30;
S_0x642b3d8e1f70 .scope module, "imem" "instruction_memory" 7 52, 10 1 0, S_0x642b3d86b680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x642b3d9081c0 .functor BUFZ 32, L_0x642b3d907f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x642b3d8e2160_0 .net "A", 31 0, v0x642b3d8e3eb0_0;  alias, 1 drivers
v0x642b3d8e2260_0 .net "RD", 31 0, L_0x642b3d9081c0;  alias, 1 drivers
v0x642b3d8e2340_0 .net *"_ivl_0", 31 0, L_0x642b3d907f70;  1 drivers
v0x642b3d8e2400_0 .net *"_ivl_3", 29 0, L_0x642b3d908040;  1 drivers
v0x642b3d8e24e0_0 .var/i "i", 31 0;
v0x642b3d8e2610 .array "memory", 0 1023, 31 0;
L_0x642b3d907f70 .array/port v0x642b3d8e2610, L_0x642b3d908040;
L_0x642b3d908040 .part v0x642b3d8e3eb0_0, 2, 30;
S_0x642b3d8e2730 .scope module, "immgen" "extend" 7 66, 11 1 0, S_0x642b3d86b680;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
L_0x642b3d909040 .functor BUFZ 32, v0x642b3d8e2b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x642b3d8e2a30_0 .net "ImmExt", 31 0, L_0x642b3d909040;  alias, 1 drivers
v0x642b3d8e2b30_0 .var "ImmExtReg", 31 0;
v0x642b3d8e2c10_0 .net "ImmSrc", 1 0, v0x642b3d8e3400_0;  alias, 1 drivers
v0x642b3d8e2cd0_0 .net "Instr", 31 7, L_0x642b3d909100;  1 drivers
E_0x642b3d8e29b0 .event anyedge, v0x642b3d8e2c10_0, v0x642b3d8e2cd0_0;
S_0x642b3d8e2e30 .scope module, "md" "main_decoder" 7 54, 6 1 0, S_0x642b3d86b680;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v0x642b3d8e31a0_0 .var "ALUOp", 1 0;
v0x642b3d8e32a0_0 .var "ALUSrc", 0 0;
v0x642b3d8e3360_0 .var "Branch", 0 0;
v0x642b3d8e3400_0 .var "ImmSrc", 1 0;
v0x642b3d8e34f0_0 .var "Jump", 0 0;
v0x642b3d8e35e0_0 .var "MemWrite", 0 0;
v0x642b3d8e36a0_0 .var "RegWrite", 0 0;
v0x642b3d8e3760_0 .var "ResultSrc", 1 0;
v0x642b3d8e3840_0 .net "op", 6 0, L_0x642b3d9076d0;  alias, 1 drivers
E_0x642b3d8e3140 .event anyedge, v0x642b3d8e3840_0;
S_0x642b3d8e3ad0 .scope module, "pc_reg" "pc" 7 51, 12 1 0, S_0x642b3d86b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCNext";
    .port_info 3 /OUTPUT 32 "PC";
v0x642b3d8e3ce0_0 .net "PC", 31 0, v0x642b3d8e3eb0_0;  alias, 1 drivers
v0x642b3d8e3df0_0 .net "PCNext", 31 0, L_0x642b3d90bbe0;  alias, 1 drivers
v0x642b3d8e3eb0_0 .var "PCReg", 31 0;
v0x642b3d8e3fa0_0 .net "clk", 0 0, o0x76a73ebd0728;  alias, 0 drivers
v0x642b3d8e4070_0 .net "reset", 0 0, o0x76a73ebd0ea8;  alias, 0 drivers
E_0x642b3d8e3c60 .event posedge, v0x642b3d8e4070_0, v0x642b3d8e1c70_0;
S_0x642b3d8e41e0 .scope module, "rf" "register_file" 7 64, 13 1 0, S_0x642b3d86b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x642b3d8e47f0_0 .net "A1", 4 0, L_0x642b3d9077c0;  alias, 1 drivers
v0x642b3d8e48f0_0 .net "A2", 4 0, L_0x642b3d907900;  alias, 1 drivers
v0x642b3d8e49d0_0 .net "A3", 4 0, v0x642b3d8e8aa0_0;  1 drivers
v0x642b3d8e4a90_0 .net "RD1", 31 0, L_0x642b3d908750;  alias, 1 drivers
v0x642b3d8e4b70_0 .net "RD2", 31 0, L_0x642b3d908e50;  alias, 1 drivers
v0x642b3d8e4ca0_0 .net "WD3", 31 0, L_0x642b3d907d70;  alias, 1 drivers
v0x642b3d8e4d80_0 .net "WE3", 0 0, v0x642b3d8e8910_0;  1 drivers
v0x642b3d8e4e40_0 .net *"_ivl_0", 31 0, L_0x642b3d908280;  1 drivers
v0x642b3d8e4f20_0 .net *"_ivl_10", 6 0, L_0x642b3d9085a0;  1 drivers
L_0x76a73eb861c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e5090_0 .net *"_ivl_13", 1 0, L_0x76a73eb861c8;  1 drivers
L_0x76a73eb86210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e5170_0 .net/2u *"_ivl_14", 31 0, L_0x76a73eb86210;  1 drivers
v0x642b3d8e5250_0 .net *"_ivl_18", 31 0, L_0x642b3d908930;  1 drivers
L_0x76a73eb86258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e5330_0 .net *"_ivl_21", 26 0, L_0x76a73eb86258;  1 drivers
L_0x76a73eb862a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e5410_0 .net/2u *"_ivl_22", 31 0, L_0x76a73eb862a0;  1 drivers
v0x642b3d8e54f0_0 .net *"_ivl_24", 0 0, L_0x642b3d908af0;  1 drivers
v0x642b3d8e55b0_0 .net *"_ivl_26", 31 0, L_0x642b3d908be0;  1 drivers
v0x642b3d8e5690_0 .net *"_ivl_28", 6 0, L_0x642b3d908cd0;  1 drivers
L_0x76a73eb86138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e5770_0 .net *"_ivl_3", 26 0, L_0x76a73eb86138;  1 drivers
L_0x76a73eb862e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e5850_0 .net *"_ivl_31", 1 0, L_0x76a73eb862e8;  1 drivers
L_0x76a73eb86330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e5930_0 .net/2u *"_ivl_32", 31 0, L_0x76a73eb86330;  1 drivers
L_0x76a73eb86180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e5a10_0 .net/2u *"_ivl_4", 31 0, L_0x76a73eb86180;  1 drivers
v0x642b3d8e5af0_0 .net *"_ivl_6", 0 0, L_0x642b3d9083c0;  1 drivers
v0x642b3d8e5bb0_0 .net *"_ivl_8", 31 0, L_0x642b3d908500;  1 drivers
v0x642b3d8e5c90_0 .net "clk", 0 0, o0x76a73ebd0728;  alias, 0 drivers
v0x642b3d8e5d30 .array "registers", 0 31, 31 0;
v0x642b3d8e5df0_0 .net "reset", 0 0, o0x76a73ebd0ea8;  alias, 0 drivers
L_0x642b3d908280 .concat [ 5 27 0 0], L_0x642b3d9077c0, L_0x76a73eb86138;
L_0x642b3d9083c0 .cmp/ne 32, L_0x642b3d908280, L_0x76a73eb86180;
L_0x642b3d908500 .array/port v0x642b3d8e5d30, L_0x642b3d9085a0;
L_0x642b3d9085a0 .concat [ 5 2 0 0], L_0x642b3d9077c0, L_0x76a73eb861c8;
L_0x642b3d908750 .functor MUXZ 32, L_0x76a73eb86210, L_0x642b3d908500, L_0x642b3d9083c0, C4<>;
L_0x642b3d908930 .concat [ 5 27 0 0], L_0x642b3d907900, L_0x76a73eb86258;
L_0x642b3d908af0 .cmp/ne 32, L_0x642b3d908930, L_0x76a73eb862a0;
L_0x642b3d908be0 .array/port v0x642b3d8e5d30, L_0x642b3d908cd0;
L_0x642b3d908cd0 .concat [ 5 2 0 0], L_0x642b3d907900, L_0x76a73eb862e8;
L_0x642b3d908e50 .functor MUXZ 32, L_0x76a73eb86330, L_0x642b3d908be0, L_0x642b3d908af0, C4<>;
S_0x642b3d8e44f0 .scope begin, "$unm_blk_31" "$unm_blk_31" 13 18, 13 18 0, S_0x642b3d8e41e0;
 .timescale 0 0;
v0x642b3d8e46f0_0 .var/i "i", 31 0;
S_0x642b3d869190 .scope module, "mux" "mux" 14 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "d";
v0x642b3d8e94e0_0 .net "d", 31 0, L_0x642b3d90bed0;  1 drivers
o0x76a73ebd1bf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x642b3d8e95c0_0 .net "in0", 31 0, o0x76a73ebd1bf8;  0 drivers
o0x76a73ebd1c28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x642b3d8e96a0_0 .net "in1", 31 0, o0x76a73ebd1c28;  0 drivers
o0x76a73ebd1c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x642b3d8e9760_0 .net "sel", 0 0, o0x76a73ebd1c58;  0 drivers
L_0x642b3d90bed0 .functor MUXZ 32, o0x76a73ebd1bf8, o0x76a73ebd1c28, o0x76a73ebd1c58, C4<>;
S_0x642b3d8b75f0 .scope module, "pc_plus4" "pc_plus4" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
o0x76a73ebd1d48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x642b3d8e98d0_0 .net "PC", 31 0, o0x76a73ebd1d48;  0 drivers
v0x642b3d8e99d0_0 .net "PCPlus4", 31 0, L_0x642b3d90bf70;  1 drivers
L_0x76a73eb86450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x642b3d8e9ab0_0 .net/2u *"_ivl_0", 31 0, L_0x76a73eb86450;  1 drivers
L_0x642b3d90bf70 .arith/sum 32, o0x76a73ebd1d48, L_0x76a73eb86450;
S_0x642b3d89b690 .scope module, "register" "register" 16 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x642b3d80c2f0 .param/l "N" 0 16 1, +C4<00000000000000000000000000100000>;
o0x76a73ebd1e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x642b3d8e9c30_0 .net "clk", 0 0, o0x76a73ebd1e38;  0 drivers
o0x76a73ebd1e68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x642b3d8e9d10_0 .net "d", 31 0, o0x76a73ebd1e68;  0 drivers
v0x642b3d8e9df0_0 .var "q", 31 0;
o0x76a73ebd1ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x642b3d8e9ee0_0 .net "rst", 0 0, o0x76a73ebd1ec8;  0 drivers
E_0x642b3d8e9bd0 .event posedge, v0x642b3d8e9ee0_0, v0x642b3d8e9c30_0;
S_0x642b3d89a210 .scope module, "result_mux" "result_mux" 17 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "readData";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 2 "resultSrc";
    .port_info 4 /OUTPUT 32 "result";
o0x76a73ebd1fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x642b3d8ea050_0 .net "ALUResult", 31 0, o0x76a73ebd1fb8;  0 drivers
o0x76a73ebd1fe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x642b3d8ea150_0 .net "PC_Plus_4", 31 0, o0x76a73ebd1fe8;  0 drivers
v0x642b3d8ea230_0 .net *"_ivl_1", 0 0, L_0x642b3d90c100;  1 drivers
v0x642b3d8ea2f0_0 .net *"_ivl_3", 0 0, L_0x642b3d90c1d0;  1 drivers
v0x642b3d8ea3d0_0 .net *"_ivl_4", 31 0, L_0x642b3d90c2f0;  1 drivers
o0x76a73ebd20a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x642b3d8ea500_0 .net "readData", 31 0, o0x76a73ebd20a8;  0 drivers
v0x642b3d8ea5e0_0 .net "result", 31 0, L_0x642b3d90c410;  1 drivers
o0x76a73ebd2108 .functor BUFZ 2, C4<zz>; HiZ drive
v0x642b3d8ea6c0_0 .net "resultSrc", 1 0, o0x76a73ebd2108;  0 drivers
L_0x642b3d90c100 .part o0x76a73ebd2108, 1, 1;
L_0x642b3d90c1d0 .part o0x76a73ebd2108, 0, 1;
L_0x642b3d90c2f0 .functor MUXZ 32, o0x76a73ebd1fb8, o0x76a73ebd20a8, L_0x642b3d90c1d0, C4<>;
L_0x642b3d90c410 .functor MUXZ 32, L_0x642b3d90c2f0, o0x76a73ebd1fe8, L_0x642b3d90c100, C4<>;
S_0x642b3d8c0820 .scope module, "single_cycle_cpu_tb" "single_cycle_cpu_tb" 18 1;
 .timescale 0 0;
v0x642b3d8f6a20_0 .var "clk", 0 0;
v0x642b3d8f6ac0_0 .var "reset", 0 0;
E_0x642b3d8ea840 .event negedge, v0x642b3d8ee690_0;
S_0x642b3d8ea8c0 .scope module, "uut" "single_cycle_cpu" 18 7, 19 1 0, S_0x642b3d8c0820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x642b3d8eaac0 .param/l "ADDR_WIDTH" 1 19 65, +C4<00000000000000000000000000000101>;
P_0x642b3d8eab00 .param/l "DATA_WIDTH" 1 19 64, +C4<00000000000000000000000000100000>;
P_0x642b3d8eab40 .param/l "REG_COUNT" 1 19 66, +C4<00000000000000000000000000100000>;
L_0x642b3d910b00 .functor AND 1, v0x642b3d8f3b20_0, L_0x642b3d910520, C4<1>, C4<1>;
v0x642b3d8f2a00_0 .net "EX_ALUControl", 3 0, v0x642b3d8eaff0_0;  1 drivers
v0x642b3d8f2ae0_0 .net "EX_ALUResult", 31 0, L_0x642b3d910660;  1 drivers
v0x642b3d8f2ba0_0 .net "EX_BranchTaken", 0 0, L_0x642b3d910b00;  1 drivers
v0x642b3d8f2c40_0 .net "EX_BranchTarget", 31 0, L_0x642b3d910c30;  1 drivers
v0x642b3d8f2d00_0 .var "EX_MEM_ALUResult", 31 0;
v0x642b3d8f2e10_0 .var "EX_MEM_BranchTaken", 0 0;
v0x642b3d8f2eb0_0 .var "EX_MEM_BranchTarget", 31 0;
v0x642b3d8f2f90_0 .var "EX_MEM_MemWrite", 0 0;
v0x642b3d8f3060_0 .var "EX_MEM_PCPlus4", 31 0;
v0x642b3d8f3120_0 .var "EX_MEM_RegWrite", 0 0;
v0x642b3d8f31e0_0 .var "EX_MEM_ResultSrc", 1 0;
v0x642b3d8f32c0_0 .var "EX_MEM_WriteData", 31 0;
v0x642b3d8f33b0_0 .var "EX_MEM_rd", 4 0;
v0x642b3d8f3470_0 .net "EX_SrcB", 31 0, L_0x642b3d910e90;  1 drivers
v0x642b3d8f3560_0 .net "EX_Zero", 0 0, L_0x642b3d910520;  1 drivers
v0x642b3d8f3630_0 .net "ID_ALUOp", 1 0, v0x642b3d8efbc0_0;  1 drivers
v0x642b3d8f3700_0 .net "ID_ALUSrc", 0 0, v0x642b3d8efcc0_0;  1 drivers
v0x642b3d8f38e0_0 .net "ID_Branch", 0 0, v0x642b3d8efd80_0;  1 drivers
v0x642b3d8f39b0_0 .var "ID_EX_ALUOp", 1 0;
v0x642b3d8f3a80_0 .var "ID_EX_ALUSrc", 0 0;
v0x642b3d8f3b20_0 .var "ID_EX_Branch", 0 0;
v0x642b3d8f3bc0_0 .var "ID_EX_Imm", 31 0;
v0x642b3d8f3c60_0 .var "ID_EX_MemWrite", 0 0;
v0x642b3d8f3d20_0 .var "ID_EX_PC", 31 0;
v0x642b3d8f3e00_0 .var "ID_EX_PCPlus4", 31 0;
v0x642b3d8f3ee0_0 .var "ID_EX_RegWrite", 0 0;
v0x642b3d8f3fa0_0 .var "ID_EX_ResultSrc", 1 0;
v0x642b3d8f4080_0 .var "ID_EX_SrcA", 31 0;
v0x642b3d8f4170_0 .var "ID_EX_SrcB", 31 0;
v0x642b3d8f4230_0 .var "ID_EX_funct3", 2 0;
v0x642b3d8f4320_0 .var "ID_EX_funct7_5", 0 0;
v0x642b3d8f43f0_0 .var "ID_EX_rd", 4 0;
v0x642b3d8f4490_0 .var "ID_EX_rs1", 4 0;
v0x642b3d8f4780_0 .var "ID_EX_rs2", 4 0;
v0x642b3d8f4860_0 .net "ID_ImmExt", 31 0, L_0x642b3d90dfe0;  1 drivers
v0x642b3d8f4950_0 .net "ID_ImmSrc", 1 0, v0x642b3d8efe20_0;  1 drivers
v0x642b3d8f49f0_0 .net "ID_MemWrite", 0 0, v0x642b3d8f0000_0;  1 drivers
v0x642b3d8f4a90_0 .net "ID_RegWrite", 0 0, v0x642b3d8f00c0_0;  1 drivers
v0x642b3d8f4b60_0 .net "ID_ResultSrc", 1 0, v0x642b3d8f0180_0;  1 drivers
v0x642b3d8f4c30_0 .net "ID_funct3", 2 0, L_0x642b3d90c9a0;  1 drivers
v0x642b3d8f4cd0_0 .net "ID_funct7_5", 0 0, L_0x642b3d90ca40;  1 drivers
v0x642b3d8f4d90_0 .net "ID_opcode", 6 0, L_0x642b3d90c5b0;  1 drivers
v0x642b3d8f4e80_0 .net "ID_rd", 4 0, L_0x642b3d90c8d0;  1 drivers
v0x642b3d8f4f40_0 .net "ID_rs1", 4 0, L_0x642b3d90c6a0;  1 drivers
v0x642b3d8f5030_0 .net "ID_rs2", 4 0, L_0x642b3d90c7e0;  1 drivers
v0x642b3d8f5100_0 .var "IF_ID_Instr", 31 0;
v0x642b3d8f51c0_0 .var "IF_ID_PC", 31 0;
v0x642b3d8f52a0_0 .var "IF_ID_PCPlus4", 31 0;
v0x642b3d8f5380_0 .net "InstrIF", 31 0, L_0x642b3d90d310;  1 drivers
v0x642b3d8f5470_0 .net "MEM_ReadData", 31 0, L_0x642b3d910950;  1 drivers
v0x642b3d8f5540_0 .var "MEM_WB_ALUResult", 31 0;
v0x642b3d8f5600_0 .var "MEM_WB_PCPlus4", 31 0;
v0x642b3d8f56e0_0 .var "MEM_WB_ReadData", 31 0;
v0x642b3d8f57c0_0 .var "MEM_WB_RegWrite", 0 0;
v0x642b3d8f5890_0 .var "MEM_WB_ResultSrc", 1 0;
v0x642b3d8f5950_0 .var "MEM_WB_rd", 4 0;
v0x642b3d8f5a40_0 .net "PC", 31 0, v0x642b3d8f08d0_0;  1 drivers
v0x642b3d8f5b30_0 .net "PCNext", 31 0, L_0x642b3d910cd0;  1 drivers
v0x642b3d8f5bf0_0 .net "PCPlus4", 31 0, L_0x642b3d910a60;  1 drivers
v0x642b3d8f5cb0_0 .net "RF_RD1", 31 0, L_0x642b3d90d7c0;  1 drivers
v0x642b3d8f5da0_0 .net "RF_RD2", 31 0, L_0x642b3d90ddf0;  1 drivers
v0x642b3d8f5e70_0 .net "WB_Result", 31 0, L_0x642b3d90cfb0;  1 drivers
L_0x76a73eb86498 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f5f40_0 .net/2u *"_ivl_12", 1 0, L_0x76a73eb86498;  1 drivers
v0x642b3d8f6000_0 .net *"_ivl_14", 0 0, L_0x642b3d90cc30;  1 drivers
L_0x76a73eb864e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f60c0_0 .net/2u *"_ivl_16", 1 0, L_0x76a73eb864e0;  1 drivers
v0x642b3d8f65b0_0 .net *"_ivl_18", 0 0, L_0x642b3d90cd00;  1 drivers
v0x642b3d8f6670_0 .net *"_ivl_20", 31 0, L_0x642b3d90cec0;  1 drivers
L_0x76a73eb867f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f6750_0 .net/2u *"_ivl_26", 31 0, L_0x76a73eb867f8;  1 drivers
v0x642b3d8f6830_0 .net "clk", 0 0, v0x642b3d8f6a20_0;  1 drivers
v0x642b3d8f68d0_0 .net "reset", 0 0, v0x642b3d8f6ac0_0;  1 drivers
L_0x642b3d90c5b0 .part v0x642b3d8f5100_0, 0, 7;
L_0x642b3d90c6a0 .part v0x642b3d8f5100_0, 15, 5;
L_0x642b3d90c7e0 .part v0x642b3d8f5100_0, 20, 5;
L_0x642b3d90c8d0 .part v0x642b3d8f5100_0, 7, 5;
L_0x642b3d90c9a0 .part v0x642b3d8f5100_0, 12, 3;
L_0x642b3d90ca40 .part v0x642b3d8f5100_0, 30, 1;
L_0x642b3d90cc30 .cmp/eq 2, v0x642b3d8f5890_0, L_0x76a73eb86498;
L_0x642b3d90cd00 .cmp/eq 2, v0x642b3d8f5890_0, L_0x76a73eb864e0;
L_0x642b3d90cec0 .functor MUXZ 32, v0x642b3d8f5540_0, v0x642b3d8f56e0_0, L_0x642b3d90cd00, C4<>;
L_0x642b3d90cfb0 .functor MUXZ 32, L_0x642b3d90cec0, v0x642b3d8f5600_0, L_0x642b3d90cc30, C4<>;
L_0x642b3d90e0a0 .part v0x642b3d8f5100_0, 7, 25;
L_0x642b3d910a60 .arith/sum 32, v0x642b3d8f08d0_0, L_0x76a73eb867f8;
L_0x642b3d910c30 .arith/sum 32, v0x642b3d8f3d20_0, v0x642b3d8f3bc0_0;
L_0x642b3d910cd0 .functor MUXZ 32, L_0x642b3d910a60, v0x642b3d8f2eb0_0, v0x642b3d8f2e10_0, C4<>;
L_0x642b3d910e90 .functor MUXZ 32, v0x642b3d8f4170_0, v0x642b3d8f3bc0_0, v0x642b3d8f3a80_0, C4<>;
S_0x642b3d8ead40 .scope module, "ad" "alu_decoder" 19 115, 5 1 0, S_0x642b3d8ea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
o0x76a73ebd2318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x642b3d90e140 .functor AND 1, v0x642b3d8f4320_0, o0x76a73ebd2318, C4<1>, C4<1>;
v0x642b3d8eaff0_0 .var "ALUControl", 3 0;
v0x642b3d8eb0f0_0 .net "ALUOp", 1 0, v0x642b3d8f39b0_0;  1 drivers
v0x642b3d8eb1d0_0 .net "RtypeSub", 0 0, L_0x642b3d90e140;  1 drivers
v0x642b3d8eb2a0_0 .net "funct3", 2 0, v0x642b3d8f4230_0;  1 drivers
v0x642b3d8eb380_0 .net "funct7b5", 0 0, v0x642b3d8f4320_0;  1 drivers
v0x642b3d8eb490_0 .net "opb5", 0 0, o0x76a73ebd2318;  0 drivers
E_0x642b3d8eaf70 .event anyedge, v0x642b3d8eb0f0_0, v0x642b3d8eb2a0_0, v0x642b3d8eb1d0_0;
S_0x642b3d8eb5f0 .scope module, "alu_unit" "alu" 19 123, 8 1 0, S_0x642b3d8ea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
L_0x642b3d90e2a0 .functor NOT 32, L_0x642b3d910e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x642b3d90e540 .functor XOR 1, L_0x642b3d90eac0, L_0x642b3d90ebb0, C4<0>, C4<0>;
L_0x642b3d90ed30 .functor NOT 1, L_0x642b3d90e540, C4<0>, C4<0>, C4<0>;
L_0x642b3d90f020 .functor XOR 1, L_0x642b3d90edf0, L_0x642b3d90ef80, C4<0>, C4<0>;
L_0x642b3d90f110 .functor AND 1, L_0x642b3d90ed30, L_0x642b3d90f020, C4<1>, C4<1>;
L_0x642b3d90f3d0 .functor XOR 1, L_0x642b3d90f220, L_0x642b3d90f330, C4<0>, C4<0>;
L_0x642b3d90f2c0 .functor XOR 1, L_0x642b3d90f520, L_0x642b3d90f640, C4<0>, C4<0>;
L_0x642b3d90f780 .functor NOT 1, L_0x642b3d90f2c0, C4<0>, C4<0>, C4<0>;
L_0x642b3d90f890 .functor AND 1, L_0x642b3d90f3d0, L_0x642b3d90f780, C4<1>, C4<1>;
L_0x642b3d90fda0 .functor XNOR 1, L_0x642b3d90fbc0, L_0x642b3d90fc60, C4<0>, C4<0>;
L_0x642b3d910660 .functor BUFZ 32, v0x642b3d8ebac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x642b3d8eb8f0_0 .net "ALUControl", 3 0, v0x642b3d8eaff0_0;  alias, 1 drivers
v0x642b3d8eba00_0 .net "ALUResult", 31 0, L_0x642b3d910660;  alias, 1 drivers
v0x642b3d8ebac0_0 .var "ResultReg", 31 0;
v0x642b3d8ebbb0_0 .net "SrcA", 31 0, v0x642b3d8f4080_0;  1 drivers
v0x642b3d8ebc90_0 .net "SrcB", 31 0, L_0x642b3d910e90;  alias, 1 drivers
v0x642b3d8ebdc0_0 .net "Sum", 31 0, L_0x642b3d90e8a0;  1 drivers
v0x642b3d8ebea0_0 .net "V", 0 0, L_0x642b3d90f9a0;  1 drivers
v0x642b3d8ebf60_0 .net "Zero", 0 0, L_0x642b3d910520;  alias, 1 drivers
v0x642b3d8ec020_0 .net *"_ivl_1", 0 0, L_0x642b3d90e200;  1 drivers
v0x642b3d8ec100_0 .net *"_ivl_10", 31 0, L_0x642b3d90e7b0;  1 drivers
L_0x76a73eb86768 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8ec1e0_0 .net *"_ivl_13", 30 0, L_0x76a73eb86768;  1 drivers
v0x642b3d8ec2c0_0 .net *"_ivl_17", 0 0, L_0x642b3d90ea20;  1 drivers
v0x642b3d8ec3a0_0 .net *"_ivl_19", 0 0, L_0x642b3d90eac0;  1 drivers
v0x642b3d8ec480_0 .net *"_ivl_2", 31 0, L_0x642b3d90e2a0;  1 drivers
v0x642b3d8ec560_0 .net *"_ivl_21", 0 0, L_0x642b3d90ebb0;  1 drivers
v0x642b3d8ec640_0 .net *"_ivl_22", 0 0, L_0x642b3d90e540;  1 drivers
v0x642b3d8ec720_0 .net *"_ivl_24", 0 0, L_0x642b3d90ed30;  1 drivers
v0x642b3d8ec800_0 .net *"_ivl_27", 0 0, L_0x642b3d90edf0;  1 drivers
v0x642b3d8ec8e0_0 .net *"_ivl_29", 0 0, L_0x642b3d90ef80;  1 drivers
v0x642b3d8ec9c0_0 .net *"_ivl_30", 0 0, L_0x642b3d90f020;  1 drivers
v0x642b3d8ecaa0_0 .net *"_ivl_32", 0 0, L_0x642b3d90f110;  1 drivers
v0x642b3d8ecb80_0 .net *"_ivl_35", 0 0, L_0x642b3d90f220;  1 drivers
v0x642b3d8ecc60_0 .net *"_ivl_37", 0 0, L_0x642b3d90f330;  1 drivers
v0x642b3d8ecd40_0 .net *"_ivl_38", 0 0, L_0x642b3d90f3d0;  1 drivers
v0x642b3d8ece20_0 .net *"_ivl_41", 0 0, L_0x642b3d90f520;  1 drivers
v0x642b3d8ecf00_0 .net *"_ivl_43", 0 0, L_0x642b3d90f640;  1 drivers
v0x642b3d8ecfe0_0 .net *"_ivl_44", 0 0, L_0x642b3d90f2c0;  1 drivers
v0x642b3d8ed0c0_0 .net *"_ivl_46", 0 0, L_0x642b3d90f780;  1 drivers
v0x642b3d8ed1a0_0 .net *"_ivl_48", 0 0, L_0x642b3d90f890;  1 drivers
v0x642b3d8ed280_0 .net *"_ivl_53", 0 0, L_0x642b3d90fbc0;  1 drivers
v0x642b3d8ed360_0 .net *"_ivl_55", 0 0, L_0x642b3d90fc60;  1 drivers
v0x642b3d8ed440_0 .net *"_ivl_56", 0 0, L_0x642b3d90fda0;  1 drivers
v0x642b3d8ed500_0 .net *"_ivl_58", 0 0, L_0x642b3d90ff10;  1 drivers
v0x642b3d8ed7d0_0 .net *"_ivl_6", 31 0, L_0x642b3d90e4a0;  1 drivers
v0x642b3d8ed8b0_0 .net *"_ivl_61", 0 0, L_0x642b3d9100c0;  1 drivers
L_0x76a73eb867b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8ed990_0 .net/2u *"_ivl_66", 31 0, L_0x76a73eb867b0;  1 drivers
v0x642b3d8eda70_0 .net *"_ivl_9", 0 0, L_0x642b3d90e650;  1 drivers
v0x642b3d8edb50_0 .net "slt", 0 0, L_0x642b3d90fd00;  1 drivers
v0x642b3d8edc10_0 .net "sltu", 0 0, L_0x642b3d9102b0;  1 drivers
v0x642b3d8edcd0_0 .net "temp", 31 0, L_0x642b3d90e360;  1 drivers
E_0x642b3d8eb870/0 .event anyedge, v0x642b3d8eaff0_0, v0x642b3d8ebdc0_0, v0x642b3d8ebbb0_0, v0x642b3d8ebc90_0;
E_0x642b3d8eb870/1 .event anyedge, v0x642b3d8edb50_0, v0x642b3d8edc10_0;
E_0x642b3d8eb870 .event/or E_0x642b3d8eb870/0, E_0x642b3d8eb870/1;
L_0x642b3d90e200 .part v0x642b3d8eaff0_0, 0, 1;
L_0x642b3d90e360 .functor MUXZ 32, L_0x642b3d910e90, L_0x642b3d90e2a0, L_0x642b3d90e200, C4<>;
L_0x642b3d90e4a0 .arith/sum 32, v0x642b3d8f4080_0, L_0x642b3d90e360;
L_0x642b3d90e650 .part v0x642b3d8eaff0_0, 0, 1;
L_0x642b3d90e7b0 .concat [ 1 31 0 0], L_0x642b3d90e650, L_0x76a73eb86768;
L_0x642b3d90e8a0 .arith/sum 32, L_0x642b3d90e4a0, L_0x642b3d90e7b0;
L_0x642b3d90ea20 .part v0x642b3d8eaff0_0, 0, 1;
L_0x642b3d90eac0 .part v0x642b3d8f4080_0, 31, 1;
L_0x642b3d90ebb0 .part L_0x642b3d910e90, 31, 1;
L_0x642b3d90edf0 .part v0x642b3d8f4080_0, 31, 1;
L_0x642b3d90ef80 .part L_0x642b3d90e8a0, 31, 1;
L_0x642b3d90f220 .part v0x642b3d8f4080_0, 31, 1;
L_0x642b3d90f330 .part L_0x642b3d910e90, 31, 1;
L_0x642b3d90f520 .part v0x642b3d8f4080_0, 31, 1;
L_0x642b3d90f640 .part L_0x642b3d90e8a0, 31, 1;
L_0x642b3d90f9a0 .functor MUXZ 1, L_0x642b3d90f890, L_0x642b3d90f110, L_0x642b3d90ea20, C4<>;
L_0x642b3d90fbc0 .part v0x642b3d8f4080_0, 31, 1;
L_0x642b3d90fc60 .part L_0x642b3d910e90, 31, 1;
L_0x642b3d90ff10 .cmp/gt 32, L_0x642b3d910e90, v0x642b3d8f4080_0;
L_0x642b3d9100c0 .part v0x642b3d8f4080_0, 31, 1;
L_0x642b3d90fd00 .functor MUXZ 1, L_0x642b3d9100c0, L_0x642b3d90ff10, L_0x642b3d90fda0, C4<>;
L_0x642b3d9102b0 .cmp/gt 32, L_0x642b3d910e90, v0x642b3d8f4080_0;
L_0x642b3d910520 .cmp/eq 32, v0x642b3d8ebac0_0, L_0x76a73eb867b0;
S_0x642b3d8ede50 .scope module, "dmem" "data_memory" 19 132, 9 1 0, S_0x642b3d8ea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
L_0x642b3d910950 .functor BUFZ 32, L_0x642b3d910770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x642b3d8ee0f0_0 .net "A", 31 0, v0x642b3d8f2d00_0;  1 drivers
v0x642b3d8ee1f0_0 .net "MemWrite", 0 0, v0x642b3d8f2f90_0;  1 drivers
v0x642b3d8ee2b0_0 .net "RD", 31 0, L_0x642b3d910950;  alias, 1 drivers
v0x642b3d8ee3a0_0 .net "WD", 31 0, v0x642b3d8f32c0_0;  1 drivers
v0x642b3d8ee480_0 .net *"_ivl_0", 31 0, L_0x642b3d910770;  1 drivers
v0x642b3d8ee5b0_0 .net *"_ivl_3", 29 0, L_0x642b3d910810;  1 drivers
v0x642b3d8ee690_0 .net "clk", 0 0, v0x642b3d8f6a20_0;  alias, 1 drivers
v0x642b3d8ee750_0 .var/i "i", 31 0;
v0x642b3d8ee830 .array "memory", 0 65535, 31 0;
E_0x642b3d8ee090 .event posedge, v0x642b3d8ee690_0;
L_0x642b3d910770 .array/port v0x642b3d8ee830, L_0x642b3d910810;
L_0x642b3d910810 .part v0x642b3d8f2d00_0, 2, 30;
S_0x642b3d8ee990 .scope module, "imem" "instruction_memory" 19 77, 10 1 0, S_0x642b3d8ea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x642b3d90d310 .functor BUFZ 32, L_0x642b3d90d150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x642b3d8eeb80_0 .net "A", 31 0, v0x642b3d8f08d0_0;  alias, 1 drivers
v0x642b3d8eec80_0 .net "RD", 31 0, L_0x642b3d90d310;  alias, 1 drivers
v0x642b3d8eed60_0 .net *"_ivl_0", 31 0, L_0x642b3d90d150;  1 drivers
v0x642b3d8eee20_0 .net *"_ivl_3", 29 0, L_0x642b3d90d220;  1 drivers
v0x642b3d8eef00_0 .var/i "i", 31 0;
v0x642b3d8ef030 .array "memory", 0 1023, 31 0;
L_0x642b3d90d150 .array/port v0x642b3d8ef030, L_0x642b3d90d220;
L_0x642b3d90d220 .part v0x642b3d8f08d0_0, 2, 30;
S_0x642b3d8ef150 .scope module, "immgen" "extend" 19 108, 11 1 0, S_0x642b3d8ea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
L_0x642b3d90dfe0 .functor BUFZ 32, v0x642b3d8ef550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x642b3d8ef450_0 .net "ImmExt", 31 0, L_0x642b3d90dfe0;  alias, 1 drivers
v0x642b3d8ef550_0 .var "ImmExtReg", 31 0;
v0x642b3d8ef630_0 .net "ImmSrc", 1 0, v0x642b3d8efe20_0;  alias, 1 drivers
v0x642b3d8ef6f0_0 .net "Instr", 31 7, L_0x642b3d90e0a0;  1 drivers
E_0x642b3d8ef3d0 .event anyedge, v0x642b3d8ef630_0, v0x642b3d8ef6f0_0;
S_0x642b3d8ef850 .scope module, "md" "main_decoder" 19 83, 6 1 0, S_0x642b3d8ea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v0x642b3d8efbc0_0 .var "ALUOp", 1 0;
v0x642b3d8efcc0_0 .var "ALUSrc", 0 0;
v0x642b3d8efd80_0 .var "Branch", 0 0;
v0x642b3d8efe20_0 .var "ImmSrc", 1 0;
v0x642b3d8eff10_0 .var "Jump", 0 0;
v0x642b3d8f0000_0 .var "MemWrite", 0 0;
v0x642b3d8f00c0_0 .var "RegWrite", 0 0;
v0x642b3d8f0180_0 .var "ResultSrc", 1 0;
v0x642b3d8f0260_0 .net "op", 6 0, L_0x642b3d90c5b0;  alias, 1 drivers
E_0x642b3d8efb60 .event anyedge, v0x642b3d8f0260_0;
S_0x642b3d8f04f0 .scope module, "pc_reg" "pc" 19 69, 12 1 0, S_0x642b3d8ea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCNext";
    .port_info 3 /OUTPUT 32 "PC";
v0x642b3d8f0700_0 .net "PC", 31 0, v0x642b3d8f08d0_0;  alias, 1 drivers
v0x642b3d8f0810_0 .net "PCNext", 31 0, L_0x642b3d910cd0;  alias, 1 drivers
v0x642b3d8f08d0_0 .var "PCReg", 31 0;
v0x642b3d8f09c0_0 .net "clk", 0 0, v0x642b3d8f6a20_0;  alias, 1 drivers
v0x642b3d8f0a90_0 .net "reset", 0 0, v0x642b3d8f6ac0_0;  alias, 1 drivers
E_0x642b3d8f0680 .event posedge, v0x642b3d8f0a90_0, v0x642b3d8ee690_0;
S_0x642b3d8f0c00 .scope module, "rf" "register_file" 19 95, 13 1 0, S_0x642b3d8ea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x642b3d8f1210_0 .net "A1", 4 0, L_0x642b3d90c6a0;  alias, 1 drivers
v0x642b3d8f1310_0 .net "A2", 4 0, L_0x642b3d90c7e0;  alias, 1 drivers
v0x642b3d8f13f0_0 .net "A3", 4 0, v0x642b3d8f5950_0;  1 drivers
v0x642b3d8f14b0_0 .net "RD1", 31 0, L_0x642b3d90d7c0;  alias, 1 drivers
v0x642b3d8f1590_0 .net "RD2", 31 0, L_0x642b3d90ddf0;  alias, 1 drivers
v0x642b3d8f16c0_0 .net "WD3", 31 0, L_0x642b3d90cfb0;  alias, 1 drivers
v0x642b3d8f17a0_0 .net "WE3", 0 0, v0x642b3d8f57c0_0;  1 drivers
v0x642b3d8f1860_0 .net *"_ivl_0", 31 0, L_0x642b3d90d3d0;  1 drivers
v0x642b3d8f1940_0 .net *"_ivl_10", 6 0, L_0x642b3d90d6a0;  1 drivers
L_0x76a73eb865b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f1ab0_0 .net *"_ivl_13", 1 0, L_0x76a73eb865b8;  1 drivers
L_0x76a73eb86600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f1b90_0 .net/2u *"_ivl_14", 31 0, L_0x76a73eb86600;  1 drivers
v0x642b3d8f1c70_0 .net *"_ivl_18", 31 0, L_0x642b3d90d9a0;  1 drivers
L_0x76a73eb86648 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f1d50_0 .net *"_ivl_21", 26 0, L_0x76a73eb86648;  1 drivers
L_0x76a73eb86690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f1e30_0 .net/2u *"_ivl_22", 31 0, L_0x76a73eb86690;  1 drivers
v0x642b3d8f1f10_0 .net *"_ivl_24", 0 0, L_0x642b3d90dad0;  1 drivers
v0x642b3d8f1fd0_0 .net *"_ivl_26", 31 0, L_0x642b3d90dc10;  1 drivers
v0x642b3d8f20b0_0 .net *"_ivl_28", 6 0, L_0x642b3d90dd00;  1 drivers
L_0x76a73eb86528 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f2190_0 .net *"_ivl_3", 26 0, L_0x76a73eb86528;  1 drivers
L_0x76a73eb866d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f2270_0 .net *"_ivl_31", 1 0, L_0x76a73eb866d8;  1 drivers
L_0x76a73eb86720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f2350_0 .net/2u *"_ivl_32", 31 0, L_0x76a73eb86720;  1 drivers
L_0x76a73eb86570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642b3d8f2430_0 .net/2u *"_ivl_4", 31 0, L_0x76a73eb86570;  1 drivers
v0x642b3d8f2510_0 .net *"_ivl_6", 0 0, L_0x642b3d90d4c0;  1 drivers
v0x642b3d8f25d0_0 .net *"_ivl_8", 31 0, L_0x642b3d90d600;  1 drivers
v0x642b3d8f26b0_0 .net "clk", 0 0, v0x642b3d8f6a20_0;  alias, 1 drivers
v0x642b3d8f2750 .array "registers", 0 31, 31 0;
v0x642b3d8f2810_0 .net "reset", 0 0, v0x642b3d8f6ac0_0;  alias, 1 drivers
L_0x642b3d90d3d0 .concat [ 5 27 0 0], L_0x642b3d90c6a0, L_0x76a73eb86528;
L_0x642b3d90d4c0 .cmp/ne 32, L_0x642b3d90d3d0, L_0x76a73eb86570;
L_0x642b3d90d600 .array/port v0x642b3d8f2750, L_0x642b3d90d6a0;
L_0x642b3d90d6a0 .concat [ 5 2 0 0], L_0x642b3d90c6a0, L_0x76a73eb865b8;
L_0x642b3d90d7c0 .functor MUXZ 32, L_0x76a73eb86600, L_0x642b3d90d600, L_0x642b3d90d4c0, C4<>;
L_0x642b3d90d9a0 .concat [ 5 27 0 0], L_0x642b3d90c7e0, L_0x76a73eb86648;
L_0x642b3d90dad0 .cmp/ne 32, L_0x642b3d90d9a0, L_0x76a73eb86690;
L_0x642b3d90dc10 .array/port v0x642b3d8f2750, L_0x642b3d90dd00;
L_0x642b3d90dd00 .concat [ 5 2 0 0], L_0x642b3d90c7e0, L_0x76a73eb866d8;
L_0x642b3d90ddf0 .functor MUXZ 32, L_0x76a73eb86720, L_0x642b3d90dc10, L_0x642b3d90dad0, C4<>;
S_0x642b3d8f0f10 .scope begin, "$unm_blk_31" "$unm_blk_31" 13 18, 13 18 0, S_0x642b3d8f0c00;
 .timescale 0 0;
v0x642b3d8f1110_0 .var/i "i", 31 0;
    .scope S_0x642b3d8dcba0;
T_0 ;
    %wait E_0x642b3d7c1c40;
    %load/vec4 v0x642b3d8dd590_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dd140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dd4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd070_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dcef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd220_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dd3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dd140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd330_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642b3d8dd4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd070_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dcef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd220_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd3f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642b3d8dd140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dcfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dd330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dd4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd070_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dcef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd220_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dd3f0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x642b3d8dd140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dd4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd070_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8dcef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd220_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd3f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8dd140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dd4b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dd070_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642b3d8dcef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd220_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dd3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dd140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8dd4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd070_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8dcef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd220_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dd3f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x642b3d8dd140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd330_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8dd4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8dd070_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x642b3d8dcef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8dd220_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x642b3d8dc3b0;
T_1 ;
    %wait E_0x642b3d7d6c50;
    %load/vec4 v0x642b3d8dc6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x642b3d8dc850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x642b3d8dc780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
T_1.13 ;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x642b3d8dc5a0_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x642b3d8e3ad0;
T_2 ;
    %wait E_0x642b3d8e3c60;
    %load/vec4 v0x642b3d8e4070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e3eb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x642b3d8e3df0_0;
    %assign/vec4 v0x642b3d8e3eb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x642b3d8e1f70;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642b3d8e24e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x642b3d8e24e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x642b3d8e24e0_0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %load/vec4 v0x642b3d8e24e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x642b3d8e24e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 10486419, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 787, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 915, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 66227299, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 241155, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 29557555, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 4424595, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 4294083219, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 4244639331, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %pushi/vec4 4194306787, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8e2610, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x642b3d8e2e30;
T_4 ;
    %wait E_0x642b3d8e3140;
    %load/vec4 v0x642b3d8e3840_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e36a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e3400_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e32a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e35e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e3760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e3360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e31a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e34f0_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e36a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e3400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e32a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e35e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642b3d8e3760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e3360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e31a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e34f0_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e36a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642b3d8e3400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e32a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e35e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e3760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e3360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e31a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e34f0_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e36a0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x642b3d8e3400_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e32a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e35e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e3760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e3360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8e31a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e34f0_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e36a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8e3400_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e32a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e35e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e3760_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e3360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642b3d8e31a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e34f0_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e36a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e3400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e32a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e35e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8e3760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e3360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8e31a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e34f0_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e36a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x642b3d8e3400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e32a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e35e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8e3760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e3360_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x642b3d8e31a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8e34f0_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x642b3d8e41e0;
T_5 ;
    %wait E_0x642b3d8e3c60;
    %load/vec4 v0x642b3d8e5df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x642b3d8e44f0;
    %jmp t_0;
    .scope S_0x642b3d8e44f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642b3d8e46f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x642b3d8e46f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x642b3d8e46f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642b3d8e5d30, 0, 4;
    %load/vec4 v0x642b3d8e46f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x642b3d8e46f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x642b3d8e41e0;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x642b3d8e4d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x642b3d8e49d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x642b3d8e4ca0_0;
    %load/vec4 v0x642b3d8e49d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642b3d8e5d30, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x642b3d8e2730;
T_6 ;
    %wait E_0x642b3d8e29b0;
    %load/vec4 v0x642b3d8e2c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x642b3d8e2b30_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x642b3d8e2b30_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x642b3d8e2b30_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e2b30_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8e2cd0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8e2b30_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x642b3d8de4b0;
T_7 ;
    %wait E_0x642b3d8c9130;
    %load/vec4 v0x642b3d8de7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x642b3d8de980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x642b3d8de8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
T_7.13 ;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x642b3d8de6d0_0, 0, 4;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x642b3d8decd0;
T_8 ;
    %wait E_0x642b3d8deed0;
    %load/vec4 v0x642b3d8def50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.0 ;
    %load/vec4 v0x642b3d8df420_0;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.1 ;
    %load/vec4 v0x642b3d8df420_0;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.2 ;
    %load/vec4 v0x642b3d8df210_0;
    %load/vec4 v0x642b3d8df2f0_0;
    %and;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.3 ;
    %load/vec4 v0x642b3d8df210_0;
    %load/vec4 v0x642b3d8df2f0_0;
    %or;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.4 ;
    %load/vec4 v0x642b3d8df210_0;
    %load/vec4 v0x642b3d8df2f0_0;
    %xor;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x642b3d8e11b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x642b3d8e1270_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.7 ;
    %load/vec4 v0x642b3d8df210_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.8 ;
    %load/vec4 v0x642b3d8df210_0;
    %load/vec4 v0x642b3d8df2f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.9 ;
    %load/vec4 v0x642b3d8df2f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.10 ;
    %load/vec4 v0x642b3d8df210_0;
    %ix/getv 4, v0x642b3d8df2f0_0;
    %shiftl 4;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.11 ;
    %load/vec4 v0x642b3d8df210_0;
    %ix/getv 4, v0x642b3d8df2f0_0;
    %shiftr 4;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v0x642b3d8df210_0;
    %ix/getv 4, v0x642b3d8df2f0_0;
    %shiftr 4;
    %assign/vec4 v0x642b3d8df120_0, 0;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x642b3d8e14b0;
T_9 ;
    %wait E_0x642b3d8e1670;
    %load/vec4 v0x642b3d8e17d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x642b3d8e1980_0;
    %load/vec4 v0x642b3d8e16d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642b3d8e1e10, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x642b3d8e14b0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642b3d8e1d30_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x642b3d8e1d30_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x642b3d8e1d30_0;
    %store/vec4a v0x642b3d8e1e10, 4, 0;
    %load/vec4 v0x642b3d8e1d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x642b3d8e1d30_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x642b3d86b680;
T_11 ;
    %wait E_0x642b3d8e3c60;
    %load/vec4 v0x642b3d8e9390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e84d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e8410_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x642b3d8e8b90_0;
    %assign/vec4 v0x642b3d8e84d0_0, 0;
    %load/vec4 v0x642b3d8e85b0_0;
    %assign/vec4 v0x642b3d8e8410_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x642b3d86b680;
T_12 ;
    %wait E_0x642b3d8e3c60;
    %load/vec4 v0x642b3d8e9390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e7110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e7390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e7480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e6fb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8e77a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8e7880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8e7700_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x642b3d8e7540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8e7630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8e6e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8e7050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8e71f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8e6f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642b3d8e6da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642b3d8e72b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x642b3d8e84d0_0;
    %assign/vec4 v0x642b3d8e7110_0, 0;
    %load/vec4 v0x642b3d8e8e00_0;
    %assign/vec4 v0x642b3d8e7390_0, 0;
    %load/vec4 v0x642b3d8e8ef0_0;
    %assign/vec4 v0x642b3d8e7480_0, 0;
    %load/vec4 v0x642b3d8e7960_0;
    %assign/vec4 v0x642b3d8e6fb0_0, 0;
    %load/vec4 v0x642b3d8e8250_0;
    %assign/vec4 v0x642b3d8e77a0_0, 0;
    %load/vec4 v0x642b3d8e8340_0;
    %assign/vec4 v0x642b3d8e7880_0, 0;
    %load/vec4 v0x642b3d8e8190_0;
    %assign/vec4 v0x642b3d8e7700_0, 0;
    %load/vec4 v0x642b3d8e7f40_0;
    %assign/vec4 v0x642b3d8e7540_0, 0;
    %load/vec4 v0x642b3d8e7fe0_0;
    %assign/vec4 v0x642b3d8e7630_0, 0;
    %load/vec4 v0x642b3d8e6c00_0;
    %assign/vec4 v0x642b3d8e6e70_0, 0;
    %load/vec4 v0x642b3d8e7d00_0;
    %assign/vec4 v0x642b3d8e7050_0, 0;
    %load/vec4 v0x642b3d8e7da0_0;
    %assign/vec4 v0x642b3d8e71f0_0, 0;
    %load/vec4 v0x642b3d8e6cd0_0;
    %assign/vec4 v0x642b3d8e6f10_0, 0;
    %load/vec4 v0x642b3d8e6b30_0;
    %assign/vec4 v0x642b3d8e6da0_0, 0;
    %load/vec4 v0x642b3d8e7e70_0;
    %assign/vec4 v0x642b3d8e72b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x642b3d86b680;
T_13 ;
    %wait E_0x642b3d8e3c60;
    %load/vec4 v0x642b3d8e9390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e62e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e67c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8e68b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8e6570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8e6640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642b3d8e66e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8e63f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e6490_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x642b3d8e60c0_0;
    %assign/vec4 v0x642b3d8e62e0_0, 0;
    %load/vec4 v0x642b3d8e7480_0;
    %assign/vec4 v0x642b3d8e67c0_0, 0;
    %load/vec4 v0x642b3d8e7700_0;
    %assign/vec4 v0x642b3d8e68b0_0, 0;
    %load/vec4 v0x642b3d8e7050_0;
    %assign/vec4 v0x642b3d8e6570_0, 0;
    %load/vec4 v0x642b3d8e71f0_0;
    %assign/vec4 v0x642b3d8e6640_0, 0;
    %load/vec4 v0x642b3d8e72b0_0;
    %assign/vec4 v0x642b3d8e66e0_0, 0;
    %load/vec4 v0x642b3d8e6180_0;
    %assign/vec4 v0x642b3d8e63f0_0, 0;
    %load/vec4 v0x642b3d8e6220_0;
    %assign/vec4 v0x642b3d8e6490_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x642b3d86b680;
T_14 ;
    %wait E_0x642b3d8e3c60;
    %load/vec4 v0x642b3d8e9390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e8830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e8770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8e8aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8e8910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642b3d8e89e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x642b3d8e86a0_0;
    %assign/vec4 v0x642b3d8e8830_0, 0;
    %load/vec4 v0x642b3d8e62e0_0;
    %assign/vec4 v0x642b3d8e8770_0, 0;
    %load/vec4 v0x642b3d8e68b0_0;
    %assign/vec4 v0x642b3d8e8aa0_0, 0;
    %load/vec4 v0x642b3d8e6640_0;
    %assign/vec4 v0x642b3d8e8910_0, 0;
    %load/vec4 v0x642b3d8e66e0_0;
    %assign/vec4 v0x642b3d8e89e0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x642b3d86b680;
T_15 ;
    %wait E_0x642b3d8c90f0;
    %load/vec4 v0x642b3d8e8910_0;
    %store/vec4 v0x642b3d8e8910_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x642b3d89b690;
T_16 ;
    %wait E_0x642b3d8e9bd0;
    %load/vec4 v0x642b3d8e9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8e9df0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x642b3d8e9d10_0;
    %assign/vec4 v0x642b3d8e9df0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x642b3d8f04f0;
T_17 ;
    %wait E_0x642b3d8f0680;
    %load/vec4 v0x642b3d8f0a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f08d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x642b3d8f0810_0;
    %assign/vec4 v0x642b3d8f08d0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x642b3d8ee990;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642b3d8eef00_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x642b3d8eef00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x642b3d8eef00_0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %load/vec4 v0x642b3d8eef00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x642b3d8eef00_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 10486419, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 787, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 915, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 66227299, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 241155, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 29557555, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 4424595, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 4294083219, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 4244639331, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %pushi/vec4 4194306787, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ef030, 4, 0;
    %end;
    .thread T_18;
    .scope S_0x642b3d8ef850;
T_19 ;
    %wait E_0x642b3d8efb60;
    %load/vec4 v0x642b3d8f0260_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f00c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8efe20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8efcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f0000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8f0180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8efd80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8efbc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8eff10_0, 0, 1;
    %jmp T_19.7;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8f00c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8efe20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8efcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f0000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642b3d8f0180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8efd80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8efbc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8eff10_0, 0, 1;
    %jmp T_19.7;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f00c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642b3d8efe20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8efcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8f0000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8f0180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8efd80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8efbc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8eff10_0, 0, 1;
    %jmp T_19.7;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8f00c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x642b3d8efe20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8efcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f0000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8f0180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8efd80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8efbc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8eff10_0, 0, 1;
    %jmp T_19.7;
T_19.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f00c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8efe20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8efcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f0000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8f0180_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8efd80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642b3d8efbc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8eff10_0, 0, 1;
    %jmp T_19.7;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8f00c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8efe20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8efcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f0000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642b3d8f0180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8efd80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8efbc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8eff10_0, 0, 1;
    %jmp T_19.7;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8f00c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x642b3d8efe20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8efcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f0000_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642b3d8f0180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8efd80_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x642b3d8efbc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8eff10_0, 0, 1;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x642b3d8f0c00;
T_20 ;
    %wait E_0x642b3d8f0680;
    %load/vec4 v0x642b3d8f2810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %fork t_3, S_0x642b3d8f0f10;
    %jmp t_2;
    .scope S_0x642b3d8f0f10;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642b3d8f1110_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x642b3d8f1110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x642b3d8f1110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642b3d8f2750, 0, 4;
    %load/vec4 v0x642b3d8f1110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x642b3d8f1110_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %end;
    .scope S_0x642b3d8f0c00;
t_2 %join;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x642b3d8f17a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.6, 9;
    %load/vec4 v0x642b3d8f13f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x642b3d8f16c0_0;
    %load/vec4 v0x642b3d8f13f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642b3d8f2750, 0, 4;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x642b3d8ef150;
T_21 ;
    %wait E_0x642b3d8ef3d0;
    %load/vec4 v0x642b3d8ef630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x642b3d8ef550_0, 0, 32;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x642b3d8ef550_0, 0, 32;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x642b3d8ef550_0, 0, 32;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8ef550_0, 0, 32;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642b3d8ef6f0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8ef550_0, 0, 32;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x642b3d8ead40;
T_22 ;
    %wait E_0x642b3d8eaf70;
    %load/vec4 v0x642b3d8eb0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x642b3d8eb2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
    %jmp T_22.11;
T_22.5 ;
    %load/vec4 v0x642b3d8eb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
    %jmp T_22.13;
T_22.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
T_22.13 ;
    %jmp T_22.11;
T_22.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
    %jmp T_22.11;
T_22.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
    %jmp T_22.11;
T_22.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x642b3d8eaff0_0, 0, 4;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x642b3d8eb5f0;
T_23 ;
    %wait E_0x642b3d8eb870;
    %load/vec4 v0x642b3d8eb8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.0 ;
    %load/vec4 v0x642b3d8ebdc0_0;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.1 ;
    %load/vec4 v0x642b3d8ebdc0_0;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.2 ;
    %load/vec4 v0x642b3d8ebbb0_0;
    %load/vec4 v0x642b3d8ebc90_0;
    %and;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.3 ;
    %load/vec4 v0x642b3d8ebbb0_0;
    %load/vec4 v0x642b3d8ebc90_0;
    %or;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.4 ;
    %load/vec4 v0x642b3d8ebbb0_0;
    %load/vec4 v0x642b3d8ebc90_0;
    %xor;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x642b3d8edb50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x642b3d8edc10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.7 ;
    %load/vec4 v0x642b3d8ebbb0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.8 ;
    %load/vec4 v0x642b3d8ebbb0_0;
    %load/vec4 v0x642b3d8ebc90_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.9 ;
    %load/vec4 v0x642b3d8ebc90_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.10 ;
    %load/vec4 v0x642b3d8ebbb0_0;
    %ix/getv 4, v0x642b3d8ebc90_0;
    %shiftl 4;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.11 ;
    %load/vec4 v0x642b3d8ebbb0_0;
    %ix/getv 4, v0x642b3d8ebc90_0;
    %shiftr 4;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.12 ;
    %load/vec4 v0x642b3d8ebbb0_0;
    %ix/getv 4, v0x642b3d8ebc90_0;
    %shiftr 4;
    %assign/vec4 v0x642b3d8ebac0_0, 0;
    %jmp T_23.14;
T_23.14 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x642b3d8ede50;
T_24 ;
    %wait E_0x642b3d8ee090;
    %load/vec4 v0x642b3d8ee1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x642b3d8ee3a0_0;
    %load/vec4 v0x642b3d8ee0f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642b3d8ee830, 0, 4;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x642b3d8ede50;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642b3d8ee750_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x642b3d8ee750_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x642b3d8ee750_0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %load/vec4 v0x642b3d8ee750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x642b3d8ee750_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0x642b3d8ea8c0;
T_26 ;
    %wait E_0x642b3d8f0680;
    %load/vec4 v0x642b3d8f68d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f51c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f5100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f52a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x642b3d8f5a40_0;
    %assign/vec4 v0x642b3d8f51c0_0, 0;
    %load/vec4 v0x642b3d8f5380_0;
    %assign/vec4 v0x642b3d8f5100_0, 0;
    %load/vec4 v0x642b3d8f5bf0_0;
    %assign/vec4 v0x642b3d8f52a0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x642b3d8ea8c0;
T_27 ;
    %wait E_0x642b3d8f0680;
    %load/vec4 v0x642b3d8f68d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f3d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f4080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f4170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f3bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f3e00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8f4490_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8f4780_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8f43f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x642b3d8f4230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8f4320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8f3a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8f3c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8f3ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8f3b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642b3d8f39b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642b3d8f3fa0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x642b3d8f51c0_0;
    %assign/vec4 v0x642b3d8f3d20_0, 0;
    %load/vec4 v0x642b3d8f52a0_0;
    %assign/vec4 v0x642b3d8f3e00_0, 0;
    %load/vec4 v0x642b3d8f5cb0_0;
    %assign/vec4 v0x642b3d8f4080_0, 0;
    %load/vec4 v0x642b3d8f5da0_0;
    %assign/vec4 v0x642b3d8f4170_0, 0;
    %load/vec4 v0x642b3d8f4860_0;
    %assign/vec4 v0x642b3d8f3bc0_0, 0;
    %load/vec4 v0x642b3d8f4f40_0;
    %assign/vec4 v0x642b3d8f4490_0, 0;
    %load/vec4 v0x642b3d8f5030_0;
    %assign/vec4 v0x642b3d8f4780_0, 0;
    %load/vec4 v0x642b3d8f4e80_0;
    %assign/vec4 v0x642b3d8f43f0_0, 0;
    %load/vec4 v0x642b3d8f4c30_0;
    %assign/vec4 v0x642b3d8f4230_0, 0;
    %load/vec4 v0x642b3d8f4cd0_0;
    %assign/vec4 v0x642b3d8f4320_0, 0;
    %load/vec4 v0x642b3d8f3700_0;
    %assign/vec4 v0x642b3d8f3a80_0, 0;
    %load/vec4 v0x642b3d8f49f0_0;
    %assign/vec4 v0x642b3d8f3c60_0, 0;
    %load/vec4 v0x642b3d8f4a90_0;
    %assign/vec4 v0x642b3d8f3ee0_0, 0;
    %load/vec4 v0x642b3d8f38e0_0;
    %assign/vec4 v0x642b3d8f3b20_0, 0;
    %load/vec4 v0x642b3d8f3630_0;
    %assign/vec4 v0x642b3d8f39b0_0, 0;
    %load/vec4 v0x642b3d8f4b60_0;
    %assign/vec4 v0x642b3d8f3fa0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x642b3d8ea8c0;
T_28 ;
    %wait E_0x642b3d8f0680;
    %load/vec4 v0x642b3d8f68d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f2d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f32c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8f33b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8f2f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8f3120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642b3d8f31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8f2e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f2eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f3060_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x642b3d8f2ae0_0;
    %assign/vec4 v0x642b3d8f2d00_0, 0;
    %load/vec4 v0x642b3d8f4170_0;
    %assign/vec4 v0x642b3d8f32c0_0, 0;
    %load/vec4 v0x642b3d8f43f0_0;
    %assign/vec4 v0x642b3d8f33b0_0, 0;
    %load/vec4 v0x642b3d8f3c60_0;
    %assign/vec4 v0x642b3d8f2f90_0, 0;
    %load/vec4 v0x642b3d8f3ee0_0;
    %assign/vec4 v0x642b3d8f3120_0, 0;
    %load/vec4 v0x642b3d8f3fa0_0;
    %assign/vec4 v0x642b3d8f31e0_0, 0;
    %load/vec4 v0x642b3d8f2ba0_0;
    %assign/vec4 v0x642b3d8f2e10_0, 0;
    %load/vec4 v0x642b3d8f2c40_0;
    %assign/vec4 v0x642b3d8f2eb0_0, 0;
    %load/vec4 v0x642b3d8f3e00_0;
    %assign/vec4 v0x642b3d8f3060_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x642b3d8ea8c0;
T_29 ;
    %wait E_0x642b3d8f0680;
    %load/vec4 v0x642b3d8f68d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f56e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f5540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x642b3d8f5950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642b3d8f57c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x642b3d8f5890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642b3d8f5600_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x642b3d8f5470_0;
    %assign/vec4 v0x642b3d8f56e0_0, 0;
    %load/vec4 v0x642b3d8f2d00_0;
    %assign/vec4 v0x642b3d8f5540_0, 0;
    %load/vec4 v0x642b3d8f33b0_0;
    %assign/vec4 v0x642b3d8f5950_0, 0;
    %load/vec4 v0x642b3d8f3120_0;
    %assign/vec4 v0x642b3d8f57c0_0, 0;
    %load/vec4 v0x642b3d8f31e0_0;
    %assign/vec4 v0x642b3d8f5890_0, 0;
    %load/vec4 v0x642b3d8f3060_0;
    %assign/vec4 v0x642b3d8f5600_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x642b3d8c0820;
T_30 ;
    %wait E_0x642b3d8ea840;
    %load/vec4 v0x642b3d8f6ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %vpi_call/w 18 17 "$display", "| %5dns | h%8h | h%8h | h%8h | h%8h |  %2d   | h%8h |   %1b   |      %1b      |", $time, v0x642b3d8f51c0_0, v0x642b3d8f5100_0, v0x642b3d8f2d00_0, v0x642b3d8f5470_0, v0x642b3d8f5950_0, v0x642b3d8f5e70_0, v0x642b3d8f57c0_0, v0x642b3d8f2e10_0 {0 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x642b3d8c0820;
T_31 ;
    %vpi_call/w 18 35 "$dumpfile", "single_cycle_cpu_tb.vcd" {0 0 0};
    %vpi_call/w 18 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x642b3d8ea8c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f6a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642b3d8f6ac0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642b3d8f6ac0_0, 0, 1;
    %vpi_call/w 18 46 "$display", "Inicializando Data Memory (dmem)..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x642b3d8ee830, 4, 0;
    %vpi_call/w 18 60 "$display", "Iniciando teste da microarquitetura RISC-V Pipeline..." {0 0 0};
    %vpi_call/w 18 61 "$display", "-----------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 18 62 "$display", "| Tempo |   PC (ID)  |  Instr (ID) | ALURes(MEM) | MemData(MEM)| WB_rd | WB_Data  | WB_WE | BrTaken(MEM)|" {0 0 0};
    %vpi_call/w 18 63 "$display", "-----------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %delay 500, 0;
    %vpi_call/w 18 67 "$display", "-----------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 18 68 "$display", "Encerrando teste da microarquitetura RISC..." {0 0 0};
    %vpi_call/w 18 69 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x642b3d8c0820;
T_32 ;
    %delay 5, 0;
    %load/vec4 v0x642b3d8f6a20_0;
    %inv;
    %store/vec4 v0x642b3d8f6a20_0, 0, 1;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "src/modules/adder.v";
    "src/modules/control_unit.v";
    "src/modules/alu_decoder.v";
    "src/modules/main_decoder.v";
    "src/modules/full_pipeline.v";
    "src/modules/alu.v";
    "src/modules/data_memory.v";
    "src/modules/instruction_memory.v";
    "src/modules/extend.v";
    "src/modules/pc.v";
    "src/modules/register_file.v";
    "src/modules/mux.v";
    "src/modules/pc_plus4.v";
    "src/modules/register.v";
    "src/modules/result_mux.v";
    "single_cycle_cpu_tb.v";
    "src/modules/single_cycle_cpu.v";
