INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
0.0449219 0.37207 0.0888672 0.0595703 0.101563 0.0722656 0.0615234 0.0898438 0.0498047 0.0634766 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 70 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/softmax_invert_tacud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_invert_tacud_rom
INFO: [VRFC 10-311] analyzing module softmax_invert_tacud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_9_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_9_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/hard_tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hard_tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/fifo_w16_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_21_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_21_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/lstm_tail_02.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tail_02
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_26_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_26_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_13_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_13_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_14_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_14_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_8_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_8_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/Loop_LSTM_TS_proc234.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_LSTM_TS_proc234
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/dense_simple_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_simple_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/dense_simple_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_simple_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_15_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_15_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_12_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_12_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/Block_preheader139_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_preheader139_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_27_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_27_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_20_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_20_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/dense_simple_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_simple_0_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_18_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_18_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_11_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_11_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_16_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_16_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_23_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_23_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_24_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_24_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/softmax_exp_table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_exp_table2_rom
INFO: [VRFC 10-311] analyzing module softmax_exp_table2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_25_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_25_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_22_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_22_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_17_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_17_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_10_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_10_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_19_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_19_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/Block_preheader_i_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_preheader_i_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/hard_tanh_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hard_tanh_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/sigmoid_sigmoid_tbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_sigmoid_tbkb_rom
INFO: [VRFC 10-311] analyzing module sigmoid_sigmoid_tbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/AESL_automem_input_1_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_1_3_V
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_preheader139_s
Compiling module xil_defaultlib.dense_simple_0_0_0_0
Compiling module xil_defaultlib.dense_simple_0_0
Compiling module xil_defaultlib.sigmoid_sigmoid_tbkb_rom
Compiling module xil_defaultlib.sigmoid_sigmoid_tbkb(DataWidth=1...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.hard_tanh
Compiling module xil_defaultlib.lstm_tail_02
Compiling module xil_defaultlib.hard_tanh_1
Compiling module xil_defaultlib.Loop_LSTM_TS_proc234
Compiling module xil_defaultlib.Block_preheader_i_0
Compiling module xil_defaultlib.dense_simple_0_0_1
Compiling module xil_defaultlib.softmax_exp_table2_rom
Compiling module xil_defaultlib.softmax_exp_table2(DataWidth=18,...
Compiling module xil_defaultlib.softmax_invert_tacud_rom
Compiling module xil_defaultlib.softmax_invert_tacud(DataWidth=1...
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d2_A
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.AESL_automem_input_1_0_V
Compiling module xil_defaultlib.AESL_automem_input_1_1_V
Compiling module xil_defaultlib.AESL_automem_input_1_2_V
Compiling module xil_defaultlib.AESL_automem_input_1_3_V
Compiling module xil_defaultlib.AESL_automem_input_1_4_V
Compiling module xil_defaultlib.AESL_automem_input_1_5_V
Compiling module xil_defaultlib.AESL_automem_input_1_6_V
Compiling module xil_defaultlib.AESL_automem_input_1_7_V
Compiling module xil_defaultlib.AESL_automem_input_1_8_V
Compiling module xil_defaultlib.AESL_automem_input_1_9_V
Compiling module xil_defaultlib.AESL_automem_input_1_10_V
Compiling module xil_defaultlib.AESL_automem_input_1_11_V
Compiling module xil_defaultlib.AESL_automem_input_1_12_V
Compiling module xil_defaultlib.AESL_automem_input_1_13_V
Compiling module xil_defaultlib.AESL_automem_input_1_14_V
Compiling module xil_defaultlib.AESL_automem_input_1_15_V
Compiling module xil_defaultlib.AESL_automem_input_1_16_V
Compiling module xil_defaultlib.AESL_automem_input_1_17_V
Compiling module xil_defaultlib.AESL_automem_input_1_18_V
Compiling module xil_defaultlib.AESL_automem_input_1_19_V
Compiling module xil_defaultlib.AESL_automem_input_1_20_V
Compiling module xil_defaultlib.AESL_automem_input_1_21_V
Compiling module xil_defaultlib.AESL_automem_input_1_22_V
Compiling module xil_defaultlib.AESL_automem_input_1_23_V
Compiling module xil_defaultlib.AESL_automem_input_1_24_V
Compiling module xil_defaultlib.AESL_automem_input_1_25_V
Compiling module xil_defaultlib.AESL_automem_input_1_26_V
Compiling module xil_defaultlib.AESL_automem_input_1_27_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 24 23:44:41 2021. For additional details about this file, please refer to the WebTalk help file at /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 24 23:44:41 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer5_out_group [add_wave_group layer5_out(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_9_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_8_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_7_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_6_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_5_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_4_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_3_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_2_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_1_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_0_V_ap_vld -into $layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_9_V -into $layer5_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_8_V -into $layer5_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_7_V -into $layer5_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_6_V -into $layer5_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_5_V -into $layer5_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_4_V -into $layer5_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_3_V -into $layer5_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_2_V -into $layer5_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_1_V -into $layer5_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer5_out_0_V -into $layer5_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_1_group [add_wave_group input_1(memory) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_27_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_26_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_25_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_24_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_23_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_22_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_21_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_20_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_19_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_18_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_17_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_16_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_15_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_14_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_13_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_12_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_11_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_10_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_9_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_8_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_7_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_6_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_5_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_4_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_address0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_we1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_q1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_d1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_ce1 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_address1 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_we0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_q0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_d0 -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_ce0 -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_address0 -into $input_1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_10_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_11_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_12_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_13_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_14_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_15_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_16_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_17_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_18_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_19_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_20_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_21_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_22_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_23_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_24_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_25_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_26_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_27_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer5_out_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer5_out_group [add_wave_group layer5_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer5_out_9_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_8_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_7_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_6_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_5_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_4_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_3_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_2_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_1_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_0_V_ap_vld -into $tb_layer5_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer5_out_9_V -into $tb_layer5_out_group -radix hex
## add_wave /apatb_myproject_top/layer5_out_8_V -into $tb_layer5_out_group -radix hex
## add_wave /apatb_myproject_top/layer5_out_7_V -into $tb_layer5_out_group -radix hex
## add_wave /apatb_myproject_top/layer5_out_6_V -into $tb_layer5_out_group -radix hex
## add_wave /apatb_myproject_top/layer5_out_5_V -into $tb_layer5_out_group -radix hex
## add_wave /apatb_myproject_top/layer5_out_4_V -into $tb_layer5_out_group -radix hex
## add_wave /apatb_myproject_top/layer5_out_3_V -into $tb_layer5_out_group -radix hex
## add_wave /apatb_myproject_top/layer5_out_2_V -into $tb_layer5_out_group -radix hex
## add_wave /apatb_myproject_top/layer5_out_1_V -into $tb_layer5_out_group -radix hex
## add_wave /apatb_myproject_top/layer5_out_0_V -into $tb_layer5_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_1_group [add_wave_group input_1(memory) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1_27_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_27_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_27_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_27_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_27_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_27_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_27_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_27_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_27_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_27_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_26_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_25_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_24_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_23_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_22_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_21_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_20_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_19_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_18_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_17_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_16_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_15_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_14_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_13_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_12_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_11_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_10_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_9_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_8_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_7_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_6_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_5_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_4_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_address0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_we1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_q1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_d1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_ce1 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_address1 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_we0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_q0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_d0 -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_ce0 -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_address0 -into $tb_input_1_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "1748000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1767500 ps : File "/mnt/ccnas2/bdp/umm20/lstm-hls4ml/new-template-test/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 2712
## quit
INFO: [Common 17-206] Exiting xsim at Sat Apr 24 23:44:59 2021...
INFO: Unable to open input/predictions file, using default input.
0.0449219 0.37207 0.0888672 0.0595703 0.101563 0.0722656 0.0615234 0.0898438 0.0498047 0.0634766 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
