// Seed: 4221253914
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input supply0 id_3,
    input supply0 id_4
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wand id_8,
    input tri0 id_9,
    output logic id_10,
    input uwire id_11
);
  wor  id_13 = id_5;
  wire id_14;
  initial begin
    id_10 <= 1'b0;
  end
  module_0(
      id_6, id_13, id_6, id_9, id_5
  );
endmodule
