#Build: Synplify Pro (R) Q-2020.03G-Beta1, Build 136R, May 11 2020
#install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: EYE-02

# Mon Sep 28 15:05:34 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v" (library work)
@I:"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\frame_buffer\vfb_defines.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\key_debounceN.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\gowin_pll\pix_pll.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\testpattern.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\i2c_master\i2c_master.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v" (library work)
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":277:9:277:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":298:9:298:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":299:9:299:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":162:9:162:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":185:9:185:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":208:9:208:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":231:9:231:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":254:9:254:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":277:9:277:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":300:9:300:46|Duplicate defparam TXCLK_POL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":160:9:160:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":183:9:183:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":206:9:206:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":229:9:229:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":252:9:252:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":275:9:275:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":298:9:298:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":321:9:321:40|Duplicate defparam HWL found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":161:9:161:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":184:9:184:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":207:9:207:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":230:9:230:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":253:9:253:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":276:9:276:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":299:9:299:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.
@W: CG1347 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":322:9:322:48|Duplicate defparam TCLK_SOURCE found ! Previously declared here.

Only the first 100 messages of id 'CG1347' are reported. To see all messages use 'report_messages -log J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CG1347' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1347} -count unlimited' in the Tcl shell.
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\frame_buffer\vfb_top.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\syn_code\syn_gen.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Controller.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\frame_buffer\fifo\fifo_dma_read_128_16.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\frame_buffer\fifo\fifo_dma_write_16_128.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\pll_8bit_2lane.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\fifo_top\fifo16b_8b.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\raw8_lane2.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\bayer_rgb.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\ram_line.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\shift_line.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\video_format_detect.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\frame_buffer\vfb_wrapper.vp" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\TMDS_PLL\TMDS_PLL.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\dvi_tx_top\dvi_tx_defines.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\dvi_tx_top\dvi_tx_top.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v" (library work)
Verilog syntax check successful!
File J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v changed - recompiling
Selecting top level module video_top
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\key_debounceN.v":35:7:35:19|Synthesizing module key_debounceN in library work.

	DEBCNT1=32'b00000010111110101111000010000000
	DEBCNT2=32'b00001011111010111100001000000000
   Generated name = key_debounceN_50000000_200000000
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\key_debounceN.v":77:15:77:17|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\key_debounceN.v":92:22:92:31|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\key_debounceN.v":104:22:104:31|Removing redundant assignment.
Running optimization stage 1 on key_debounceN_50000000_200000000 .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\key_debounceN.v":35:7:35:19|Synthesizing module key_debounceN in library work.

	DEBCNT1=32'b00000010111110101111000010000000
	DEBCNT2=32'b00000101111101011110000100000000
   Generated name = key_debounceN_50000000_100000000
Running optimization stage 1 on key_debounceN_50000000_100000000 .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v":2339:7:2339:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\gowin_pll\pix_pll.v":8:7:8:13|Synthesizing module pix_pll in library work.
Running optimization stage 1 on pix_pll .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":1:7:1:22|Synthesizing module OV5647_Registers in library work.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":49:20:49:27|Removing redundant assignment.
Running optimization stage 1 on OV5647_Registers .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":14:7:14:19|Synthesizing module I2C_Interface in library work.

	SID=8'b01101100
	id=8'b01101100
   Generated name = I2C_Interface_108_108
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":183:26:183:32|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":184:17:184:23|Removing redundant assignment.
Running optimization stage 1 on I2C_Interface_108_108 .......
@A: CL291 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":56:4:56:9|Register sioc_temp with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL254 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":44:4:44:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL169 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":44:4:44:9|Pruning unused register siod_temp_cl. Make sure that there are no unused intermediate registers.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Controller.v":1:7:1:23|Synthesizing module OV5647_Controller in library work.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Controller.v":38:13:38:15|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Controller.v":51:16:51:19|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Controller.v":62:16:62:21|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Controller.v":73:16:73:21|Removing redundant assignment.
Running optimization stage 1 on OV5647_Controller .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v":2406:7:2406:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v":360:7:360:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v":380:7:380:11|Synthesizing module IOBUF in library work.
Running optimization stage 1 on IOBUF .......
Running optimization stage 1 on TLVDS_IBUF .......
Running optimization stage 1 on LUT1 .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on DHCEN .......
Running optimization stage 1 on IDES8 .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~idesx4.DPHY_RX_TOP_  .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on \~word_aligner.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~word_aligner.DPHY_RX_TOP__1  .......
Running optimization stage 1 on DFFE .......
Running optimization stage 1 on RAM16SDP4 .......
Running optimization stage 1 on \~lane_align_FIFO.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~lane_align_FIFO.DPHY_RX_TOP__1  .......
Running optimization stage 1 on \~lane_aligner.DPHY_RX_TOP__2s  .......
Running optimization stage 1 on \~Aligner.DPHY_RX_TOP__2s_1s_1s  .......
Running optimization stage 1 on \~IO_Ctrl_RX.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~DPHY_RX.DPHY_RX_TOP_  .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v":5095:7:5095:17|Synthesizing module DPHY_RX_TOP in library work.
Running optimization stage 1 on DPHY_RX_TOP .......
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v":5272:6:5272:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":1:7:1:27|Synthesizing module control_capture_lane2 in library work.

	bus_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
	format=32'b01010010010000010101011100111000
   Generated name = control_capture_lane2_8s_2s_RAW8
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":62:9:62:11|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":113:14:113:21|Removing redundant assignment.
@W: CG133 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":19:19:19:23|Object error is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on control_capture_lane2_8s_2s_RAW8 .......
@W: CL271 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":122:0:122:5|Pruning unused bits 4 to 3 of q_lv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":91:0:91:5|Pruning unused bits 4 to 1 of q_fv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on DFFNP .......
Running optimization stage 1 on SDP .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on \~fifo.fifo16b_8b_  .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\fifo_top\fifo16b_8b.v":1612:7:1612:16|Synthesizing module fifo16b_8b in library work.
Running optimization stage 1 on fifo16b_8b .......
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\fifo_top\fifo16b_8b.v":1668:6:1668:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\raw8_lane2.v":2:7:2:16|Synthesizing module raw8_lane2 in library work.

	bus_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
   Generated name = raw8_lane2_8s_2s
@W: CS263 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\raw8_lane2.v":30:8:30:14|Port-width mismatch for port Q. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on raw8_lane2_8s_2s .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\pll_8bit_2lane.v":9:7:9:20|Synthesizing module pll_8bit_2lane in library work.
Running optimization stage 1 on pll_8bit_2lane .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v":1:7:1:14|Synthesizing module CSI2RAW8 in library work.
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v":110:21:110:21|Input line_length_detect on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v":111:14:111:14|Input line_length on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v":127:11:127:17|Port-width mismatch for port pixdata. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG133 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\CSI2RAW8.v":29:12:29:21|Object lp_out_dly is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CSI2RAW8 .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\video_format_detect.v":17:7:17:25|Synthesizing module video_format_detect in library work.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\video_format_detect.v":67:14:67:17|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\video_format_detect.v":77:17:77:23|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\video_format_detect.v":96:26:96:36|Removing redundant assignment.
Running optimization stage 1 on video_format_detect .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\ram_line.v":12:7:12:14|Synthesizing module ram_line in library work.

	ADDR_WIDTH=32'b00000000000000000000000000001011
	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = ram_line_11s_8s
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\ram_line.v":40:7:40:7|Removing redundant assignment.
Running optimization stage 1 on ram_line_11s_8s .......
@N: CL134 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\ram_line.v":29:0:29:5|Found RAM ram, depth=2048, width=8
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\shift_line.v":12:7:12:16|Synthesizing module shift_line in library work.

	ADDR_WIDTH=32'b00000000000000000000000000001011
	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = shift_line_11s_8s
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\shift_line.v":55:20:55:31|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\shift_line.v":65:21:65:33|Removing redundant assignment.
Running optimization stage 1 on shift_line_11s_8s .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\bayer_rgb.v":12:7:12:15|Synthesizing module bayer_rgb in library work.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\bayer_rgb.v":103:16:103:21|Removing redundant assignment.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\bayer_rgb.v":119:16:119:21|Removing redundant assignment.
Running optimization stage 1 on bayer_rgb .......
@W: CL271 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\bayer_rgb.v":141:0:141:5|Pruning unused bits 15 to 1 of dehcnt_d1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on \~fifo.fifo_dma_write_16_128_  .......
Running optimization stage 1 on fifo_dma_write_16_128 .......
Running optimization stage 1 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
Running optimization stage 1 on SDPX9 .......
Running optimization stage 1 on \~fifo.fifo_dma_read_128_16_  .......
Running optimization stage 1 on fifo_dma_read_128_16 .......
Running optimization stage 1 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
Running optimization stage 1 on dma_frame_ctrl_8388608_28s .......
Running optimization stage 1 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 1 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
Running optimization stage 1 on vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\frame_buffer\vfb_top.v":26:7:26:13|Synthesizing module vfb_top in library work.

	IMAGE_SIZE=28'b0000100000000000000000000000
	BURST_WRITE_LENGTH=32'b00000000000000000000010000000000
	BURST_READ_LENGTH=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000010000000
	DQ_WIDTH=32'b00000000000000000000000000010000
	VIDEO_WIDTH=32'b00000000000000000000000000010000
   Generated name = vfb_top_8388608_1024s_1024s_28s_128s_16s_16s
Running optimization stage 1 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 1 on ELVDS_IOBUF .......
Running optimization stage 1 on TBUF .......
Running optimization stage 1 on ELVDS_OBUF .......
Running optimization stage 1 on OBUF .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on DFFR .......
Running optimization stage 1 on OSER8_MEM .......
Running optimization stage 1 on IDES8_MEM .......
Running optimization stage 1 on DQS .......
Running optimization stage 1 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on DFFRE .......
Running optimization stage 1 on DFFSE .......
Running optimization stage 1 on SDPX9B .......
Running optimization stage 1 on \~OUT_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~IN_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on \~OUT_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on \~IN_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 1 on DFF .......
Running optimization stage 1 on DFFS .......
Running optimization stage 1 on OSER8 .......
Running optimization stage 1 on \~ddr_phy_cmd_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on RAM16SDP2 .......
Running optimization stage 1 on \~CMD_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_cmd_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~fifo_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on DL .......
Running optimization stage 1 on \~ddr_memmem_sync.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_wd.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_init.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~ddr_phy_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_cmd_buffer.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_bank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_timing_ctrl.DDR3_Memory_Interface_Top  .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on \~fifo_sc.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_wr_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_rd_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_rank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gwmc_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on \~gw3_phy_mc.DDR3_Memory_Interface_Top  .......
Running optimization stage 1 on DDR3_Memory_Interface_Top .......
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":30386:6:30386:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\syn_code\syn_gen.v":66:13:66:17|Removing redundant assignment.
Running optimization stage 1 on syn_gen .......
Running optimization stage 1 on TMDS_PLL .......
Running optimization stage 1 on TMDS8b10b .......
Running optimization stage 1 on OSER10 .......
Running optimization stage 1 on rgb2dvi .......
Running optimization stage 1 on DVI_TX_Top .......
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":419:21:419:21|Input sr_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":420:21:420:21|Input ref_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":93:12:93:20|Removing wire tp0_vs_in, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":94:12:94:20|Removing wire tp0_hs_in, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":95:12:95:20|Removing wire tp0_de_in, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":96:12:96:21|Removing wire tp0_data_r, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":97:12:97:21|Removing wire tp0_data_g, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":98:12:98:21|Removing wire tp0_data_b, as there is no assignment to it.
@W: CG133 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":100:12:100:15|Object vs_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":101:12:101:17|Object cnt_vs is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":111:12:111:17|Removing wire hs_rgb, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":118:13:118:22|Removing wire vd_2fp_clk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":119:13:119:21|Removing wire vd_2fp_vs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":120:13:120:21|Removing wire vd_2fp_hs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":121:13:121:21|Removing wire vd_2fp_de, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":122:13:122:23|Removing wire vd_2fp_data, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":125:13:125:19|Removing wire uni_clk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":126:13:126:18|Removing wire uni_vs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":127:13:127:18|Removing wire uni_hs, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":128:13:128:18|Removing wire uni_de, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":129:13:129:20|Removing wire uni_data, as there is no assignment to it.
Running optimization stage 1 on video_top .......
@W: CL168 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":236:8:236:19|Removing instance pix_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":476:0:476:5|Pruning unused bits 4 to 2 of Pout_de_dn[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on video_top .......
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Optimizing register bit run_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":218:0:218:5|Pruning register bits 31 to 26 of run_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":27:22:27:30|Input I_clk_27m is unused.
@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\video_top.v":30:19:30:23|Input I_sw1 is unused.
Running optimization stage 2 on DVI_TX_Top .......
Running optimization stage 2 on rgb2dvi .......
Running optimization stage 2 on OSER10 .......
Running optimization stage 2 on TMDS8b10b .......
@W: CL190 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on TMDS_PLL .......
Running optimization stage 2 on syn_gen .......
Running optimization stage 2 on DDR3_Memory_Interface_Top .......
@W: CL247 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":30301:13:30301:16|Input port bit 27 of addr[27:0] is unused

@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ddr3_memory_interface\ddr3_memory_interface.v":30311:6:30311:12|Input ref_req is unused.
Running optimization stage 2 on \~gw3_phy_mc.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_rank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_rd_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_wr_data.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~fifo_sc.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_timing_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_bank_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~gwmc_cmd_buffer.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_phy_top.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_init.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_phy_wd.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_memmem_sync.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on DL .......
Running optimization stage 2 on \~fifo_ctrl.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~ddr_phy_cmd_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~CMD_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on RAM16SDP2 .......
Running optimization stage 2 on \~ddr_phy_cmd_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on OSER8 .......
Running optimization stage 2 on DFFS .......
Running optimization stage 2 on DFF .......
Running optimization stage 2 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~IN_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~OUT_FIFO.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top_0  .......
Running optimization stage 2 on \~ddr_phy_data_lane.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~IN_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on \~OUT_FIFO.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on SDPX9B .......
Running optimization stage 2 on DFFSE .......
Running optimization stage 2 on DFFRE .......
Running optimization stage 2 on \~ddr_phy_data_io.DDR3_Memory_Interface_Top  .......
Running optimization stage 2 on DQS .......
Running optimization stage 2 on IDES8_MEM .......
Running optimization stage 2 on OSER8_MEM .......
Running optimization stage 2 on DFFR .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on ELVDS_OBUF .......
Running optimization stage 2 on TBUF .......
Running optimization stage 2 on ELVDS_IOBUF .......
Running optimization stage 2 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Running optimization stage 2 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on dma_frame_ctrl_8388608_28s .......
Extracted state machine for register rd_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register wr_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
Running optimization stage 2 on fifo_dma_read_128_16 .......
Running optimization stage 2 on \~fifo.fifo_dma_read_128_16_  .......
Running optimization stage 2 on SDPX9 .......
Running optimization stage 2 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
Running optimization stage 2 on fifo_dma_write_16_128 .......
Running optimization stage 2 on \~fifo.fifo_dma_write_16_128_  .......
Running optimization stage 2 on bayer_rgb .......
Running optimization stage 2 on shift_line_11s_8s .......
@W: CL246 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\bayer_to_rgb\shift_line.v":23:27:23:35|Input port bits 15 to 11 of delay_num[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ram_line_11s_8s .......
Running optimization stage 2 on video_format_detect .......
Running optimization stage 2 on CSI2RAW8 .......
Running optimization stage 2 on pll_8bit_2lane .......
Running optimization stage 2 on raw8_lane2_8s_2s .......
Running optimization stage 2 on fifo16b_8b .......
Running optimization stage 2 on \~fifo.fifo16b_8b_  .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on SDP .......
Running optimization stage 2 on DFFNP .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on control_capture_lane2_8s_2s_RAW8 .......
@A: CL153 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":19:19:19:23|*Unassigned bits of error are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":20:19:20:36|Input line_length_detect is unused.
@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\mipi_csi\control_capture_lane2.v":21:19:21:29|Input line_length is unused.
Running optimization stage 2 on DPHY_RX_TOP .......
Running optimization stage 2 on \~DPHY_RX.DPHY_RX_TOP_  .......
Running optimization stage 2 on \~IO_Ctrl_RX.DPHY_RX_TOP_  .......
Running optimization stage 2 on \~Aligner.DPHY_RX_TOP__2s_1s_1s  .......
Running optimization stage 2 on \~lane_aligner.DPHY_RX_TOP__2s  .......
Running optimization stage 2 on \~lane_align_FIFO.DPHY_RX_TOP__1  .......
Running optimization stage 2 on \~lane_align_FIFO.DPHY_RX_TOP_  .......
Running optimization stage 2 on RAM16SDP4 .......
Running optimization stage 2 on DFFE .......
Running optimization stage 2 on \~word_aligner.DPHY_RX_TOP__1  .......
Running optimization stage 2 on \~word_aligner.DPHY_RX_TOP_  .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on \~idesx4.DPHY_RX_TOP_  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on IDES8 .......
Running optimization stage 2 on DHCEN .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on LUT1 .......
Running optimization stage 2 on TLVDS_IBUF .......
Running optimization stage 2 on IOBUF .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on OV5647_Controller .......
Running optimization stage 2 on I2C_Interface_108_108 .......
@W: CL161 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\I2C_Interface.v":19:10:19:13|syn_keep not supported on bidirectional ports (port: siod)

Running optimization stage 2 on OV5647_Registers .......
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[23] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[24] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[25] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[26] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[27] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[28] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[29] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[30] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[31] is always 0.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 23 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 18 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 15 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Pruning register bits 31 to 23 of wait_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on pix_pll .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on key_debounceN_50000000_100000000 .......
Running optimization stage 2 on key_debounceN_50000000_200000000 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 156MB peak: 158MB)

Process took 0h:00m:15s realtime, 0h:00m:15s cputime

Process completed successfully.
# Mon Sep 28 15:05:51 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 122MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 28 15:05:53 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\synwork\dk_video_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 41MB peak: 50MB)

Process took 0h:00m:17s realtime, 0h:00m:16s cputime

Process completed successfully.
# Mon Sep 28 15:05:53 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
File J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\synwork\dk_video_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 28 15:05:55 2020

###########################################################]
# Mon Sep 28 15:05:56 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@A: MF827 |No constraint file specified.
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\dk_video_scck.rpt 
See clock summary report "J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\dk_video_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 168MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 168MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 182MB)

@W: FX707 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\i2c_interface.v":56:4:56:9|Register OV5647_Controller_inst.I2C.sioc_temp has both asynchronous set and reset. Your design may not work on the board. GoWin recommends you change your RTL. This warning is only issued once, although it may apply to other registers as well.
@N: FX493 |Applying initial value "0" on instance vs_tmp1.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance de_tmp1.
@N: FX493 |Applying initial value "0" on instance vs_tmp2.
@N: FX493 |Applying initial value "0" on instance de_tmp2.
@N: FX493 |Applying initial value "0" on instance vs_tmp1.
@N: FX493 |Applying initial value "0" on instance de_tmp1.
@N: FX493 |Applying initial value "00000000" on instance data_tmp1[7:0].
@N: FX493 |Applying initial value "00000000" on instance shift_data1_d1[7:0].
@N: FX493 |Applying initial value "0" on instance vs_tmp2.
@N: FX493 |Applying initial value "0" on instance de_tmp2.
@N: FX493 |Applying initial value "00000000" on instance data_tmp2[7:0].
@N: FX493 |Applying initial value "00000000" on instance shift_data1_d2[7:0].
@N: FX493 |Applying initial value "0" on instance vs_tmp3.
@N: FX493 |Applying initial value "0" on instance de_tmp3.
@N: FX493 |Applying initial value "00000000" on instance data_tmp3[7:0].
@N: FX493 |Applying initial value "00000000" on instance data_tmp4[7:0].
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "0" on instance vin_vs_n_falling_r.
@N: FX493 |Applying initial value "0" on instance vout_vs_n_falling_r.
@N: FX493 |Applying initial value "1" on instance vin_vs_n_sync3.
@N: FX493 |Applying initial value "1" on instance vout_vs_n_sync3.
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance vc[1:0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance ecc[7:0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\key_debouncen.v":83:4:83:9|Removing sequential instance key_n_out1 (in view: work.key_debounceN_50000000_100000000(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
Encoding state machine wr_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[3:0] (in view: work.dma_bus_arbiter_28s_128s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11

Starting clock optimization phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 267MB peak: 267MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 269MB peak: 269MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 269MB peak: 269MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 269MB peak: 269MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 269MB peak: 269MB)



Clock Summary
******************

          Start                                                                     Requested      Requested     Clock        Clock                      Clock
Level     Clock                                                                     Frequency      Period        Type         Group                      Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                    2979.7 MHz     0.336         system       system_clkgroup            0    
                                                                                                                                                              
0 -       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           150.0 MHz      6.667         inferred     Autoconstr_clkgroup_3      2100 
                                                                                                                                                              
0 -       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                        176.5 MHz      5.664         inferred     Autoconstr_clkgroup_12     403  
                                                                                                                                                              
0 -       pll_8bit_2lane|clkout_inferred_clock                                      178.8 MHz      5.593         inferred     Autoconstr_clkgroup_11     327  
                                                                                                                                                              
0 -       video_top|I_clk                                                           222.0 MHz      4.504         inferred     Autoconstr_clkgroup_1      314  
                                                                                                                                                              
0 -       video_top|pix_clk                                                         76.3 MHz       13.104        inferred     Autoconstr_clkgroup_0      200  
                                                                                                                                                              
0 -       _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           150.0 MHz      6.667         inferred     Autoconstr_clkgroup_4      60   
                                                                                                                                                              
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     150.0 MHz      6.667         inferred     Autoconstr_clkgroup_6      9    
                                                                                                                                                              
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       150.0 MHz      6.667         inferred     Autoconstr_clkgroup_9      9    
                                                                                                                                                              
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      150.0 MHz      6.667         inferred     Autoconstr_clkgroup_7      8    
                                                                                                                                                              
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        150.0 MHz      6.667         inferred     Autoconstr_clkgroup_10     8    
                                                                                                                                                              
0 -       TMDS_PLL|clkout_inferred_clock                                            150.0 MHz      6.667         inferred     Autoconstr_clkgroup_2      4    
                                                                                                                                                              
0 -       _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                             1501.1 MHz     0.666         inferred     Autoconstr_clkgroup_14     4    
                                                                                                                                                              
0 -       _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                               150.0 MHz      6.667         inferred     Autoconstr_clkgroup_13     2    
                                                                                                                                                              
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       150.0 MHz      6.667         inferred     Autoconstr_clkgroup_5      1    
                                                                                                                                                              
0 -       _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         150.0 MHz      6.667         inferred     Autoconstr_clkgroup_8      1    
==============================================================================================================================================================



Clock Load Summary
***********************

                                                                          Clock     Source                                                                                                                                                         Clock Pin                                                                                                                                                                Non-clock Pin                                                                                                                                                            Non-clock Pin                     
Clock                                                                     Load      Pin                                                                                                                                                            Seq Example                                                                                                                                                              Seq Example                                                                                                                                                              Comb Example                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                    0         -                                                                                                                                                              -                                                                                                                                                                        -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           2100      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv.CLKOUT(CLKDIV)                                                                                   DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.mc_ras_n_dly_2_s0.CLK                                                                                                DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.PCLK     -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                        403       CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst3_CLKDIV.CLKOUT(CLKDIV)                                                                               CSI2RAW8_inst.hs_en_d1.C                                                                                                                                                 -                                                                                                                                                                        CSI2RAW8_inst.sclk_l.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
pll_8bit_2lane|clkout_inferred_clock                                      327       CSI2RAW8_inst.pll.pll_inst.CLKOUT(PLL)                                                                                                                         vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_vs_n.C                                                                                          -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
video_top|I_clk                                                           314       I_clk(port)                                                                                                                                                    run_cnt[25:0].C                                                                                                                                                          -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
video_top|pix_clk                                                         200       u_clkdiv.CLKOUT(CLKDIV)                                                                                                                                        Pout_de_dn[1:0].C                                                                                                                                                        -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           60        DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen.CLKOUT(DHCEN)                                                                                   DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_ddr_phy_cmd_lane.u_ddr_phy_cmd_io.\\mcd_oserdes_gen\[0\]\.u_cmd_gen.FCLK                           -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK     -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK     -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK     -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK     -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
TMDS_PLL|clkout_inferred_clock                                            4         u_tmds_pll.pll_inst.CLKOUT(PLL)                                                                                                                                DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_r.FCLK                                                                                                                             -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                             4         CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.U0_IB.O(TLVDS_IBUF)                                                                                                CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\].CLK                                                                                               -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                               2         CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN.CLKOUT(DHCEN)                                                                                     CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst4_IDES80.FCLK                                                                                                   -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                           -                                                                                                                                                                        -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                           -                                                                                                                                                                        -                                 
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\key_debouncen.v":70:4:70:9|Found inferred clock video_top|I_clk which controls 314 sequential elements including key_debounceN_inst0.cnt[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":240:7:240:18|Found inferred clock TMDS_PLL|clkout_inferred_clock which controls 4 sequential elements including DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

15 non-gated/non-generated clock tree(s) driving 3423 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

====================================================== Non-Gated/Non-Generated Clocks =======================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                          
---------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_clkdiv.CLKOUT                                 CLKDIV                 200        Pout_vs_dn[4:0]                          
@KP:ckid0_2       u_tmds_pll.pll_inst.CLKOUT                      PLL                    4          DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk
@KP:ckid0_3       ENCRYPTED                                       CLKDIV                 2084       ENCRYPTED                                
@KP:ckid0_4       I_clk                                           port                   314        run_cnt[25:0]                            
@KP:ckid0_5       ENCRYPTED                                       DHCEN                  60         ENCRYPTED                                
@KP:ckid0_6       ENCRYPTED                                       DQS                    8          ENCRYPTED                                
@KP:ckid0_7       ENCRYPTED                                       DQS                    9          ENCRYPTED                                
@KP:ckid0_8       ENCRYPTED                                       DQS                    1          ENCRYPTED                                
@KP:ckid0_9       ENCRYPTED                                       DQS                    8          ENCRYPTED                                
@KP:ckid0_10      ENCRYPTED                                       DQS                    9          ENCRYPTED                                
@KP:ckid0_11      ENCRYPTED                                       DQS                    1          ENCRYPTED                                
@KP:ckid0_12      CSI2RAW8_inst.pll.pll_inst.CLKOUT               PLL                    320        CSI2RAW8_inst.u_raw8_lane2.lv_pclk       
@KP:ckid0_13      CSI2RAW8_inst.DPHY_RX_TOP_inst.clk_byte_out     DPHY_RX_TOP            136        CSI2RAW8_inst.term_en                    
@KP:ckid0_14      ENCRYPTED                                       CLKDIV                 267        ENCRYPTED                                
@KP:ckid0_15      ENCRYPTED                                       DHCEN                  2          ENCRYPTED                                
=============================================================================================================================================
============================================================= Gated/Generated Clocks =============================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_16      ENCRYPTED           TLVDS_IBUF             4                      ENCRYPTED           Derived clock on input (not legal for GCC)
==================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\dk_video.sap.

Starting constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 269MB peak: 269MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 269MB peak: 269MB)


Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 269MB peak: 269MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 190MB peak: 270MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Mon Sep 28 15:06:02 2020

###########################################################]
# Mon Sep 28 15:06:02 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 146MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 146MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 253MB peak: 253MB)

@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":92:0:92:5|Removing sequential instance syn_gen_inst.Rden_dn because it is equivalent to instance syn_gen_inst.Pout_de_dn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":110:0:110:5|Removing sequential instance syn_gen_inst.O_rden because it is equivalent to instance syn_gen_inst.O_de. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing sequential instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.c1_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing sequential instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c1_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port

Available hyper_sources - for debug and ip models
	None Found

@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 277MB peak: 277MB)

@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":55:0:55:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.V_cnt[15:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.H_cnt[15:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_200000000(verilog) instance cnt[31:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_100000000(verilog) instance cnt[31:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_controller.v":33:1:33:6|Found counter in view:work.OV5647_Controller(verilog) instance cnt[31:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":42:4:42:9|Found counter in view:work.OV5647_Registers(verilog) instance wait_cnt[22:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":70:4:70:9|Found counter in view:work.OV5647_Registers(verilog) instance address[8:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\i2c_interface.v":56:4:56:9|Found counter in view:work.I2C_Interface_108_108(verilog) instance divider[7:0] 
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance wc[0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) because it does not drive other instances.
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\mipi_csi\control_capture_lane2.v":104:0:104:5|Found counter in view:work.control_capture_lane2_8s_2s_RAW8(verilog) instance line_cnt[15:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\mipi_csi\control_capture_lane2.v":55:0:55:5|Found counter in view:work.control_capture_lane2_8s_2s_RAW8(verilog) instance cnt[15:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un44_q_fv (in view: work.control_capture_lane2_8s_2s_RAW8(verilog))
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\shift_line.v":48:0:48:5|Found counter in view:work.bayer_rgb(verilog) instance shift_line_inst0.shiftin_addr[10:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":94:2:94:7|Found counter in view:work.bayer_rgb(verilog) instance devcnt[15:0] 
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance g_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance g_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d2[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d2[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d1[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d1[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[11] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[12] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[13] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[14] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[15] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[11] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[12] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[13] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[14] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[15] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Found counter in view:work.video_format_detect(verilog) instance hcnt[15:0] 
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync2_0.

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 278MB peak: 283MB)

@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":41:2:41:7|Removing instance bayer_rgb_inst.video_format_detect_inst.vs_tmp1 because it is equivalent to instance bayer_rgb_inst.vs_tmp1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":47:2:47:7|Removing instance bayer_rgb_inst.video_format_detect_inst.de_tmp1 because it is equivalent to instance bayer_rgb_inst.de_tmp1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.c0_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.de_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.de_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.de_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.de_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":47:2:47:7|Removing instance bayer_rgb_inst.video_format_detect_inst.de_tmp2 because it is equivalent to instance bayer_rgb_inst.de_tmp2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\bayer_rgb.v":68:2:68:7|Removing instance bayer_rgb_inst.vs_tmp2 because it is equivalent to instance bayer_rgb_inst.video_format_detect_inst.vs_tmp2. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 277MB peak: 283MB)

@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 277MB peak: 283MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 277MB peak: 283MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 279MB peak: 283MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 279MB peak: 283MB)

@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_00 = 001FFFFE001FFFFA0013E7EA000DFFEF00139EEF0013A7DF001FF3FA001FFFFE.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_01 = 0011F01F0011F7FF0011FB9F0011FFFF00130FBB001326BF00132BBB00132FDF.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_02 = 0011D0BF0011D7F70011DBFF0011DFEB0011E1630011E7E70011EB630011EFD7.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_03 = 00117BFF00117FE70011AB3B0011AF3B0011C37F0011C7F30011C9F70011CFE7.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_04 = 0013347500133F450013CFF00013DBB40013DE6C00139FED0013B691000B0BFF.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_05 = 0000000000000000000000000000000000000000001FFFFA00132EED00133371.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_06 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_07 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_08 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_09 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_10 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_11 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_12 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_13 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_14 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_15 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_16 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_17 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_18 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_19 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_20 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_21 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_22 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_23 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_24 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_25 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_26 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_27 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_28 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_29 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_30 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_31 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_32 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_33 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_34 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_35 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_36 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_37 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_38 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_39 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX211 |Packed ROM OV5647_Controller_inst.Regs.sreg_3_0[20:0] (6 input, 21 output) to Block SelectRAM 
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[15] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[14] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[13] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[12] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[11] (in view: work.video_top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 280MB peak: 283MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 307MB peak: 307MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    -3.71ns		3418 /       760
   2		0h:00m:09s		    -3.71ns		3410 /       760
   3		0h:00m:10s		    -3.56ns		3410 /       760
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Replicating instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[5] (in view: work.video_top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Replicating instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[3] (in view: work.video_top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Replicating instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[5] (in view: work.video_top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Replicating instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[3] (in view: work.video_top(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:11s		    -3.50ns		3416 /       764
   5		0h:00m:11s		    -3.33ns		3425 /       764
   6		0h:00m:11s		    -3.33ns		3424 /       764
   7		0h:00m:11s		    -3.33ns		3424 /       764
   8		0h:00m:11s		    -3.33ns		3428 /       764
   9		0h:00m:11s		    -3.33ns		3436 /       764
Timing driven replication report
Added 5 Registers via timing driven replication
Added 4 LUTs via timing driven replication


  10		0h:00m:11s		    -3.20ns		3445 /       769
  11		0h:00m:11s		    -3.33ns		3448 /       769
  12		0h:00m:11s		    -3.33ns		3449 /       769

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 315MB peak: 315MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: BN114 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Removing instance syn_gen_inst.H_cnt_cry_0[12] (in view: work.video_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Removing instance syn_gen_inst.H_cnt_cry_0[13] (in view: work.video_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Removing instance syn_gen_inst.H_cnt_cry_0[14] (in view: work.video_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@W: BN114 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Removing instance syn_gen_inst.H_cnt_s_0[15] (in view: work.video_top(verilog)) of black box view:GOWIN.ALU(PRIM) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Removing sequential instance syn_gen_inst.H_cnt[15] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Removing sequential instance syn_gen_inst.H_cnt[14] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Removing sequential instance syn_gen_inst.H_cnt[13] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\syn_code\syn_gen.v":71:0:71:5|Removing sequential instance syn_gen_inst.H_cnt[12] (in view: work.video_top(verilog)) because it does not drive other instances.
@W: MT453 |clock period is too long for clock _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock pll_8bit_2lane|clkout_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":44:19:44:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 315MB peak: 315MB)


Start Writing Netlists (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 231MB peak: 317MB)

Writing Analyst data base J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\synwork\dk_video_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 317MB peak: 317MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 317MB peak: 319MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 317MB peak: 319MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 309MB peak: 319MB)

@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\video_top.v":510:7:510:14|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\tmds_pll\tmds_pll.v":21:4:21:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ddr3_memory_interface\ddr3_memory_interface.v":17059:8:17059:14|Blackbox DHCEN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ddr3_memory_interface\ddr3_memory_interface.v":12139:6:12139:10|Blackbox DLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_csi_720_lvcmos12\src\ddr3_memory_interface\ddr3_memory_interface.v":4241:6:4241:16|Blackbox DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock video_top|pix_clk with period 10.04ns. Please declare a user-defined clock on net pix_clk.
@W: MT420 |Found inferred clock video_top|I_clk with period 5.55ns. Please declare a user-defined clock on port I_clk.
@W: MT420 |Found inferred clock TMDS_PLL|clkout_inferred_clock with period 6.67ns. Please declare a user-defined clock on net u_tmds_pll.serial_clk.
@W: MT420 |Found inferred clock _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock with period 8502.42ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_out.
@W: MT420 |Found inferred clock _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_x4i.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270.
@W: MT420 |Found inferred clock _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90.
@W: MT420 |Found inferred clock pll_8bit_2lane|clkout_inferred_clock with period 8500.71ns. Please declare a user-defined clock on net CSI2RAW8_inst.pll.csi_clk.
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock with period 6.02ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.clk_byte_out.
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock with period 6.67ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.eclko.
@W: MT420 |Found inferred clock _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock with period 1.63ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.HS_CLK.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Sep 28 15:06:23 2020
#


Top view:               video_top
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.772

                                                                          Requested     Estimated     Requested     Estimated                  Clock        Clock                 
Starting Clock                                                            Frequency     Frequency     Period        Period        Slack        Type         Group                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMDS_PLL|clkout_inferred_clock                                            150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_2 
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                             611.8 MHz     520.0 MHz     1.635         1.923         -0.288       inferred     Autoconstr_clkgroup_14
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock      150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_7 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock       150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_5 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock     150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_6 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock        150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_10
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock         150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_8 
_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock       150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_9 
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock           0.1 MHz       106.7 MHz     8502.420      9.376         4248.363     inferred     Autoconstr_clkgroup_3 
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock           150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_4 
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                        166.1 MHz     141.2 MHz     6.021         7.083         -1.063       inferred     Autoconstr_clkgroup_12
_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                               150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_13
pll_8bit_2lane|clkout_inferred_clock                                      0.1 MHz       136.9 MHz     8500.713      7.305         4249.518     inferred     Autoconstr_clkgroup_11
video_top|I_clk                                                           180.3 MHz     153.2 MHz     5.547         6.525         -0.979       inferred     Autoconstr_clkgroup_1 
video_top|pix_clk                                                         99.6 MHz      84.7 MHz      10.040        11.812        -1.772       inferred     Autoconstr_clkgroup_0 
System                                                                    726.6 MHz     617.7 MHz     1.376         1.619         -0.243       system       system_clkgroup       
==================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                 |    rise  to  rise      |    fall  to  fall      |    rise  to  fall   |    fall  to  rise    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                                |  constraint  slack     |  constraint  slack     |  constraint  slack  |  constraint  slack   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           System                                                                |  1.376       -0.243    |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           video_top|pix_clk                                                     |  10.040      8.896     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           video_top|I_clk                                                       |  5.547       4.381     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  8502.420    8493.662  |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock       |  6.667       6.071     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                           _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock  |  No paths    -         |  No paths    -         |  6.667       6.071  |  No paths    -       
System                                                           _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock    |  No paths    -         |  No paths    -         |  6.667       6.071  |  No paths    -       
System                                                           _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                    |  6.021       3.325     |  No paths    -         |  No paths    -      |  No paths    -       
video_top|pix_clk                                                video_top|pix_clk                                                     |  10.040      -1.772    |  10.040      9.202     |  No paths    -      |  5.020       4.181   
video_top|pix_clk                                                _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                  System                                                                |  5.547       -0.208    |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                  video_top|pix_clk                                                     |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                  video_top|I_clk                                                       |  5.547       -0.979    |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                  _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                  pll_8bit_2lane|clkout_inferred_clock                                  |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  System                                                                |  8502.420    8496.267  |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  video_top|pix_clk                                                     |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  video_top|I_clk                                                       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  8502.420    8493.044  |  8502.420    8501.581  |  No paths    -      |  4251.210    4248.363
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock  pll_8bit_2lane|clkout_inferred_clock                                  |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
pll_8bit_2lane|clkout_inferred_clock                             _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock       |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
pll_8bit_2lane|clkout_inferred_clock                             pll_8bit_2lane|clkout_inferred_clock                                  |  8500.713    8493.408  |  8500.713    8499.874  |  No paths    -      |  4250.357    4249.518
pll_8bit_2lane|clkout_inferred_clock                             _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                    |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock               pll_8bit_2lane|clkout_inferred_clock                                  |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock               _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                    |  6.021       -1.063    |  6.021       5.182     |  No paths    -      |  No paths    -       
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                    System                                                                |  1.635       -0.248    |  No paths    -         |  No paths    -      |  No paths    -       
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                    _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                         |  1.635       -0.288    |  No paths    -         |  No paths    -      |  No paths    -       
======================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                           Starting                                                                            Arrival           
Instance                                                                   Reference                                         Type      Pin     Net             Time        Slack 
                                                                           Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[3]     0.243       -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     Q       opensync[0]     0.243       -0.248
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[1]     0.243       -0.227
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[2]     0.243       0.796 
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                           Starting                                                                              Required           
Instance                                                                   Reference                                         Type      Pin     Net               Time         Slack 
                                                                           Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN               _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DHCEN     CE      xstop             1.635        -0.248
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     D       opensync[3]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[0]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[1]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[2]       1.574        0.796 
====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     DFFPE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     DFFCE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     DFFCE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.635
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.635

    - Propagation time:                      1.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.248

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     DFFPE     Q        Out     0.243     0.243 r     -         
opensync[0]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_0                LUT2      I1       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_0                LUT2      F        Out     0.570     1.348 r     -         
xstop                                                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN               DHCEN     CE       In      -         1.883 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.883 is 0.813(43.2%) logic and 1.070(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                             Starting                                                                                                        Arrival             
Instance                                                                                                                     Reference                                                           Type      Pin     Net                       Time        Slack   
                                                                                                                             Clock                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\]     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFNP     Q       reset_r[1]                0.243       4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_req_o_fast                                          _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     Q       dma_rd_req_o_fast         0.243       8493.044
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_read_ctrl.dma_rd_end_o_fast                                          _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFPE     Q       dma_rd_end_o_fast         0.243       8493.065
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.dma_wr_req_o_fast                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     Q       dma_wr_req_o_fast         0.243       8493.152
vfb_top_inst.vfb_wrapper_inst.u_dma_bus_arbiter.current_state_fast[0]                                                        _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     Q       current_state_fast[0]     0.243       8493.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_20_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[20]           0.243       8493.350
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_19_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[19]           0.243       8493.371
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_25_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[25]           0.243       8493.432
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_24_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[24]           0.243       8493.453
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.gwmc_pstate_21_s0                                         _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       gwmc_pstate[21]           0.243       8493.458
=================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                Starting                                                                                                    Required             
Instance                                                                                                                        Reference                                                           Type          Pin        Net            Time         Slack   
                                                                                                                                Clock                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_1_mem_3_1_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_2_mem_3_2_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_3_mem_3_3_0_0     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     SDP           RESETB     reset_r[1]     4249.141     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[0]      wr_data[0]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[1]      wr_data[1]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[2]      wr_data[2]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_0_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[3]      wr_data[3]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_1_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[0]      wr_data[4]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_1_s                                           _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     RAM16SDP4     DI[1]      wr_data[5]     4251.077     4248.363
=================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4251.210
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4251.077

    - Propagation time:                      2.714
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4248.363

    Number of logic level(s):                2
    Starting point:                          vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\] / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_28_s / DI[3]
    The start point is clocked by            _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock [falling] (rise=0.000 fall=4251.210 period=8502.420) on pin CLK
    The end   point is clocked by            _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock [rising] (rise=0.000 fall=4251.210 period=8502.420) on pin CLK

Instance / Net                                                                                                                                Pin        Pin               Arrival     No. of    
Name                                                                                                                            Type          Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\]        DFFNP         Q          Out     0.243     0.243 r     -         
reset_r[1]                                                                                                                      Net           -          -       0.535     -           63        
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     SDP           RESETB     In      -         0.778 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     SDP           DO[31]     Out     0.317     1.095 f     -         
mem_3_0_mem_3_0_0_0_DO[31]                                                                                                      Net           -          -       0.535     -           1         
vfb_top_inst.vfb_wrapper_inst.u_dma_bus_arbiter.wr_data[115]                                                                    LUT2          I0         In      -         1.630 f     -         
vfb_top_inst.vfb_wrapper_inst.u_dma_bus_arbiter.wr_data[115]                                                                    LUT2          F          Out     0.549     2.179 r     -         
wr_data[115]                                                                                                                    Net           -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.mem_mem_0_28_s                                          RAM16SDP4     DI[3]      In      -         2.714 r     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.847 is 1.242(43.6%) logic and 1.605(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                                             Arrival           
Instance                                                     Reference                                              Type      Pin     Net         Time        Slack 
                                                             Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[0]      0.243       -1.063
CSI2RAW8_inst.u_control_capture.q_lv[2]                      _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFC      Q       lv_8bit     0.243       -0.043
CSI2RAW8_inst.u_control_capture.cnt[5]                       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[5]      0.243       -0.038
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Full_Z     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFC      Q       Fullz       0.243       -0.022
CSI2RAW8_inst.u_control_capture.cnt[4]                       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[4]      0.243       -0.018
CSI2RAW8_inst.u_control_capture.cnt[13]                      _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[13]     0.243       -0.018
CSI2RAW8_inst.u_control_capture.cnt[12]                      _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[12]     0.243       0.004 
CSI2RAW8_inst.u_control_capture.cnt[1]                       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[1]      0.243       0.035 
CSI2RAW8_inst.u_control_capture.cnt[3]                       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[3]      0.243       0.070 
CSI2RAW8_inst.u_control_capture.cnt[6]                       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[6]      0.243       0.070 
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                               Required           
Instance                                        Reference                                              Type      Pin     Net           Time         Slack 
                                                Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.line_cnt[0]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
CSI2RAW8_inst.u_control_capture.line_cnt[1]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
CSI2RAW8_inst.u_control_capture.line_cnt[2]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
CSI2RAW8_inst.u_control_capture.line_cnt[3]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
CSI2RAW8_inst.u_control_capture.line_cnt[4]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
CSI2RAW8_inst.u_control_capture.line_cnt[5]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
CSI2RAW8_inst.u_control_capture.line_cnt[6]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
CSI2RAW8_inst.u_control_capture.line_cnt[7]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
CSI2RAW8_inst.u_control_capture.line_cnt[8]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
CSI2RAW8_inst.u_control_capture.line_cnt[9]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     5.960        -1.063
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.021
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.960

    - Propagation time:                      7.022
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.063

    Number of logic level(s):                17
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[0] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       SUM      Out     0.470     3.266 f     -         
un44_q_fv_a_4[12]                                          Net       -        -       0.535     -           3         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      I1       In      -         3.801 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      F        Out     0.570     4.371 r     -         
un44_q_fv_NE_6                                             Net       -        -       0.535     -           2         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      I1       In      -         4.906 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      F        Out     0.570     5.476 r     -         
line_cntlde_1                                              Net       -        -       0.401     -           1         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      I0       In      -         5.877 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      F        Out     0.549     6.426 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[0]                DFFCE     CE       In      -         7.022 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.083 is 3.946(55.7%) logic and 3.137(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.021
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.960

    - Propagation time:                      7.022
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.063

    Number of logic level(s):                17
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[1] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       SUM      Out     0.470     3.266 f     -         
un44_q_fv_a_4[12]                                          Net       -        -       0.535     -           3         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      I1       In      -         3.801 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      F        Out     0.570     4.371 r     -         
un44_q_fv_NE_6                                             Net       -        -       0.535     -           2         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      I1       In      -         4.906 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      F        Out     0.570     5.476 r     -         
line_cntlde_1                                              Net       -        -       0.401     -           1         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      I0       In      -         5.877 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      F        Out     0.549     6.426 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[1]                DFFCE     CE       In      -         7.022 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.083 is 3.946(55.7%) logic and 3.137(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.021
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.960

    - Propagation time:                      7.022
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.063

    Number of logic level(s):                17
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[2] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       SUM      Out     0.470     3.266 f     -         
un44_q_fv_a_4[12]                                          Net       -        -       0.535     -           3         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      I1       In      -         3.801 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      F        Out     0.570     4.371 r     -         
un44_q_fv_NE_6                                             Net       -        -       0.535     -           2         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      I1       In      -         4.906 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      F        Out     0.570     5.476 r     -         
line_cntlde_1                                              Net       -        -       0.401     -           1         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      I0       In      -         5.877 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      F        Out     0.549     6.426 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[2]                DFFCE     CE       In      -         7.022 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.083 is 3.946(55.7%) logic and 3.137(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.021
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.960

    - Propagation time:                      7.022
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.063

    Number of logic level(s):                17
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[3] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       SUM      Out     0.470     3.266 f     -         
un44_q_fv_a_4[12]                                          Net       -        -       0.535     -           3         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      I1       In      -         3.801 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      F        Out     0.570     4.371 r     -         
un44_q_fv_NE_6                                             Net       -        -       0.535     -           2         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      I1       In      -         4.906 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      F        Out     0.570     5.476 r     -         
line_cntlde_1                                              Net       -        -       0.401     -           1         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      I0       In      -         5.877 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      F        Out     0.549     6.426 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[3]                DFFCE     CE       In      -         7.022 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.083 is 3.946(55.7%) logic and 3.137(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.021
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.960

    - Propagation time:                      7.022
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.063

    Number of logic level(s):                17
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[4] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.010 period=6.021) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       SUM      Out     0.470     3.266 f     -         
un44_q_fv_a_4[12]                                          Net       -        -       0.535     -           3         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      I1       In      -         3.801 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_NE_6             LUT4      F        Out     0.570     4.371 r     -         
un44_q_fv_NE_6                                             Net       -        -       0.535     -           2         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      I1       In      -         4.906 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_N_7L13         LUT4      F        Out     0.570     5.476 r     -         
line_cntlde_1                                              Net       -        -       0.401     -           1         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      I0       In      -         5.877 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde                LUT4      F        Out     0.549     6.426 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[4]                DFFCE     CE       In      -         7.022 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.083 is 3.946(55.7%) logic and 3.137(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_8bit_2lane|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                               Starting                                                                      Arrival             
Instance                                                                                                                       Reference                                Type      Pin     Net                Time        Slack   
                                                                                                                               Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\]                                                             pll_8bit_2lane|clkout_inferred_clock     DFFNP     Q       reset_r[1]         0.243       4249.518
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                                      pll_8bit_2lane|clkout_inferred_clock     DFFP      Q       Empty              0.243       8493.408
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den                                                 pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       fifo_wr_den        0.243       8494.544
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                 pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       Fullz              0.243       8494.565
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[0\]     pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       \\Big\.wbin[0]     0.243       8495.462
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[1\]     pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       \\Big\.wbin[1]     0.243       8495.497
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[2\]     pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       \\Big\.wbin[2]     0.243       8495.532
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\rbin_num_Z\[0\]                                                            pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       rbin_num[0]        0.243       8495.532
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[3\]     pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       \\Big\.wbin[3]     0.243       8495.567
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\rbin_num_Z\[1\]                                                            pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       rbin_num[1]        0.243       8495.567
=================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                   Starting                                                                         Required             
Instance                                                                                                           Reference                                Type     Pin        Net                 Time         Slack   
                                                                                                                   Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                          pll_8bit_2lane|clkout_inferred_clock     DFFP     PRESET     reset_r[1]          4250.296     4249.518
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                          pll_8bit_2lane|clkout_inferred_clock     DFFP     D          rempty_val_NE_i     8500.652     8493.408
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z     pll_8bit_2lane|clkout_inferred_clock     DFFC     D          wfull_val_NE_i      8500.652     8494.544
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\Small\.rptr_Z\[8\]                                             pll_8bit_2lane|clkout_inferred_clock     DFFC     D          rgraynext[8]        8500.652     8495.311
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\Small\.rptr_Z\[7\]                                             pll_8bit_2lane|clkout_inferred_clock     DFFC     D          rgraynext[7]        8500.652     8495.346
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\Small\.rptr_Z\[6\]                                             pll_8bit_2lane|clkout_inferred_clock     DFFC     D          rgraynext[6]        8500.652     8495.381
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\Small\.rptr_Z\[5\]                                             pll_8bit_2lane|clkout_inferred_clock     DFFC     D          rgraynext[5]        8500.652     8495.416
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\Small\.rptr_Z\[4\]                                             pll_8bit_2lane|clkout_inferred_clock     DFFC     D          rgraynext[4]        8500.652     8495.451
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\Small\.rptr_Z\[3\]                                             pll_8bit_2lane|clkout_inferred_clock     DFFC     D          rgraynext[3]        8500.652     8495.486
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\Small\.rptr_Z\[2\]                                             pll_8bit_2lane|clkout_inferred_clock     DFFC     D          rgraynext[2]        8500.652     8495.521
=========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4250.357
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4250.296

    - Propagation time:                      0.778
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4249.518

    Number of logic level(s):                0
    Starting point:                          CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\] / Q
    Ending point:                            CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z / PRESET
    The start point is clocked by            pll_8bit_2lane|clkout_inferred_clock [falling] (rise=0.000 fall=4250.357 period=8500.713) on pin CLK
    The end   point is clocked by            pll_8bit_2lane|clkout_inferred_clock [rising] (rise=0.000 fall=4250.357 period=8500.713) on pin CLK

Instance / Net                                                                   Pin        Pin               Arrival     No. of    
Name                                                                   Type      Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\]     DFFNP     Q          Out     0.243     0.243 r     -         
reset_r[1]                                                             Net       -          -       0.535     -           51        
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z              DFFP      PRESET     In      -         0.778 r     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 0.839 is 0.304(36.2%) logic and 0.535(63.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|I_clk
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                 Arrival           
Instance                                                                                           Reference           Type     Pin     Net                 Time        Slack 
                                                                                                   Clock                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0     video_top|I_clk     DFFC     Q       cs_memsync_0[0]     0.243       -0.979
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0     video_top|I_clk     DFFC     Q       cs_memsync_0[2]     0.243       -0.958
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_1_s0     video_top|I_clk     DFFP     Q       cs_memsync_0[1]     0.243       -0.871
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_1_s0          video_top|I_clk     DFFC     Q       count[1]            0.243       -0.754
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_0_s0          video_top|I_clk     DFFC     Q       count[0]            0.243       -0.733
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.count_2_s0          video_top|I_clk     DFFC     Q       count[2]            0.243       -0.249
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_5_s0     video_top|I_clk     DFFC     Q       cs_memsync_0[5]     0.243       -0.228
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.dll_rst_s0          video_top|I_clk     DFFP     Q       dll_rst             0.243       -0.208
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_3_s0     video_top|I_clk     DFFC     Q       cs_memsync[3]       0.243       -0.207
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_0_s0           video_top|I_clk     DFFC     Q       flag[0]             0.243       -0.160
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                  Starting                                                Required           
Instance                                                                                                                                          Reference           Type     Pin      Net               Time         Slack 
                                                                                                                                                  Clock                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0                                                          video_top|I_clk     DFFC     D        flag_d[1]         5.486        -0.979
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0                                                        video_top|I_clk     DL       D        n372_9            4.708        -0.979
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_0_s0                                                          video_top|I_clk     DFFC     D        flag_d[0]         5.486        -0.270
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_0_s0                                                        video_top|I_clk     DL       D        n386_10           4.708        -0.270
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     video_top|I_clk     DQS      HOLD     pause_en          5.547        -0.208
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     video_top|I_clk     DQS      HOLD     pause_en          5.547        -0.208
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0                                                    video_top|I_clk     DFFC     D        ns_memsync[2]     5.486        -0.029
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.ns_memsync_2_s0                                                    video_top|I_clk     DL       D        n330_15           4.708        -0.029
OV5647_Controller_inst.I2C.data_sr[1]                                                                                                             video_top|I_clk     DFFP     D        data_sr_7[1]      5.486        0.186 
OV5647_Controller_inst.I2C.data_sr[2]                                                                                                             video_top|I_clk     DFFP     D        data_sr_7[2]      5.486        0.186 
=============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.464
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.979

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[0]                                                                                    Net      -        -       0.535     -           7         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I1       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.570     1.348 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     I2       In      -         1.883 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     F        Out     0.462     2.345 r     -         
n288_18                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     I3       In      -         2.746 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     F        Out     0.371     3.117 f     -         
n288_15                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I0       In      -         3.652 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.549     4.201 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.602 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     5.151 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.686 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.929 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.464 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.525 is 3.048(46.7%) logic and 3.477(53.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.958

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[2]                                                                                    Net      -        -       0.535     -           10        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I0       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.549     1.327 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     I2       In      -         1.862 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     F        Out     0.462     2.324 r     -         
n288_18                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     I3       In      -         2.725 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     F        Out     0.371     3.096 f     -         
n288_15                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I0       In      -         3.631 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.549     4.180 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.581 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     5.130 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.665 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.908 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.443 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.504 is 3.027(46.5%) logic and 3.477(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.356
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.871

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_1_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_1_s0     DFFP     Q        Out     0.243     0.243 r     -         
cs_memsync_0[1]                                                                                    Net      -        -       0.535     -           9         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I2       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.462     1.240 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     I2       In      -         1.775 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s14            LUT4     F        Out     0.462     2.237 r     -         
n288_18                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     I3       In      -         2.638 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s11            LUT4     F        Out     0.371     3.009 f     -         
n288_15                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I0       In      -         3.544 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.549     4.093 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.494 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     5.043 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.578 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.821 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.356 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.417 is 2.940(45.8%) logic and 3.477(54.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.801

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_0_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[0]                                                                                    Net      -        -       0.535     -           7         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I1       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.570     1.348 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     I3       In      -         1.883 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     F        Out     0.371     2.254 f     -         
n386_13                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     I3       In      -         2.655 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     F        Out     0.371     3.026 f     -         
n386_12                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I2       In      -         3.561 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.462     4.023 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.424 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     4.973 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.508 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.751 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.286 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.347 is 2.870(45.2%) logic and 3.477(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.547
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.486

    - Propagation time:                      6.265
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.780

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.773 period=5.547) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.cs_memsync_2_s0     DFFC     Q        Out     0.243     0.243 r     -         
cs_memsync_0[2]                                                                                    Net      -        -       0.535     -           10        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     I0       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n288_s16            LUT3     F        Out     0.549     1.327 r     -         
n288_20                                                                                            Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     I3       In      -         1.862 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s9             LUT4     F        Out     0.371     2.233 f     -         
n386_13                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     I3       In      -         2.634 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n386_s8             LUT4     F        Out     0.371     3.005 f     -         
n386_12                                                                                            Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     I2       In      -         3.540 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s6             LUT4     F        Out     0.462     4.002 r     -         
n372_10                                                                                            Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     I0       In      -         4.403 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n372_s5             LUT4     F        Out     0.549     4.952 r     -         
n372_9                                                                                             Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       D        In      -         5.487 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_d_1_s0         DL       Q        Out     0.243     5.730 r     -         
flag_d[1]                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.flag_1_s0           DFFC     D        In      -         6.265 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 6.326 is 2.849(45.0%) logic and 3.477(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|pix_clk
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                 Arrival           
Instance                                                        Reference             Type     Pin     Net               Time        Slack 
                                                                Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d_fast[5]     video_top|pix_clk     DFFC     Q       din_d_fast[5]     0.243       -1.772
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[6]          video_top|pix_clk     DFFC     Q       din_d[6]          0.243       -1.751
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d_fast[3]     video_top|pix_clk     DFFC     Q       din_d_fast[3]     0.243       -1.594
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[4]          video_top|pix_clk     DFFC     Q       din_d[4]          0.243       -1.573
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.din_d[3]          video_top|pix_clk     DFFC     Q       din_d[3]          0.243       -1.480
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.din_d[4]          video_top|pix_clk     DFFC     Q       din_d[4]          0.243       -1.440
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d_fast[3]     video_top|pix_clk     DFFC     Q       din_d_fast[3]     0.243       -1.373
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[6]          video_top|pix_clk     DFFC     Q       din_d[6]          0.243       -1.352
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[4]          video_top|pix_clk     DFFC     Q       din_d[4]          0.243       -1.309
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d_fast[5]     video_top|pix_clk     DFFC     Q       din_d_fast[5]     0.243       -1.265
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                   Required           
Instance                                                 Reference             Type     Pin     Net                 Time         Slack 
                                                         Clock                                                                         
---------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]     video_top|pix_clk     DFFC     D       z[4]                9.979        -1.772
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[4]     video_top|pix_clk     DFFC     D       z_0_s_4_0_SUM       9.979        -1.480
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]     video_top|pix_clk     DFFC     D       z[4]                9.979        -1.373
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[3]     video_top|pix_clk     DFFC     D       z[3]                9.979        -1.302
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]     video_top|pix_clk     DFFC     D       z_0_cry_3_0_SUM     9.979        -1.010
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[3]     video_top|pix_clk     DFFC     D       z[3]                9.979        -0.903
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[2]     video_top|pix_clk     DFFC     D       z[2]                9.979        -0.710
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[2]     video_top|pix_clk     DFFC     D       z[2]                9.979        -0.510
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[1]     video_top|pix_clk     DFFC     D       z[1]                9.979        -0.240
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[1]     video_top|pix_clk     DFFC     D       z[1]                9.979        -0.040
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.040
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.979

    - Propagation time:                      11.751
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.772

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d_fast[5] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                                Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d_fast[5]         DFFC     Q        Out     0.243     0.243 r      -         
din_d_fast[5]                                                       Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g2_0            LUT2     I1       In      -         0.778 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g2_0            LUT2     F        Out     0.570     1.348 r      -         
g2_0                                                                Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0              LUT4     I1       In      -         1.883 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0              LUT4     F        Out     0.570     2.453 r      -         
N_5_0_0_0                                                           Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     I0       In      -         2.988 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     F        Out     0.549     3.537 r      -         
N_12_n0                                                             Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_m7             LUT3     I1       In      -         4.072 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_m7             LUT3     F        Out     0.570     4.642 r      -         
g0_1                                                                Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.dout_12_1[9]          LUT3     I0       In      -         5.177 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.dout_12_1[9]          LUT3     F        Out     0.549     5.726 r      -         
dout_12_1[9]                                                        Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     I1       In      -         6.261 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     F        Out     0.570     6.831 r      -         
un17_i_1[1]                                                         Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     I2       In      -         7.232 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     F        Out     0.462     7.694 r      -         
un17_i[1]                                                           Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     I2       In      -         8.229 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     F        Out     0.462     8.691 r      -         
z_5_c3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     I1       In      -         9.092 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     F        Out     0.570     9.662 r      -         
z_axb_3_lofx_0                                                      Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      I0       In      -         10.197 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      COUT     Out     0.549     10.746 r     -         
z_cry_3                                                             Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      CIN      In      -         10.746 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      SUM      Out     0.470     11.216 f     -         
z[4]                                                                Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                DFFC     D        In      -         11.751 f     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 11.812 is 6.195(52.4%) logic and 5.617(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.040
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.979

    - Propagation time:                      11.730
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[6] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                                Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[6]              DFFC     Q        Out     0.243     0.243 r      -         
din_d[6]                                                            Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g2_0            LUT2     I0       In      -         0.778 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g2_0            LUT2     F        Out     0.549     1.327 r      -         
g2_0                                                                Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0              LUT4     I1       In      -         1.862 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0              LUT4     F        Out     0.570     2.432 r      -         
N_5_0_0_0                                                           Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     I0       In      -         2.967 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     F        Out     0.549     3.516 r      -         
N_12_n0                                                             Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_m7             LUT3     I1       In      -         4.051 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_m7             LUT3     F        Out     0.570     4.621 r      -         
g0_1                                                                Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.dout_12_1[9]          LUT3     I0       In      -         5.156 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.dout_12_1[9]          LUT3     F        Out     0.549     5.705 r      -         
dout_12_1[9]                                                        Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     I1       In      -         6.240 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     F        Out     0.570     6.810 r      -         
un17_i_1[1]                                                         Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     I2       In      -         7.211 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     F        Out     0.462     7.673 r      -         
un17_i[1]                                                           Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     I2       In      -         8.208 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     F        Out     0.462     8.670 r      -         
z_5_c3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     I1       In      -         9.071 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     F        Out     0.570     9.641 r      -         
z_axb_3_lofx_0                                                      Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      I0       In      -         10.176 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      COUT     Out     0.549     10.725 r     -         
z_cry_3                                                             Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      CIN      In      -         10.725 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      SUM      Out     0.470     11.195 f     -         
z[4]                                                                Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                DFFC     D        In      -         11.730 f     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 11.791 is 6.174(52.4%) logic and 5.617(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.040
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.979

    - Propagation time:                      11.725
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.746

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d_fast[5] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                                Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d_fast[5]         DFFC     Q        Out     0.243     0.243 r      -         
din_d_fast[5]                                                       Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g2_0            LUT2     I1       In      -         0.778 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g2_0            LUT2     F        Out     0.570     1.348 r      -         
g2_0                                                                Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0              LUT4     I1       In      -         1.883 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0              LUT4     F        Out     0.570     2.453 r      -         
N_5_0_0_0                                                           Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     I0       In      -         2.988 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     F        Out     0.549     3.537 r      -         
N_12_n0                                                             Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_4                  LUT3     I1       In      -         4.072 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_4                  LUT3     F        Out     0.570     4.642 r      -         
N_12_n                                                              Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13                  LUT4     I1       In      -         5.177 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13                  LUT4     F        Out     0.570     5.747 r      -         
un13                                                                Net      -        -       0.596     -            14        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     I2       In      -         6.343 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     F        Out     0.462     6.805 r      -         
un17_i_1[1]                                                         Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     I2       In      -         7.206 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     F        Out     0.462     7.668 r      -         
un17_i[1]                                                           Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     I2       In      -         8.203 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     F        Out     0.462     8.665 r      -         
z_5_c3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     I1       In      -         9.066 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     F        Out     0.570     9.636 r      -         
z_axb_3_lofx_0                                                      Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      I0       In      -         10.171 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      COUT     Out     0.549     10.720 r     -         
z_cry_3                                                             Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      CIN      In      -         10.720 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      SUM      Out     0.470     11.190 f     -         
z[4]                                                                Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                DFFC     D        In      -         11.725 f     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 11.786 is 6.108(51.8%) logic and 5.678(48.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.040
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.979

    - Propagation time:                      11.704
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.725

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[6] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                                Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[6]              DFFC     Q        Out     0.243     0.243 r      -         
din_d[6]                                                            Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g2_0            LUT2     I0       In      -         0.778 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g2_0            LUT2     F        Out     0.549     1.327 r      -         
g2_0                                                                Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0              LUT4     I1       In      -         1.862 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0              LUT4     F        Out     0.570     2.432 r      -         
N_5_0_0_0                                                           Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     I0       In      -         2.967 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     F        Out     0.549     3.516 r      -         
N_12_n0                                                             Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_4                  LUT3     I1       In      -         4.051 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_4                  LUT3     F        Out     0.570     4.621 r      -         
N_12_n                                                              Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13                  LUT4     I1       In      -         5.156 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un13                  LUT4     F        Out     0.570     5.726 r      -         
un13                                                                Net      -        -       0.596     -            14        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     I2       In      -         6.322 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     F        Out     0.462     6.784 r      -         
un17_i_1[1]                                                         Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     I2       In      -         7.185 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     F        Out     0.462     7.647 r      -         
un17_i[1]                                                           Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     I2       In      -         8.182 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     F        Out     0.462     8.644 r      -         
z_5_c3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     I1       In      -         9.045 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     F        Out     0.570     9.615 r      -         
z_axb_3_lofx_0                                                      Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      I0       In      -         10.150 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      COUT     Out     0.549     10.699 r     -         
z_cry_3                                                             Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      CIN      In      -         10.699 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      SUM      Out     0.470     11.169 f     -         
z[4]                                                                Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                DFFC     D        In      -         11.704 f     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 11.765 is 6.087(51.7%) logic and 5.678(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.040
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.979

    - Propagation time:                      11.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.685

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d_fast[5] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.020 period=10.040) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival      No. of    
Name                                                                Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d_fast[5]         DFFC     Q        Out     0.243     0.243 r      -         
din_d_fast[5]                                                       Net      -        -       0.535     -            5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0_4            LUT2     I1       In      -         0.778 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0_4            LUT2     F        Out     0.570     1.348 r      -         
dout_12_1_0_a2_0_x2_0[6]                                            Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0_1            LUT4     I2       In      -         1.883 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.N_6_1.g0_1            LUT4     F        Out     0.462     2.345 r      -         
N_6_0                                                               Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     I1       In      -         2.880 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.g0_5                  LUT4     F        Out     0.570     3.450 r      -         
N_12_n0                                                             Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_m7             LUT3     I1       In      -         3.985 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_m7             LUT3     F        Out     0.570     4.555 r      -         
g0_1                                                                Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.dout_12_1[9]          LUT3     I0       In      -         5.090 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.dout_12_1[9]          LUT3     F        Out     0.549     5.639 r      -         
dout_12_1[9]                                                        Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     I1       In      -         6.174 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i_1[1]           LUT3     F        Out     0.570     6.744 r      -         
un17_i_1[1]                                                         Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     I2       In      -         7.145 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un17_i[1]             LUT4     F        Out     0.462     7.607 r      -         
un17_i[1]                                                           Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     I2       In      -         8.142 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_5_ac0_3        LUT3     F        Out     0.462     8.604 r      -         
z_5_c3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     I1       In      -         9.005 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_axb_3_lofx     LUT3     F        Out     0.570     9.575 r      -         
z_axb_3_lofx_0                                                      Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      I0       In      -         10.110 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_cry_3_0        ALU      COUT     Out     0.549     10.659 r     -         
z_cry_3                                                             Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      CIN      In      -         10.659 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.un20.z_s_4_0          ALU      SUM      Out     0.470     11.129 f     -         
z[4]                                                                Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]                DFFC     D        In      -         11.664 f     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 11.725 is 6.108(52.1%) logic and 5.617(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                            Arrival           
Instance                                                                      Reference     Type      Pin         Net             Time        Slack 
                                                                              Clock                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------
u_tmds_pll.pll_inst                                                           System        PLL       LOCK        pll_lock        0.000       -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                  System        PLL       LOCK        pll_lock        0.000       -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen                System        DHCEN     CLKOUT      clk_x4i_i       0.000       0.475 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN                  System        DHCEN     CLKOUT      eclko_i         0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                  System        PLL       CLKOUT      clk_x4          0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[0]     dll_step[0]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[1]     dll_step[1]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[2]     dll_step[2]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[3]     dll_step[3]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[4]     dll_step[4]     0.000       0.841 
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                  Starting                                                Required           
Instance                                                                                                                                          Reference     Type       Pin            Net             Time         Slack 
                                                                                                                                                  Clock                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_clkdiv                                                                                                                                          System        CLKDIV     RESETN         hdmi4_rst_n     1.376        -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll                                                                         System        DLL        STOP           n1013_6         1.376        -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv                                                                                     System        CLKDIV     HCLKIN         clk_x4i_i       1.376        0.475 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[0]     dll_step[0]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[0]     dll_step[0]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[1]     dll_step[1]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[1]     dll_step[1]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[2]     dll_step[2]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[2]     dll_step[2]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[3]     dll_step[3]     1.376        0.841 
=============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      1.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.243

    Number of logic level(s):                1
    Starting point:                          u_tmds_pll.pll_inst / LOCK
    Ending point:                            u_clkdiv / RESETN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                     Pin        Pin               Arrival     No. of    
Name                    Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
u_tmds_pll.pll_inst     PLL        LOCK       Out     0.000     0.000 r     -         
pll_lock                Net        -          -       0.535     -           2         
hdmi4_rst_n             LUT2       I0         In      -         0.535 r     -         
hdmi4_rst_n             LUT2       F          Out     0.549     1.084 r     -         
hdmi4_rst_n             Net        -          -       0.535     -           1         
u_clkdiv                CLKDIV     RESETN     In      -         1.619 r     -         
======================================================================================
Total path delay (propagation time + setup) of 1.619 is 0.549(33.9%) logic and 1.070(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      1.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.243

    Number of logic level(s):                1
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL / LOCK
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll / STOP
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                     PLL      LOCK     Out     0.000     0.000 r     -         
pll_lock                                                                         Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.n1013_s2     INV      I        In      -         0.535 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.n1013_s2     INV      O        Out     0.549     1.084 r     -         
n1013_6                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll        DLL      STOP     In      -         1.619 r     -         
===========================================================================================================================================
Total path delay (propagation time + setup) of 1.619 is 0.549(33.9%) logic and 1.070(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      0.901
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.475

    Number of logic level(s):                0
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                Pin        Pin               Arrival     No. of    
Name                                                               Type       Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen     DHCEN      CLKOUT     Out     0.000     0.000 r     -         
clk_x4i_i                                                          Net        -          -       0.901     -           64        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv      CLKDIV     HCLKIN     In      -         0.901 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 0.901 is 0.000(0.0%) logic and 0.901(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.841

    Number of logic level(s):                0
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN / CLKOUT
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst3_CLKDIV / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                   Pin        Pin               Arrival     No. of    
Name                                                                  Type       Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN          DHCEN      CLKOUT     Out     0.000     0.000 r     -         
eclko_i                                                               Net        -          -       0.535     -           3         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst3_CLKDIV     CLKDIV     HCLKIN     In      -         0.535 r     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.841

    Number of logic level(s):                0
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen / CLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                               Pin        Pin               Arrival     No. of    
Name                                                               Type      Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL       PLL       CLKOUT     Out     0.000     0.000 r     -         
clk_x4                                                             Net       -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen     DHCEN     CLKIN      In      -         0.535 r     -         
================================================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 311MB peak: 319MB)


Finished timing report (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 311MB peak: 319MB)

---------------------------------------
Resource Usage Report for video_top 

Mapping to part: gw2a_18cpbga484-8
Cell usage:
ALU             577 uses
CLKDIV          3 uses
DFF             191 uses
DFFC            1644 uses
DFFCE           592 uses
DFFE            252 uses
DFFNP           12 uses
DFFP            118 uses
DFFPE           9 uses
DFFR            30 uses
DFFRE           135 uses
DFFS            14 uses
DFFSE           52 uses
DHCEN           2 uses
DL              8 uses
DLCE            1 use
DLL             1 use
DQS             2 uses
GSR             5 uses
IDES8           2 uses
IDES8_MEM       16 uses
INV             54 uses
IODELAY         18 uses
MUX2_LUT5       102 uses
MUX2_LUT6       43 uses
OSER10          4 uses
OSER8           24 uses
OSER8_MEM       20 uses
PLL             3 uses
RAM16SDP2       1 use
RAM16SDP4       73 uses
SDP             5 uses
SDPB            1 use
SDPX9           4 uses
SDPX9B          8 uses
pROM            1 use
LUT1            10 uses
LUT2            802 uses
LUT3            890 uses
LUT4            1492 uses

I/O ports: 79
I/O primitives: 71
ELVDS_IOBUF    2 uses
ELVDS_OBUF     1 use
IBUF           3 uses
IOBUF          22 uses
OBUF           37 uses
TBUF           3 uses
TLVDS_IBUF     3 uses

I/O Register bits:                  0
Register bits not including I/Os:   3049 of 15552 (19%)

RAM/ROM usage summary
Block Rams : 19 of 46 (41%)

Total load per clock:
   video_top|pix_clk: 185
   video_top|I_clk: 296
   TMDS_PLL|clkout_inferred_clock: 5
   _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock: 2065
   _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock: 63
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock: 1
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock: 9
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock: 8
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock: 1
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock: 9
   _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock: 8
   pll_8bit_2lane|clkout_inferred_clock: 276
   _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock: 268
   _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock: 2
   _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock: 4

@S |Mapping Summary:
Total  LUTs: 3194 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 114MB peak: 319MB)

Process took 0h:00m:21s realtime, 0h:00m:21s cputime
# Mon Sep 28 15:06:24 2020

###########################################################]
