INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/sim/transmit_chain_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmit_chain_tb
