---
MainSourceFile:  /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289026
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289492
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289959
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          584487
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ram_t2p + bram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      27
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ram_t2p + bram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      28
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ram_1p + bram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      29
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ram_1p + bram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      37
    FilePath:        top.cpp
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_40_1:  '
    FileOffset:      40
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962331
        Length:          0
        ReplacementText: 'VITIS_LOOP_40_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_46_2:  '
    FileOffset:      46
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962427
        Length:          0
        ReplacementText: 'VITIS_LOOP_46_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_48_3:  '
    FileOffset:      48
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962505
        Length:          0
        ReplacementText: 'VITIS_LOOP_48_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_59_4:  '
    FileOffset:      59
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962708
        Length:          0
        ReplacementText: 'VITIS_LOOP_59_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_62_5:  '
    FileOffset:      62
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962782
        Length:          0
        ReplacementText: 'VITIS_LOOP_62_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_65_6:  '
    FileOffset:      65
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962904
        Length:          0
        ReplacementText: 'VITIS_LOOP_65_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_80_7:  '
    FileOffset:      80
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          963168
        Length:          0
        ReplacementText: 'VITIS_LOOP_80_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_82_8:  '
    FileOffset:      82
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          963238
        Length:          0
        ReplacementText: 'VITIS_LOOP_82_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_92_9:  '
    FileOffset:      92
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          963387
        Length:          0
        ReplacementText: 'VITIS_LOOP_92_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_95_10:  '
    FileOffset:      95
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_test/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          963497
        Length:          0
        ReplacementText: 'VITIS_LOOP_95_10: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, mul + dsp is invalid combination for bind_op'
    FileOffset:      107
    FilePath:        top.cpp
    Replacements:    
...
