library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.componentLib.all;

entity RAM_sync_512x32 is port(
		clk	: in std_logic;
      data	: in std_logic_vector(31 downto 0);
      address	: in std_logic_vector(8 downto 0);
      wren	: in std_logic;
		rden	: in std_logic;
      Q		: out std_logic_vector(31 downto 0);
);
end entity;

architecture logic of RAM_sync_512x32 is

type memory is array (0 to 511) of std_logic_vector(31 downto 0);
signal ram_block : memory; 	-- init ram

begin
	process (wren, rden, address, data)
	begin
		q <= (others => '0');
		-- write
		if(wren = '1') then
			ram_block(to_integer(unsigned(address))) <= data;
		-- read
		elsif(rden = '1') then
			q <= ram_block(to_integer(unsigned(address)));
		end if;
	end process;
end architecture logic;