{
  "design_name": "signal_generator",
  "trial_num": 1,
  "created_at": "2026-02-03T17:14:27.336357",
  "total_layers": 3,
  "layer_outputs": {
    "0": [
      {
        "code": "module signal_generator (\n    input wire clk,\n    input wire rst_n,\n    output reg [4:0] wave\n);\n\nreg [1:0] state;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state <= 2'b00;\n        wave <= 5'b00000;\n    end else begin\n        case (state)\n            2'b00: begin\n                wave <= wave + 1;\n                if (wave == 31) begin\n                    state <= 2'b01;\n                end\n            end\n            2'b01: begin\n                wave <= wave - 1;\n                if (wave == 0) begin\n                    state <= 2'b00;\n                end\n            end\n        endcase\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 0,
        "cached_at": "2026-02-03T17:14:40.017804",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T17:14:31.518472"
        }
      },
      {
        "code": "module signal_generator (\n    input wire clk,\n    input wire rst_n,\n    output reg [4:0] wave\n);\n\nreg [4:0] state;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state <= 5'b00000;\n        wave <= 5'b00000;\n    end else begin\n        case (state)\n            5'b00000: begin\n                wave <= wave + 1;\n                if (wave == 31) begin\n                    state <= 5'b00001;\n                end\n            end\n            5'b00001: begin\n                wave <= wave - 1;\n                if (wave == 0) begin\n                    state <= 5'b00000;\n                end\n            end\n        endcase\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 0,
        "cached_at": "2026-02-03T17:14:40.017807",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T17:14:35.918591"
        }
      },
      {
        "code": "module signal_generator (\n    input wire clk,\n    input wire rst_n,\n    output reg [4:0] wave\n);\n\nreg [2:0] state;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state <= 3'b000;\n        wave <= 5'b00000;\n    end else begin\n        case (state)\n            3'b000: begin\n                wave <= wave + 1;\n                if (wave == 5'd31)\n                    state <= 3'b001;\n            end\n            3'b001: begin\n                wave <= wave - 1;\n                if (wave == 5'd0)\n                    state <= 3'b000;\n            end\n        endcase\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 0,
        "cached_at": "2026-02-03T17:14:40.017808",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T17:14:40.017791"
        }
      }
    ],
    "1": [
      {
        "code": "module signal_generator (\n    input wire clk,\n    input wire rst_n,\n    output reg [4:0] wave\n);\n\nreg [1:0] state;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state <= 2'b00;\n        wave <= 5'b00000;\n    end else begin\n        case (state)\n            2'b00: begin\n                wave <= wave + 1;\n                if (wave == 31) begin\n                    state <= 2'b01;\n                end\n            end\n            2'b01: begin\n                wave <= wave - 1;\n                if (wave == 0) begin\n                    state <= 2'b00;\n                end\n            end\n        endcase\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 1,
        "cached_at": "2026-02-03T17:14:52.787356",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.75,
            0.75,
            0.75
          ],
          "generation_time": "2026-02-03T17:14:44.265224"
        }
      },
      {
        "code": "module signal_generator (\n    input wire clk,\n    input wire rst_n,\n    output reg [4:0] wave\n);\n\nreg [1:0] state;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state <= 2'b00;\n        wave <= 5'b00000;\n    end else begin\n        case (state)\n            2'b00: begin\n                wave <= wave + 1;\n                if (wave == 31) begin\n                    state <= 2'b01;\n                end\n            end\n            2'b01: begin\n                wave <= wave - 1;\n                if (wave == 0) begin\n                    state <= 2'b00;\n                end\n            end\n        endcase\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 1,
        "cached_at": "2026-02-03T17:14:52.787358",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.75,
            0.75,
            0.75
          ],
          "generation_time": "2026-02-03T17:14:48.514201"
        }
      },
      {
        "code": "module signal_generator (\n    input wire clk,\n    input wire rst_n,\n    output reg [4:0] wave\n);\n\nreg [1:0] state;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state <= 2'b00;\n        wave <= 5'b00000;\n    end else begin\n        case (state)\n            2'b00: begin\n                wave <= wave + 1;\n                if (wave == 31) begin\n                    state <= 2'b01;\n                end\n            end\n            2'b01: begin\n                wave <= wave - 1;\n                if (wave == 0) begin\n                    state <= 2'b00;\n                end\n            end\n        endcase\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 1,
        "cached_at": "2026-02-03T17:14:52.787360",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.75,
            0.75,
            0.75
          ],
          "generation_time": "2026-02-03T17:14:52.787342"
        }
      }
    ],
    "2": [
      {
        "code": "module signal_generator (\n    input wire clk,\n    input wire rst_n,\n    output reg [4:0] wave\n);\n\nreg [1:0] state;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state <= 2'b00;\n        wave <= 5'b00000;\n    end else begin\n        case (state)\n            2'b00: begin\n                wave <= wave + 1;\n                if (wave == 31) begin\n                    state <= 2'b01;\n                end\n            end\n            2'b01: begin\n                wave <= wave - 1;\n                if (wave == 0) begin\n                    state <= 2'b00;\n                end\n            end\n        endcase\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 2,
        "cached_at": "2026-02-03T17:15:05.596817",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.75,
            0.75,
            0.75
          ],
          "generation_time": "2026-02-03T17:14:57.084848"
        }
      },
      {
        "code": "module signal_generator (\n    input wire clk,\n    input wire rst_n,\n    output reg [4:0] wave\n);\n\nreg [1:0] state;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state <= 2'b00;\n        wave <= 5'b00000;\n    end else begin\n        case (state)\n            2'b00: begin\n                wave <= wave + 1;\n                if (wave == 31) begin\n                    state <= 2'b01;\n                end\n            end\n            2'b01: begin\n                wave <= wave - 1;\n                if (wave == 0) begin\n                    state <= 2'b00;\n                end\n            end\n        endcase\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 2,
        "cached_at": "2026-02-03T17:15:05.596820",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.75,
            0.75,
            0.75
          ],
          "generation_time": "2026-02-03T17:15:01.330321"
        }
      },
      {
        "code": "module signal_generator (\n    input wire clk,\n    input wire rst_n,\n    output reg [4:0] wave\n);\n\nreg [1:0] state;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        state <= 2'b00;\n        wave <= 5'b00000;\n    end else begin\n        case (state)\n            2'b00: begin\n                wave <= wave + 1;\n                if (wave == 31) begin\n                    state <= 2'b01;\n                end\n            end\n            2'b01: begin\n                wave <= wave - 1;\n                if (wave == 0) begin\n                    state <= 2'b00;\n                end\n            end\n        endcase\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 2,
        "cached_at": "2026-02-03T17:15:05.596821",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.75,
            0.75,
            0.75
          ],
          "generation_time": "2026-02-03T17:15:05.596803"
        }
      }
    ]
  },
  "metadata": {
    "last_updated": "2026-02-03T17:15:05.596826",
    "total_hdl_codes": 9
  }
}