hmLoadTopic({
hmKeywords:"",
hmTitle:"Load - Silos",
hmDescription:"The Abox contains a memory reference pipeline that can accept a new load or store instruction every cycle until a Dcache fill is required. Since the Dcache lines are only...",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I – Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">Load - Silos <\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">The Abox contains a memory reference pipeline that can accept a new load or store instruction every cycle until a Dcache fill is required. Since the Dcache lines are only allocated on load misses, the Abox can accept a new instruction every cycle until a load miss occurs. When a load miss occurs the Ibox stops issuing all instructions that use the load port of the register file or<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">are otherwise handled by the Abox.<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">These instructions include LDL_L\/LDQ_L, STL_C\/STQ_C, HW_MTPR, HW_MFPR, FETCH, FETCH_M, RPCC, RS, RC, and MB. It also includes all memory format branch instructions, JMP, JSR, JSR_COROUTINE, and RET.<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">However, a JSR with a destination of R31 may be issued.<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">Because the result of each Dcache lookup is known late in the pipeline (stage [6]) and instructions are issued in pipe stage [3], there can be two instructions in the Abox pipeline behind a load instruction that misses the Dcache. These two instructions are handled as follows: <\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">• Loads that hit the Dcache are allowed to complete—hit under miss.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">• Load misses are placed in a silo and replayed in order after the first load miss completes.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">• Store instructions are presented to the Dcache at their normal time with respect to the pipeline. They are placed in the silo and presented to the write buffer in order with respect to load misses.<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">To improve performance, the Ibox is allowed to restart the execution of Abox directed instructions before the last pending Dcache fill is complete. Dcache fill transactions result in four data transfers from the BIU to the Dcache. These transfers can each be separated by one or more cycles depending on the characteristics of the external cache and memory subsystems. The BIU attempts to send the quadword of the fill block that the CPU originally<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">requested in the first of these four transfers (it is always able to accomplish this for reads that hit in the external cache). Therefore, the pending load instruction that requested the Dcache fill can complete before the Dcache fill finishes. Dcache fill data accumulates one quadword at a time into a &quot;pending fill&quot; latch, rather than being written into the cache array as it is received from the BIU. When the load miss silo is empty and the requested quadword<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">for the last outstanding load miss is received, the Ibox resumes execution of Abox-directed instructions despite the still-pending Dcache fill. When the entire cache line has been received from the BIU, it is written into the Dcache data array whenever the array is not busy with a load or a store.<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-size: 1.09rem; font-family: Arial,Helvetica,sans-serif; font-weight: bold;\">2.5.4 Write Buffer<\/strong><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">The Abox contains a write buffer for two purposes.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">• To minimize the number of CPU stall cycles by providing a high bandwidth (but finite) resource for receiving store data. This is required since the 21064\/21064A can generate store data at the peak rate of one quadword every CPU cycle, which is greater than the rate at which the external cache subsystem can accept the data. <\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">• To attempt to aggregate-store data into aligned 32-byte cache blocks to maximize the rate at which data may be written from the BIU into the external cache.<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">The write-merging operation of the write buffer can result in the order of offchip<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">writes being different from the order in which their corresponding store<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">instructions were executed. Further, the write buffer may collapse multiple<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">stores to the same location into a single off-chip write transaction. Software<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">that requires strict write ordering, or that multiple stores to the same location<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">result in multiple off-chip write sequences, must insert a memory barrier<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">instruction between the store instructions of interest.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">In addition to store instructions, MB, STQ_C, STL_C, FETCH, and FETCH_M<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">instructions are also written into the write buffer and sent off-chip. Unlike<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">stores, however, these write buffer-directed instructions are never merged into<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">a write buffer entry with other instructions.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">The write buffer has four entries; each has storage for up to 32 bytes. The<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">buffer has a &quot;head&quot; pointer and &quot;tail&quot; pointer. The buffer puts new commands<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">into empty tail entries and takes commands out of nonempty head entries.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">The head pointer increments when an entry is unloaded to the BIU, and the<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">tail pointer increments when new data is put into the tail entry. The head<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">and tail pointers only point to the same entry when the buffer has zero or four<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">nonempty entries. If no writes ever merge with existing nonempty entries,<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">the ordering of writes with respect to other writes will be maintained. The<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">write buffer never reorders writes except to merge them into nonempty entries.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">Once a write merges into a nonempty slot, its &quot;programmed&quot; order is lost with<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">respect to both writes in the same slot and writes in other slots.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">The write buffer attempts to send its head entry off-chip by requesting the BIU<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">when one of the following conditions is met:<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">• The write buffer contains at least two valid entries.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">• The write buffer contains one valid entry and at least 256 CPU cycles have<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">elapsed since the execution of the last write buffer-directed instruction.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">The 8-bit counter is cleared when one of the following conditions is met.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">The write buffer is empty.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">The write buffer unloads an entry.<\/span><\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif; font-weight: bold;\">21064 only<\/strong><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">—A write-merge operation is executed.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">• The write buffer contains an MB, STQ_C or STL_C instruction.<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">• A load miss is pending to an address currently valid in the write buffer<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">that requires the write buffer to be flushed. The write buffer is completely<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.91rem; font-family: \'Times New Roman\',Times,Georgia,serif;\">flushed regardless of which entry matches the address.<\/span><\/p>\n\r"
})
