Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Dec  7 17:15:55 2013
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) encoder	mb_plb
  (0x81420000-0x8142ffff) click	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83c20000-0x83c2ffff) fall_timer	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:click - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:encoder - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:fall_timer - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:fall_timer - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc3s500efg320-4 -bt
implementation/system.bit  -bd bootloops/microblaze_0.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.3 - iMPACT P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.3
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
INFO:iMPACT - Digilent Plugin: no JTAG device was found.
File version of /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.8.0-34-generic.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of /opt/Xilinx/14.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc2c64a, Version : 0
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.3/ISE_DS/ISE/xbr/data/xc2c64a.bsd...
INFO:iMPACT:501 - '1': Added Device xc2c64a successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xcf04s, Version : 13
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.3/ISE_DS/ISE/xcf/data/xcf04s.bsd...
INFO:iMPACT:501 - '1': Added Device xcf04s successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc3s500e, Version : 4
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/xc3s500e.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s500e successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
INFO:iMPACT:501 - '1': Added Device xc3s500e successfully.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      1 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1001 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!
Save project successfully
xterm -e xmd -opt etc/xmd_microblaze_0.opt&
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
