module newmul8x_v;

	// Inputs
	reg clr;
	reg clk;
	reg [7:0] a;
	reg [7:0] b;

	// Outputs
	wire [31:0] Q;

	// Instantiate the Unit Under Test (UUT)
	accummul8x8 uut (
		.clr(clr), 
		.clk(clk), 
		.a(a), 
		.b(b), 
		.Q(Q)
	);


	initial begin
		// Initialize Inputs
		clr = 1;
		   clk =0;
		a = 0;
		b = 0;

		// Wait 100 ns for global reset to finish
		#20;
      clr = 0;		
	
		// Add stimulus here

	end
     always #5 clk=~clk;
	  always #5 a[7]= ~a[7];
	  always #10 a[6]= ~a[6];
	  always #20 a[5]= ~a[5];
	  always #40 a[4]= ~a[4];
	  always #80 a[3]= ~a[3];
	  always #160 a[2]= ~a[2];
	  always #320 a[1]= ~a[1];
	  always #640 a[0]= ~a[0];

	  always #1280 b[7]= ~b[7];
	  always #2560 b[6]= ~b[6];
	  always #5120 b[5]= ~b[5];
	  always #10240 b[4]= ~b[4];
	  always #20480 b[3]= ~b[3];
	  always #40960 b[2]= ~b[2];
	  always #81920 b[1]= ~b[1];
	  always #163840 b[0]= ~b[0];

endmodule
