Analysis & Synthesis report for top_module
Thu Sep 19 13:11:11 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Sep 19 13:11:11 2024              ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; top_module                                     ;
; Top-level Entity Name              ; top_module                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; top_module         ; top_module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Sep 19 13:10:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lcd1602_controller.v
    Info (12023): Found entity 1: LCD1602_controller File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 332
Warning (10229): Verilog HDL Expression warning at top_module_color.v(18): truncated literal to match 2 bits File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file top_module_color.v
    Info (12023): Found entity 1: top_module_color File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file color_sensor3.v
    Info (12023): Found entity 1: color_sensor3 File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_identifier1.v
    Info (12023): Found entity 1: color_identifier1 File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_identifier1.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file debounceprueba1.v
    Info (12023): Found entity 1: debounce_better_version File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 102
    Info (12023): Found entity 2: clock_enable File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 113
    Info (12023): Found entity 3: my_dff_en File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 122
    Info (12023): Found entity 4: debounce File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 226
    Info (12023): Found entity 5: antirebote File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: top_module File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 227
Info (12021): Found 1 design units, including 1 entities, in source file fsm_mascota.v
    Info (12023): Found entity 1: fsm_mascota File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_dec.v
    Info (12023): Found entity 1: display_dec File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bcdtosseg.v
    Info (12023): Found entity 1: BCDtoSSeg File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/BCDtoSSeg.v Line: 1
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "antirebote" for hierarchy "antirebote:anti_A" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 295
Info (12128): Elaborating entity "fsm_mascota" for hierarchy "fsm_mascota:fsm" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 338
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(130): truncated value with size 32 to match size of target (2) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 130
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(137): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 137
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(147): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 147
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(153): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 153
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(154): truncated value with size 32 to match size of target (2) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 154
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(157): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 157
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(159): truncated value with size 32 to match size of target (2) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 159
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(165): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 165
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(171): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 171
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(173): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 173
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(174): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 174
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(179): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 179
Info (10264): Verilog HDL Case Statement information at fsm_mascota.v(144): all case item expressions in this case statement are onehot File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 144
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(186): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 186
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(187): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 187
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(188): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 188
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(189): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 189
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(190): truncated value with size 32 to match size of target (3) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 190
Info (10264): Verilog HDL Case Statement information at fsm_mascota.v(185): all case item expressions in this case statement are onehot File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 185
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(205): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 205
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(209): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 209
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(213): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 213
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(217): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 217
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(221): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 221
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(225): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 225
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(229): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 229
Info (12128): Elaborating entity "display_dec" for hierarchy "display_dec:display" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 349
Warning (10230): Verilog HDL assignment warning at display_dec.v(41): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 41
Warning (10230): Verilog HDL assignment warning at display_dec.v(43): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 43
Warning (10230): Verilog HDL assignment warning at display_dec.v(44): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 44
Warning (10230): Verilog HDL assignment warning at display_dec.v(45): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 45
Warning (10230): Verilog HDL assignment warning at display_dec.v(47): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 47
Warning (10230): Verilog HDL assignment warning at display_dec.v(48): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 48
Warning (10230): Verilog HDL assignment warning at display_dec.v(49): truncated value with size 32 to match size of target (4) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 49
Info (12128): Elaborating entity "BCDtoSSeg" for hierarchy "display_dec:display|BCDtoSSeg:bcdtosseg" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 17
Info (12128): Elaborating entity "top_module_color" for hierarchy "top_module_color:color_sensor" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 359
Info (12128): Elaborating entity "color_sensor3" for hierarchy "top_module_color:color_sensor|color_sensor3:sensor_inst" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v Line: 31
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(56): truncated value with size 21 to match size of target (17) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 56
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(82): truncated value with size 32 to match size of target (21) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 82
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(87): truncated value with size 32 to match size of target (21) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 87
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(92): truncated value with size 32 to match size of target (21) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 92
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(97): truncated value with size 32 to match size of target (21) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 97
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(103): truncated value with size 32 to match size of target (17) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 103
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(104): truncated value with size 32 to match size of target (17) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 104
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(105): truncated value with size 32 to match size of target (17) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 105
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(143): truncated value with size 17 to match size of target (16) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 143
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(144): truncated value with size 17 to match size of target (16) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 144
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(145): truncated value with size 17 to match size of target (16) File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 145
Info (12128): Elaborating entity "color_identifier1" for hierarchy "top_module_color:color_sensor|color_identifier1:identifier_inst" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v Line: 39
Info (12128): Elaborating entity "LCD1602_controller" for hierarchy "LCD1602_controller:u_lcd_controller" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 379
Error (10054): Verilog HDL File I/O error at LCD1602_controller.v(396): can't open Verilog Design File "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/data.txt" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 396
Error (12152): Can't elaborate user hierarchy "LCD1602_controller:u_lcd_controller" File: C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 379
Info (144001): Generated suppressed messages file C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/output_files/top_module.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 44 warnings
    Error: Peak virtual memory: 4737 megabytes
    Error: Processing ended: Thu Sep 19 13:11:11 2024
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/output_files/top_module.map.smsg.


