;redcode
;assert 1
	SPL 0, <-22
	JMN -620, 100
	ADD #219, 60
	ADD 211, 60
	MOV @727, <-10
	ADD 211, 60
	MOV -7, <-20
	SPL 0, #-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	ADD 211, 60
	SUB <-20, 100
	MOV #12, @200
	ADD 211, 60
	SUB <-20, 100
	CMP 262, @0
	SUB #32, @5
	SUB <-20, 300
	JMP 12, <10
	SUB -0, <130
	JMP 12, <10
	SUB -0, <130
	SUB @121, 103
	DJN @200, 5
	SPL <5, <-22
	SUB #32, @5
	SLT 321, 50
	SLT 11, <20
	SUB @1, @2
	CMP @1, @2
	SLT 1, <800
	SLT 1, <800
	SUB #32, @5
	JMP 12, <10
	DJN @200, 5
	JMP 0, 13
	SUB #12, @200
	MOV <-20, 100
	SUB 421, 1
	MOV <-20, 100
	JMP 12, <10
	SUB <-20, 300
	SPL 0, <-22
	JMP 12, <10
	SPL 0, <-22
	SPL 0, <-22
	DJN @200, 5
	JMP 0, 13
	SPL 0, <-22
