Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 21 20:02:41 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4dpath_timing_summary_routed.rpt -pb lab4dpath_timing_summary_routed.pb -rpx lab4dpath_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4dpath
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (30)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (30)
-------------------------------------
 There are 30 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.307        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          4.307        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[9]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.693ns  (logic 8.876ns (56.564%)  route 6.816ns (43.436%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    P18                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  x3_IBUF[9]_inst/O
                         net (fo=19, routed)          2.166     3.118    crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      3.841     6.959 r  crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.176     8.136    t3[13]
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.153     8.289 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.679     8.968    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331     9.299 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.299    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.675 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.675    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    y_OBUF[5]_inst_i_1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.107 r  y_OBUF[9]_inst_i_1/O[3]
                         net (fo=1, routed)           2.794    12.901    y_OBUF[9]
    K15                  OBUF (Prop_obuf_I_O)         2.791    15.693 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.693    y[9]
    K15                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.693    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.586ns  (logic 8.782ns (56.341%)  route 6.805ns (43.659%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    P18                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  x3_IBUF[9]_inst/O
                         net (fo=19, routed)          2.166     3.118    crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      3.841     6.959 r  crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.176     8.136    t3[13]
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.153     8.289 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.679     8.968    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331     9.299 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.299    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.675 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.675    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    y_OBUF[5]_inst_i_1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.031 r  y_OBUF[9]_inst_i_1/O[2]
                         net (fo=1, routed)           2.783    12.814    y_OBUF[8]
    L15                  OBUF (Prop_obuf_I_O)         2.772    15.586 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.586    y[8]
    L15                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.548ns  (logic 8.759ns (56.337%)  route 6.789ns (43.663%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    P18                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  x3_IBUF[9]_inst/O
                         net (fo=19, routed)          2.166     3.118    crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      3.841     6.959 r  crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.176     8.136    t3[13]
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.153     8.289 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.679     8.968    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331     9.299 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.299    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.675 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.675    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.990 r  y_OBUF[5]_inst_i_1/O[3]
                         net (fo=1, routed)           2.766    12.757    y_OBUF[5]
    M17                  OBUF (Prop_obuf_I_O)         2.791    15.548 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.548    y[5]
    M17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.536ns  (logic 8.872ns (57.107%)  route 6.664ns (42.893%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    P18                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  x3_IBUF[9]_inst/O
                         net (fo=19, routed)          2.166     3.118    crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      3.841     6.959 r  crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.176     8.136    t3[13]
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.153     8.289 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.679     8.968    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331     9.299 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.299    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.675 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.675    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    y_OBUF[5]_inst_i_1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.115 r  y_OBUF[9]_inst_i_1/O[1]
                         net (fo=1, routed)           2.641    12.757    y_OBUF[7]
    M15                  OBUF (Prop_obuf_I_O)         2.779    15.536 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.536    y[7]
    M15                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.536    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.531ns  (logic 8.769ns (56.463%)  route 6.762ns (43.537%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    P18                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  x3_IBUF[9]_inst/O
                         net (fo=19, routed)          2.166     3.118    crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      3.841     6.959 r  crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.176     8.136    t3[13]
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.153     8.289 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.679     8.968    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331     9.299 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.299    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.675 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.675    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.792    y_OBUF[5]_inst_i_1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.011 r  y_OBUF[9]_inst_i_1/O[0]
                         net (fo=1, routed)           2.739    12.751    y_OBUF[6]
    M16                  OBUF (Prop_obuf_I_O)         2.780    15.531 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.531    y[6]
    M16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.395ns  (logic 8.778ns (57.015%)  route 6.618ns (42.985%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    P18                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  x3_IBUF[9]_inst/O
                         net (fo=19, routed)          2.166     3.118    crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      3.841     6.959 r  crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.176     8.136    t3[13]
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.153     8.289 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.679     8.968    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331     9.299 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.299    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.675 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.675    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.998 r  y_OBUF[5]_inst_i_1/O[1]
                         net (fo=1, routed)           2.595    12.594    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         2.802    15.395 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.395    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.326ns  (logic 8.685ns (56.668%)  route 6.641ns (43.332%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    P18                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  x3_IBUF[9]_inst/O
                         net (fo=19, routed)          2.166     3.118    crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      3.841     6.959 r  crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.176     8.136    t3[13]
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.153     8.289 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.679     8.968    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331     9.299 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.299    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.675 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.675    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.914 r  y_OBUF[5]_inst_i_1/O[2]
                         net (fo=1, routed)           2.619    12.533    y_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         2.793    15.326 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.326    y[4]
    M14                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.326    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.257ns  (logic 8.657ns (56.741%)  route 6.600ns (43.259%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    P18                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  x3_IBUF[9]_inst/O
                         net (fo=19, routed)          2.166     3.118    crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[13])
                                                      3.841     6.959 r  crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.176     8.136    t3[13]
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.153     8.289 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.679     8.968    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.331     9.299 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.299    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.675 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.675    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.894 r  y_OBUF[5]_inst_i_1/O[0]
                         net (fo=1, routed)           2.578    12.472    y_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         2.785    15.257 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.257    y[2]
    N16                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 x1[9]
                            (input port)
  Destination:            y[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.958ns  (logic 8.720ns (58.295%)  route 6.238ns (41.705%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  x1[9] (IN)
                         net (fo=0)                   0.000     0.000    x1[9]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x1_IBUF[9]_inst/O
                         net (fo=19, routed)          2.069     3.030    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      3.841     6.871 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=2, routed)           1.088     7.959    t1[11]
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.150     8.109 r  y_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.490     8.599    y_OBUF[1]_inst_i_4_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.328     8.927 r  y_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.927    y_OBUF[1]_inst_i_7_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.570 r  y_OBUF[1]_inst_i_1/O[3]
                         net (fo=1, routed)           2.592    12.161    y_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         2.797    14.958 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.958    y[1]
    N17                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.958    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 x1[9]
                            (input port)
  Destination:            y[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.887ns  (logic 8.650ns (58.105%)  route 6.237ns (41.895%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  x1[9] (IN)
                         net (fo=0)                   0.000     0.000    x1[9]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x1_IBUF[9]_inst/O
                         net (fo=19, routed)          2.069     3.030    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      3.841     6.871 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=2, routed)           1.088     7.959    t1[11]
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.150     8.109 r  y_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.490     8.599    y_OBUF[1]_inst_i_4_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.328     8.927 r  y_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.927    y_OBUF[1]_inst_i_7_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.505 r  y_OBUF[1]_inst_i_1/O[2]
                         net (fo=1, routed)           2.590    12.095    y_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         2.792    14.887 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.887    y[0]
    N18                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  5.113    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             0 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.722ns  (logic 2.091ns (56.164%)  route 1.632ns (43.836%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.575     0.750    crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      0.609     1.359 r  crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=2, routed)           0.271     1.631    t2[14]
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.676 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.676    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.740 r  y_OBUF[1]_inst_i_1/O[3]
                         net (fo=1, routed)           0.786     2.525    y_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.197     3.722 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.722    y[1]
    N17                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.773ns  (logic 2.095ns (55.522%)  route 1.678ns (44.478%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.575     0.750    crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_P[16])
                                                      0.609     1.359 r  crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[16]
                         net (fo=2, routed)           0.298     1.658    t2[16]
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.703 r  y_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.703    y_OBUF[5]_inst_i_8_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.769 r  y_OBUF[5]_inst_i_1/O[1]
                         net (fo=1, routed)           0.805     2.574    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.199     3.773 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.773    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.793ns  (logic 2.090ns (55.116%)  route 1.702ns (44.884%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.575     0.750    crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_P[15])
                                                      0.609     1.359 r  crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=2, routed)           0.351     1.710    t2[15]
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.755 r  y_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.755    y_OBUF[5]_inst_i_9_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.825 r  y_OBUF[5]_inst_i_1/O[0]
                         net (fo=1, routed)           0.777     2.602    y_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.191     3.793 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.793    y[2]
    N16                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.794ns  (logic 2.085ns (54.950%)  route 1.709ns (45.050%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.575     0.750    crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      0.609     1.359 r  crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[18]
                         net (fo=2, routed)           0.271     1.631    t2[18]
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.676 r  y_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.676    y_OBUF[5]_inst_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.740 r  y_OBUF[5]_inst_i_1/O[3]
                         net (fo=1, routed)           0.863     2.603    y_OBUF[5]
    M17                  OBUF (Prop_obuf_I_O)         1.191     3.794 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.794    y[5]
    M17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.795ns  (logic 2.090ns (55.063%)  route 1.705ns (44.937%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.575     0.750    crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_P[13])
                                                      0.609     1.359 r  crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           0.329     1.689    t2[13]
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  y_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.734    y_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.799 r  y_OBUF[1]_inst_i_1/O[2]
                         net (fo=1, routed)           0.801     2.600    y_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.195     3.795 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.795    y[0]
    N18                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 2.091ns (54.936%)  route 1.715ns (45.064%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.575     0.750    crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_P[17])
                                                      0.609     1.359 r  crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[17]
                         net (fo=2, routed)           0.329     1.689    t2[17]
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.734 r  y_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.734    y_OBUF[5]_inst_i_7_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.799 r  y_OBUF[5]_inst_i_1/O[2]
                         net (fo=1, routed)           0.811     2.610    y_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         1.196     3.806 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.806    y[4]
    M14                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.821ns  (logic 2.073ns (54.257%)  route 1.748ns (45.743%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.575     0.750    crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_P[20])
                                                      0.609     1.359 r  crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           0.357     1.716    t2[20]
    SLICE_X12Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.761 r  y_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.761    y_OBUF[9]_inst_i_7_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.827 r  y_OBUF[9]_inst_i_1/O[1]
                         net (fo=1, routed)           0.816     2.643    y_OBUF[7]
    M15                  OBUF (Prop_obuf_I_O)         1.177     3.821 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.821    y[7]
    M15                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x3[1]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.845ns  (logic 2.096ns (54.516%)  route 1.749ns (45.484%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  x3[1] (IN)
                         net (fo=0)                   0.000     0.000    x3[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  x3_IBUF[1]_inst/O
                         net (fo=1, routed)           0.686     0.873    crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      0.609     1.482 r  crm932_c/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[22]
                         net (fo=1, routed)           0.185     1.667    t3[22]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.712 r  y_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.712    y_OBUF[9]_inst_i_5_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.776 r  y_OBUF[9]_inst_i_1/O[3]
                         net (fo=1, routed)           0.878     2.654    y_OBUF[9]
    K15                  OBUF (Prop_obuf_I_O)         1.191     3.845 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.845    y[9]
    K15                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.859ns  (logic 2.070ns (53.649%)  route 1.789ns (46.351%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.575     0.750    crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_P[21])
                                                      0.609     1.359 r  crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[21]
                         net (fo=2, routed)           0.331     1.691    t2[21]
    SLICE_X12Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.736 r  y_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.736    y_OBUF[9]_inst_i_6_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.801 r  y_OBUF[9]_inst_i_1/O[2]
                         net (fo=1, routed)           0.883     2.683    y_OBUF[8]
    L15                  OBUF (Prop_obuf_I_O)         1.176     3.859 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.859    y[8]
    L15                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[2]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.875ns  (logic 2.178ns (56.200%)  route 1.697ns (43.800%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x2[2] (IN)
                         net (fo=0)                   0.000     0.000    x2[2]
    R13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  x2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.575     0.750    crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      0.609     1.359 r  crm932_b/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[18]
                         net (fo=2, routed)           0.271     1.631    t2[18]
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.676 r  y_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.676    y_OBUF[5]_inst_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.785 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.785    y_OBUF[5]_inst_i_1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.838 r  y_OBUF[9]_inst_i_1/O[0]
                         net (fo=1, routed)           0.851     2.689    y_OBUF[6]
    M16                  OBUF (Prop_obuf_I_O)         1.186     3.875 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.875    y[6]
    M16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------





