TRACE::2021-08-13.20:12:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:12:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:12:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-13.20:12:49::SCWPlatform::Opened new HwDB with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:12:49::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-08-13.20:12:49::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hnn_fpga_wrapper",
	"systems":	[{
			"systemName":	"hnn_fpga_wrapper",
			"systemDesc":	"hnn_fpga_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hnn_fpga_wrapper"
		}]
}
TRACE::2021-08-13.20:12:49::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-08-13.20:12:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-13.20:12:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-13.20:12:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-13.20:12:49::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-13.20:12:49::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:12:49::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:12:49::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:12:49::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:12:49::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:12:49::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:12:49::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:12:49::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:12:49::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-08-13.20:12:49::SCWPlatform::Generating the sources  .
TRACE::2021-08-13.20:12:49::SCWBDomain::Generating boot domain sources.
TRACE::2021-08-13.20:12:49::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-08-13.20:12:49::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:12:49::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:12:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:12:49::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:12:49::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:12:49::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:12:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-13.20:12:49::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:12:49::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:12:49::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:12:49::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:12:49::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:12:49::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:12:49::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-13.20:12:49::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.20:12:50::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.20:12:50::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-13.20:13:19::SCWPlatform::Generating sources Done.
TRACE::2021-08-13.20:13:19::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-13.20:13:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-13.20:13:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-13.20:13:19::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-13.20:13:19::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-08-13.20:13:19::SCWPlatform::Generating the sources  .
TRACE::2021-08-13.20:13:19::SCWBDomain::Generating boot domain sources.
TRACE::2021-08-13.20:13:19::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-08-13.20:13:19::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:19::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:19::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:19::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:19::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:19::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:19::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:19::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:19::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-08-13.20:13:19::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:19::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:19::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:19::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:19::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:19::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:19::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-13.20:13:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.20:13:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.20:13:19::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-13.20:13:30::SCWPlatform::Generating sources Done.
TRACE::2021-08-13.20:13:30::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:30::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:30::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:30::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:30::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:30::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:30::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:30::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:30::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-08-13.20:13:30::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-08-13.20:13:30::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-08-13.20:13:30::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-08-13.20:13:30::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-08-13.20:13:30::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-08-13.20:13:30::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-13.20:13:30::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:30::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:30::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:30::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-08-13.20:13:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.20:13:31::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.20:13:31::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-08-13.20:13:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.20:13:31::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hnn_fpga_wrapper",
	"systems":	[{
			"systemName":	"hnn_fpga_wrapper",
			"systemDesc":	"hnn_fpga_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hnn_fpga_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63e148411dc6ca5afd8b9450483514cb",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d4b843e9f81f007a7ee4fe55b55514c3",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:31::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:31::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:31::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hnn_fpga_wrapper",
	"systems":	[{
			"systemName":	"hnn_fpga_wrapper",
			"systemDesc":	"hnn_fpga_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hnn_fpga_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63e148411dc6ca5afd8b9450483514cb",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d4b843e9f81f007a7ee4fe55b55514c3",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-13.20:13:32::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-13.20:13:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-13.20:13:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-13.20:13:32::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:32::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-13.20:13:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.20:13:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:33::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:33::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:33::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:33::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:33::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:33::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:33::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:33::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:33::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:33::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:33::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:33::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:33::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:33::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:33::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:33::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:33::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hnn_fpga_wrapper",
	"systems":	[{
			"systemName":	"hnn_fpga_wrapper",
			"systemDesc":	"hnn_fpga_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hnn_fpga_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63e148411dc6ca5afd8b9450483514cb",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d4b843e9f81f007a7ee4fe55b55514c3",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-13.20:13:33::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:33::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:33::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:33::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:33::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:33::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:33::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:33::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:33::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:33::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:33::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-13.20:13:33::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-08-13.20:13:40::SCWPlatform::Started generating the artifacts platform hnn_fpga_wrapper
TRACE::2021-08-13.20:13:40::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-13.20:13:40::SCWPlatform::Started generating the artifacts for system configuration hnn_fpga_wrapper
LOG::2021-08-13.20:13:40::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-08-13.20:13:40::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-08-13.20:13:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-13.20:13:40::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-08-13.20:13:40::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-08-13.20:13:40::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-08-13.20:13:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-13.20:13:40::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-08-13.20:13:40::SCWSystem::Checking the domain standalone_domain
LOG::2021-08-13.20:13:40::SCWSystem::Not a boot domain 
LOG::2021-08-13.20:13:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-13.20:13:40::SCWDomain::Generating domain artifcats
TRACE::2021-08-13.20:13:40::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-13.20:13:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/qemu/
TRACE::2021-08-13.20:13:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/qemu/
TRACE::2021-08-13.20:13:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/standalone_domain/qemu/
TRACE::2021-08-13.20:13:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/standalone_domain/qemu/
TRACE::2021-08-13.20:13:40::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-08-13.20:13:40::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2021-08-13.20:13:40::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-08-13.20:13:40::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-13.20:13:40::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-13.20:13:40::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.20:13:40::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-13.20:13:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-13.20:13:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-13.20:13:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-08-13.20:13:40::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-13.20:13:40::SCWMssOS::Copying to export directory.
TRACE::2021-08-13.20:13:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-13.20:13:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-13.20:13:40::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-13.20:13:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-13.20:13:40::SCWSystem::Completed Processing the sysconfig hnn_fpga_wrapper
LOG::2021-08-13.20:13:40::SCWPlatform::Completed generating the artifacts for system configuration hnn_fpga_wrapper
TRACE::2021-08-13.20:13:40::SCWPlatform::Started preparing the platform 
TRACE::2021-08-13.20:13:40::SCWSystem::Writing the bif file for system config hnn_fpga_wrapper
TRACE::2021-08-13.20:13:40::SCWSystem::dir created 
TRACE::2021-08-13.20:13:40::SCWSystem::Writing the bif 
TRACE::2021-08-13.20:13:40::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-13.20:13:40::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-13.20:13:40::SCWPlatform::Completed generating the platform
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hnn_fpga_wrapper",
	"systems":	[{
			"systemName":	"hnn_fpga_wrapper",
			"systemDesc":	"hnn_fpga_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hnn_fpga_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63e148411dc6ca5afd8b9450483514cb",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d4b843e9f81f007a7ee4fe55b55514c3",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"60989c70d65b98608cf78d2aa6046c24",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-13.20:13:40::SCWPlatform::updated the xpfm file.
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hnn_fpga_wrapper",
	"systems":	[{
			"systemName":	"hnn_fpga_wrapper",
			"systemDesc":	"hnn_fpga_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hnn_fpga_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63e148411dc6ca5afd8b9450483514cb",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d4b843e9f81f007a7ee4fe55b55514c3",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"60989c70d65b98608cf78d2aa6046c24",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hnn_fpga_wrapper",
	"systems":	[{
			"systemName":	"hnn_fpga_wrapper",
			"systemDesc":	"hnn_fpga_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hnn_fpga_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63e148411dc6ca5afd8b9450483514cb",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d4b843e9f81f007a7ee4fe55b55514c3",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"60989c70d65b98608cf78d2aa6046c24",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-13.20:13:41::SCWPlatform::Started generating the artifacts platform hnn_fpga_wrapper
TRACE::2021-08-13.20:13:41::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-13.20:13:41::SCWPlatform::Started generating the artifacts for system configuration hnn_fpga_wrapper
LOG::2021-08-13.20:13:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-13.20:13:41::SCWDomain::Generating domain artifcats
TRACE::2021-08-13.20:13:41::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-13.20:13:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/qemu/
TRACE::2021-08-13.20:13:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/qemu/
TRACE::2021-08-13.20:13:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/standalone_domain/qemu/
TRACE::2021-08-13.20:13:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/standalone_domain/qemu/
TRACE::2021-08-13.20:13:41::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-13.20:13:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-13.20:13:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-13.20:13:41::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-08-13.20:13:41::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-13.20:13:41::SCWMssOS::Copying to export directory.
TRACE::2021-08-13.20:13:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-13.20:13:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-13.20:13:41::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-13.20:13:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-13.20:13:41::SCWSystem::Completed Processing the sysconfig hnn_fpga_wrapper
LOG::2021-08-13.20:13:41::SCWPlatform::Completed generating the artifacts for system configuration hnn_fpga_wrapper
TRACE::2021-08-13.20:13:41::SCWPlatform::Started preparing the platform 
TRACE::2021-08-13.20:13:41::SCWSystem::Writing the bif file for system config hnn_fpga_wrapper
TRACE::2021-08-13.20:13:41::SCWSystem::dir created 
TRACE::2021-08-13.20:13:41::SCWSystem::Writing the bif 
TRACE::2021-08-13.20:13:41::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-13.20:13:41::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-13.20:13:41::SCWPlatform::Completed generating the platform
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:13:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:13:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:13:41::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:13:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:13:41::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hnn_fpga_wrapper",
	"systems":	[{
			"systemName":	"hnn_fpga_wrapper",
			"systemDesc":	"hnn_fpga_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hnn_fpga_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63e148411dc6ca5afd8b9450483514cb",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d4b843e9f81f007a7ee4fe55b55514c3",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"60989c70d65b98608cf78d2aa6046c24",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-13.20:13:41::SCWPlatform::updated the xpfm file.
LOG::2021-08-13.20:20:36::SCWPlatform::Started generating the artifacts platform hnn_fpga_wrapper
TRACE::2021-08-13.20:20:36::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-13.20:20:36::SCWPlatform::Started generating the artifacts for system configuration hnn_fpga_wrapper
LOG::2021-08-13.20:20:36::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-08-13.20:20:36::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-08-13.20:20:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-13.20:20:36::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-08-13.20:20:36::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:20:36::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:20:36::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:20:36::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:20:36::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:20:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:20:36::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:20:36::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:20:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:20:36::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:20:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:20:36::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:20:36::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-13.20:20:36::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-13.20:20:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-13.20:20:36::SCWBDomain::System Command Ran  C:&  cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl & make 
TRACE::2021-08-13.20:20:38::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2021-08-13.20:20:38::SCWBDomain::make[1]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:38::SCWBDomain::p_fsbl_bsp'

TRACE::2021-08-13.20:20:38::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-13.20:20:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:20:38::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-13.20:20:38::SCWBDomain::cts"

TRACE::2021-08-13.20:20:38::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:38::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-13.20:20:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-13.20:20:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-13.20:20:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:20:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-13.20:20:40::SCWBDomain::jects"

TRACE::2021-08-13.20:20:40::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-13.20:20:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-13.20:20:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_3/src"

TRACE::2021-08-13.20:20:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:20:40::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-13.20:20:40::SCWBDomain::cts"

TRACE::2021-08-13.20:20:40::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_3/src'

TRACE::2021-08-13.20:20:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_3/src'

TRACE::2021-08-13.20:20:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-13.20:20:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:20:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-13.20:20:40::SCWBDomain::jects"

TRACE::2021-08-13.20:20:40::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-13.20:20:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-13.20:20:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-13.20:20:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-08-13.20:20:41::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2021-08-13.20:20:41::SCWBDomain::t-lto-objects"

TRACE::2021-08-13.20:20:41::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-13.20:20:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-13.20:20:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-13.20:20:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-08-13.20:20:41::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-08-13.20:20:41::SCWBDomain::lto-objects"

TRACE::2021-08-13.20:20:41::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-13.20:20:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-13.20:20:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-13.20:20:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:41::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:41::SCWBDomain::ects"

TRACE::2021-08-13.20:20:41::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-13.20:20:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-13.20:20:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-13.20:20:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:20:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-13.20:20:42::SCWBDomain::jects"

TRACE::2021-08-13.20:20:42::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-13.20:20:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-13.20:20:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-13.20:20:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:20:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-13.20:20:42::SCWBDomain::cts"

TRACE::2021-08-13.20:20:42::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-13.20:20:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-13.20:20:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-13.20:20:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:20:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-13.20:20:42::SCWBDomain::jects"

TRACE::2021-08-13.20:20:42::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-13.20:20:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:43::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-13.20:20:43::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-13.20:20:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:43::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:43::SCWBDomain::ects"

TRACE::2021-08-13.20:20:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:43::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-13.20:20:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:43::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-13.20:20:43::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src"

TRACE::2021-08-13.20:20:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-08-13.20:20:43::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-08-13.20:20:43::SCWBDomain::bjects"

TRACE::2021-08-13.20:20:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:43::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:20:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:43::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:20:43::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-13.20:20:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:43::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:43::SCWBDomain::ects"

TRACE::2021-08-13.20:20:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:43::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-13.20:20:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:43::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-13.20:20:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-13.20:20:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:44::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:44::SCWBDomain::ects"

TRACE::2021-08-13.20:20:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:44::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-13.20:20:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:44::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-13.20:20:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-13.20:20:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:20:44::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-13.20:20:44::SCWBDomain::jects"

TRACE::2021-08-13.20:20:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:44::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-13.20:20:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:44::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-13.20:20:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-13.20:20:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-08-13.20:20:44::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-08-13.20:20:44::SCWBDomain::bjects"

TRACE::2021-08-13.20:20:45::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:45::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-13.20:20:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:45::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-13.20:20:45::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-13.20:20:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:20:45::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-13.20:20:45::SCWBDomain::jects"

TRACE::2021-08-13.20:20:45::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:45::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-13.20:20:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:45::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-13.20:20:45::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-13.20:20:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:45::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:45::SCWBDomain::ects"

TRACE::2021-08-13.20:20:45::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:45::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-13.20:20:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:45::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-13.20:20:45::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-13.20:20:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:45::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:45::SCWBDomain::ects"

TRACE::2021-08-13.20:20:45::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:45::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-13.20:20:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:45::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-13.20:20:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-13.20:20:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:20:46::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-13.20:20:46::SCWBDomain::ts"

TRACE::2021-08-13.20:20:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:46::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-13.20:20:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:46::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-13.20:20:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-13.20:20:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-13.20:20:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-08-13.20:20:46::SCWBDomain::-objects"

TRACE::2021-08-13.20:20:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:46::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-13.20:20:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:47::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-13.20:20:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-13.20:20:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-13.20:20:47::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-08-13.20:20:47::SCWBDomain::objects"

TRACE::2021-08-13.20:20:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:47::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-13.20:20:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:47::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-13.20:20:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-13.20:20:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:47::SCWBDomain::ects"

TRACE::2021-08-13.20:20:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:47::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-13.20:20:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:47::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-13.20:20:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-13.20:20:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:47::SCWBDomain::ects"

TRACE::2021-08-13.20:20:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:47::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-13.20:20:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:47::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-13.20:20:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-13.20:20:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:47::SCWBDomain::ects"

TRACE::2021-08-13.20:20:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:47::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-13.20:20:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:48::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-13.20:20:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-13.20:20:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-13.20:20:48::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-08-13.20:20:48::SCWBDomain::to-objects"

TRACE::2021-08-13.20:20:48::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:48::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-13.20:20:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:48::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-13.20:20:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-13.20:20:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:20:48::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-13.20:20:48::SCWBDomain::cts"

TRACE::2021-08-13.20:20:48::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:48::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-13.20:20:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:48::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-13.20:20:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src"

TRACE::2021-08-13.20:20:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:20:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:20:48::SCWBDomain::ects"

TRACE::2021-08-13.20:20:49::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:49::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-13.20:20:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:49::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-13.20:20:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src"

TRACE::2021-08-13.20:20:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:20:49::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-13.20:20:49::SCWBDomain::cts"

TRACE::2021-08-13.20:20:49::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:49::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-13.20:20:49::SCWBDomain::"Include files for this library have already been copied."

TRACE::2021-08-13.20:20:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:49::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-13.20:20:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-13.20:20:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-13.20:20:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-08-13.20:20:49::SCWBDomain::objects"

TRACE::2021-08-13.20:20:49::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:49::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-13.20:20:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:49::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-13.20:20:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-13.20:20:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:20:50::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-13.20:20:50::SCWBDomain::ts"

TRACE::2021-08-13.20:20:50::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:50::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-13.20:20:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:50::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-13.20:20:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-13.20:20:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-13.20:20:50::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-13.20:20:50::SCWBDomain::"

TRACE::2021-08-13.20:20:50::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:50::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-13.20:20:50::SCWBDomain::"Compiling avbuf"

TRACE::2021-08-13.20:20:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:20:59::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-13.20:20:59::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-13.20:20:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:20:59::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-13.20:20:59::SCWBDomain::ts"

TRACE::2021-08-13.20:20:59::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:20:59::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-13.20:20:59::SCWBDomain::"Compiling axipmon"

TRACE::2021-08-13.20:21:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:03::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-13.20:21:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_3/src"

TRACE::2021-08-13.20:21:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-13.20:21:03::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-13.20:21:03::SCWBDomain::"

TRACE::2021-08-13.20:21:03::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:03::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_3/src'

TRACE::2021-08-13.20:21:03::SCWBDomain::"Compiling canps"

TRACE::2021-08-13.20:21:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:07::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_3/src'

TRACE::2021-08-13.20:21:07::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-13.20:21:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:21:07::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-13.20:21:07::SCWBDomain::ts"

TRACE::2021-08-13.20:21:07::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:07::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-13.20:21:08::SCWBDomain::"Compiling clockps"

TRACE::2021-08-13.20:21:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:13::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-13.20:21:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-13.20:21:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-13.20:21:14::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-08-13.20:21:14::SCWBDomain::to-objects"

TRACE::2021-08-13.20:21:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:14::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-13.20:21:14::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-08-13.20:21:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:14::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-13.20:21:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-13.20:21:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-13.20:21:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-08-13.20:21:15::SCWBDomain::-objects"

TRACE::2021-08-13.20:21:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:15::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-13.20:21:15::SCWBDomain::"Compiling cpu_cortexa53"

TRACE::2021-08-13.20:21:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:15::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-13.20:21:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-13.20:21:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:21:15::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:21:15::SCWBDomain::s"

TRACE::2021-08-13.20:21:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:15::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-13.20:21:15::SCWBDomain::"Compiling csudma"

TRACE::2021-08-13.20:21:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:18::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-13.20:21:18::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-13.20:21:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:21:18::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-13.20:21:18::SCWBDomain::ts"

TRACE::2021-08-13.20:21:18::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:18::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-13.20:21:18::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-08-13.20:21:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:18::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-13.20:21:18::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-13.20:21:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-13.20:21:18::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-13.20:21:18::SCWBDomain::"

TRACE::2021-08-13.20:21:18::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:18::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-13.20:21:18::SCWBDomain::"Compiling dpdma"

TRACE::2021-08-13.20:21:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:21::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-13.20:21:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-13.20:21:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:21:21::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-13.20:21:21::SCWBDomain::ts"

TRACE::2021-08-13.20:21:21::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:21::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-13.20:21:22::SCWBDomain::"Compiling emacps"

TRACE::2021-08-13.20:21:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:27::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-13.20:21:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-13.20:21:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:21:27::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:21:27::SCWBDomain::s"

TRACE::2021-08-13.20:21:27::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:27::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-13.20:21:27::SCWBDomain::"Compiling gpiops"

TRACE::2021-08-13.20:21:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:32::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-13.20:21:32::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src"

TRACE::2021-08-13.20:21:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:21:32::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-13.20:21:32::SCWBDomain::cts"

TRACE::2021-08-13.20:21:32::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:32::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:21:32::SCWBDomain::"Compiling hnn_fpga"

TRACE::2021-08-13.20:21:35::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:35::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:21:36::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:36::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:21:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:36::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:21:36::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-13.20:21:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:21:36::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:21:36::SCWBDomain::s"

TRACE::2021-08-13.20:21:36::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:36::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-13.20:21:36::SCWBDomain::"Compiling iicps"

TRACE::2021-08-13.20:21:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-13.20:21:41::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-13.20:21:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:21:41::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:21:41::SCWBDomain::s"

TRACE::2021-08-13.20:21:41::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-13.20:21:41::SCWBDomain::"Compiling ipipsu"

TRACE::2021-08-13.20:21:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:44::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-13.20:21:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-13.20:21:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:21:44::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-13.20:21:44::SCWBDomain::ts"

TRACE::2021-08-13.20:21:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:44::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-13.20:21:44::SCWBDomain::"Compiling pciepsu"

TRACE::2021-08-13.20:21:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:48::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-13.20:21:48::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-13.20:21:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:21:48::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-13.20:21:48::SCWBDomain::cts"

TRACE::2021-08-13.20:21:48::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:48::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-13.20:21:48::SCWBDomain::"Compiling qspipsu"

TRACE::2021-08-13.20:21:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:52::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-13.20:21:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-13.20:21:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:21:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-13.20:21:52::SCWBDomain::ts"

TRACE::2021-08-13.20:21:52::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:52::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-13.20:21:52::SCWBDomain::"Compiling resetps"

TRACE::2021-08-13.20:21:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:54::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-13.20:21:54::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-13.20:21:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:21:54::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:21:54::SCWBDomain::s"

TRACE::2021-08-13.20:21:54::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:54::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-13.20:21:54::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-08-13.20:21:56::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:56::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-13.20:21:56::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-13.20:21:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:21:56::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:21:56::SCWBDomain::s"

TRACE::2021-08-13.20:21:56::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:21:56::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-13.20:21:56::SCWBDomain::"Compiling scugic"

TRACE::2021-08-13.20:21:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:21:59::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-13.20:22:00::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-13.20:22:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-13.20:22:00::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-08-13.20:22:00::SCWBDomain::

TRACE::2021-08-13.20:22:00::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:00::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-13.20:22:00::SCWBDomain::"Compiling sdps"

TRACE::2021-08-13.20:22:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:04::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-13.20:22:04::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-13.20:22:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:22:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-13.20:22:04::SCWBDomain::jects"

TRACE::2021-08-13.20:22:04::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:04::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-13.20:22:04::SCWBDomain::"Compiling standalone ARMv8 64 bit"

TRACE::2021-08-13.20:22:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:13::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-13.20:22:13::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-13.20:22:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:22:13::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:22:13::SCWBDomain::ects"

TRACE::2021-08-13.20:22:13::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:13::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-13.20:22:13::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-08-13.20:22:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:17::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-13.20:22:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-13.20:22:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:22:17::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:22:17::SCWBDomain::s"

TRACE::2021-08-13.20:22:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:17::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-13.20:22:17::SCWBDomain::"Compiling ttcps"

TRACE::2021-08-13.20:22:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:19::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-13.20:22:19::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-13.20:22:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:22:19::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:22:19::SCWBDomain::s"

TRACE::2021-08-13.20:22:19::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:19::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-13.20:22:19::SCWBDomain::"Compiling uartps"

TRACE::2021-08-13.20:22:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:22::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-13.20:22:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-13.20:22:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:22:22::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:22:22::SCWBDomain::s"

TRACE::2021-08-13.20:22:23::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:23::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-13.20:22:23::SCWBDomain::"Compiling usbpsu"

TRACE::2021-08-13.20:22:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:28::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-13.20:22:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-13.20:22:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-13.20:22:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-08-13.20:22:28::SCWBDomain::objects"

TRACE::2021-08-13.20:22:28::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:28::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-13.20:22:28::SCWBDomain::"Compiling video_common"

TRACE::2021-08-13.20:22:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:31::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-13.20:22:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-13.20:22:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-13.20:22:31::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-13.20:22:31::SCWBDomain::"

TRACE::2021-08-13.20:22:31::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:31::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-13.20:22:32::SCWBDomain::"Compiling wdtps"

TRACE::2021-08-13.20:22:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:33::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-13.20:22:33::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src"

TRACE::2021-08-13.20:22:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:22:33::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:22:33::SCWBDomain::s"

TRACE::2021-08-13.20:22:33::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:33::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-13.20:22:33::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-08-13.20:22:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:36::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-13.20:22:36::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src"

TRACE::2021-08-13.20:22:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-13.20:22:36::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-13.20:22:36::SCWBDomain::"

TRACE::2021-08-13.20:22:36::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:36::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-13.20:22:36::SCWBDomain::"Compiling xilpm library"

TRACE::2021-08-13.20:22:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-13.20:22:39::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-13.20:22:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:22:39::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-13.20:22:39::SCWBDomain::ects"

TRACE::2021-08-13.20:22:39::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-13.20:22:39::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-08-13.20:22:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:44::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-13.20:22:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-13.20:22:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-13.20:22:44::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-08-13.20:22:44::SCWBDomain::

TRACE::2021-08-13.20:22:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqm
TRACE::2021-08-13.20:22:44::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-13.20:22:44::SCWBDomain::"Compiling zdma"

TRACE::2021-08-13.20:22:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:47::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-13.20:22:47::SCWBDomain::'Finished building libraries'

TRACE::2021-08-13.20:22:47::SCWBDomain::make[1]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp
TRACE::2021-08-13.20:22:47::SCWBDomain::_fsbl_bsp'

TRACE::2021-08-13.20:22:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2021-08-13.20:22:47::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2021-08-13.20:22:48::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2021-08-13.20:22:48::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2021-08-13.20:22:48::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2021-08-13.20:22:49::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2021-08-13.20:22:49::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2021-08-13.20:22:49::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2021-08-13.20:22:50::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2021-08-13.20:22:50::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:51::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2021-08-13.20:22:51::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:52::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2021-08-13.20:22:52::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2021-08-13.20:22:56::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2021-08-13.20:22:57::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2021-08-13.20:22:59::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:22:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2021-08-13.20:22:59::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:23:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2021-08-13.20:23:00::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:23:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2021-08-13.20:23:00::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:23:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2021-08-13.20:23:01::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:23:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2021-08-13.20:23:01::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:23:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2021-08-13.20:23:02::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:23:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2021-08-13.20:23:03::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:23:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2021-08-13.20:23:03::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:23:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2021-08-13.20:23:03::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-13.20:23:04::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xf
TRACE::2021-08-13.20:23:04::SCWBDomain::sbl_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xf
TRACE::2021-08-13.20:23:04::SCWBDomain::sbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  
TRACE::2021-08-13.20:23:04::SCWBDomain::xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -f
TRACE::2021-08-13.20:23:04::SCWBDomain::fat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--s
TRACE::2021-08-13.20:23:04::SCWBDomain::tart-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                       
TRACE::2021-08-13.20:23:04::SCWBDomain::                                                                                         -n  -Wl,--gc-sections -Lzynqmp_fsbl_bs
TRACE::2021-08-13.20:23:04::SCWBDomain::p/psu_cortexa53_0/lib -Tlscript.ld

LOG::2021-08-13.20:23:26::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-08-13.20:23:26::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-08-13.20:23:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-13.20:23:26::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-08-13.20:23:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:23:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:23:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:23:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:23:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:23:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:23:26::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:23:26::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:23:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:23:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:23:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:23:26::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-13.20:23:26::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-13.20:23:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-13.20:23:26::SCWBDomain::System Command Ran  C:&  cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw & make 
TRACE::2021-08-13.20:23:26::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2021-08-13.20:23:26::SCWBDomain::make[1]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:26::SCWBDomain::mp_pmufw_bsp'

TRACE::2021-08-13.20:23:26::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-13.20:23:26::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-13.20:23:26::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-13.20:23:26::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:26::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:26::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-13.20:23:26::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:26::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-13.20:23:26::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-13.20:23:26::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-13.20:23:26::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-13.20:23:26::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:27::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-13.20:23:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:27::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-13.20:23:27::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/canps_v3_3/src"

TRACE::2021-08-13.20:23:27::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-13.20:23:27::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-13.20:23:27::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:27::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_3/src'

TRACE::2021-08-13.20:23:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:27::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_3/src'

TRACE::2021-08-13.20:23:27::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-13.20:23:27::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-13.20:23:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-13.20:23:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:27::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-13.20:23:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:27::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-13.20:23:27::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src"

TRACE::2021-08-13.20:23:27::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:23:27::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:23:27::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:27::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-13.20:23:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:27::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-13.20:23:27::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-13.20:23:27::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:23:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:23:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:27::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:28::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-13.20:23:28::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-13.20:23:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-13.20:23:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:28::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:28::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-13.20:23:28::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-13.20:23:28::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-13.20:23:28::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:28::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:28::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-13.20:23:28::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-13.20:23:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-13.20:23:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:28::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:28::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-13.20:23:28::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:23:28::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:23:28::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:28::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:28::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-13.20:23:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/hnn_fpga_v1_0/src"

TRACE::2021-08-13.20:23:28::SCWBDomain::make -C psu_pmu_0/libsrc/hnn_fpga_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-08-13.20:23:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-08-13.20:23:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:29::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:29::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-13.20:23:29::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:23:29::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:23:29::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:29::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:29::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-13.20:23:29::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:23:29::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:23:29::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:29::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:29::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-13.20:23:29::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-13.20:23:29::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-13.20:23:29::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:29::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:29::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-13.20:23:29::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-08-13.20:23:29::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-08-13.20:23:29::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:29::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:29::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-13.20:23:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-13.20:23:29::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-13.20:23:29::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-13.20:23:29::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:30::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:30::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-13.20:23:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:30::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-13.20:23:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-13.20:23:30::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:23:30::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:23:30::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:30::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:30::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-13.20:23:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:30::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-13.20:23:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-13.20:23:30::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:23:30::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:23:30::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:30::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:30::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-13.20:23:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:30::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-13.20:23:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-13.20:23:30::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-08-13.20:23:30::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-08-13.20:23:30::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:30::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:30::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-13.20:23:31::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-08-13.20:23:31::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:31::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-08-13.20:23:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:31::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-13.20:23:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-13.20:23:31::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-08-13.20:23:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-08-13.20:23:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:31::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-13.20:23:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:31::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-13.20:23:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-13.20:23:31::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:23:31::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:23:31::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:31::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-13.20:23:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:31::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-13.20:23:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-13.20:23:31::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:23:31::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:23:31::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:31::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-13.20:23:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:32::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-13.20:23:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-13.20:23:32::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:23:32::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:23:32::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:32::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:32::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-13.20:23:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:32::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-13.20:23:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-13.20:23:32::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-08-13.20:23:32::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-08-13.20:23:32::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:32::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:32::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-13.20:23:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:32::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-13.20:23:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-13.20:23:32::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-13.20:23:32::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-13.20:23:32::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:32::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:32::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-13.20:23:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:32::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-13.20:23:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src"

TRACE::2021-08-13.20:23:32::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-13.20:23:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-13.20:23:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:32::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:32::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-13.20:23:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:33::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-13.20:23:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-13.20:23:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-08-13.20:23:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-08-13.20:23:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:33::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:33::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-13.20:23:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:33::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-13.20:23:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src"

TRACE::2021-08-13.20:23:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-13.20:23:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-13.20:23:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:33::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:33::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-13.20:23:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:33::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-13.20:23:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-13.20:23:33::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:23:33::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:23:33::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:33::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:33::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-13.20:23:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:33::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-13.20:23:33::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-13.20:23:33::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-13.20:23:33::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-13.20:23:33::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:34::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:34::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-13.20:23:34::SCWBDomain::"Compiling avbuf"

TRACE::2021-08-13.20:23:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:41::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-13.20:23:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-13.20:23:41::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:23:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:23:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:41::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:41::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-13.20:23:41::SCWBDomain::"Compiling axipmon"

TRACE::2021-08-13.20:23:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:44::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-13.20:23:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/canps_v3_3/src"

TRACE::2021-08-13.20:23:44::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-13.20:23:44::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-13.20:23:44::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:44::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_3/src'

TRACE::2021-08-13.20:23:44::SCWBDomain::"Compiling canps"

TRACE::2021-08-13.20:23:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:47::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_3/src'

TRACE::2021-08-13.20:23:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-13.20:23:47::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:23:47::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:23:47::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:47::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-13.20:23:47::SCWBDomain::"Compiling clockps"

TRACE::2021-08-13.20:23:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:52::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-13.20:23:52::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src"

TRACE::2021-08-13.20:23:52::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-08-13.20:23:52::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-08-13.20:23:52::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:52::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-13.20:23:52::SCWBDomain::"Compiling cpu"

TRACE::2021-08-13.20:23:53::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:53::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-13.20:23:53::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:53::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-13.20:23:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:53::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-13.20:23:53::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-13.20:23:53::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-13.20:23:53::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-13.20:23:53::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:53::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:53::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-13.20:23:53::SCWBDomain::"Compiling csudma"

TRACE::2021-08-13.20:23:55::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:55::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-13.20:23:55::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-13.20:23:55::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:23:55::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:23:55::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:55::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:55::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-13.20:23:56::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-08-13.20:23:56::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:56::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-13.20:23:56::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-13.20:23:56::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-13.20:23:56::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-13.20:23:56::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:56::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:56::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-13.20:23:56::SCWBDomain::"Compiling dpdma"

TRACE::2021-08-13.20:23:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:23:58::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-13.20:23:58::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-13.20:23:58::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:23:58::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:23:58::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:23:58::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:23:58::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-13.20:23:58::SCWBDomain::"Compiling emacps"

TRACE::2021-08-13.20:24:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-13.20:24:05::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-13.20:24:05::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-13.20:24:05::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-13.20:24:05::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:05::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-13.20:24:05::SCWBDomain::"Compiling gpiops"

TRACE::2021-08-13.20:24:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-13.20:24:10::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/hnn_fpga_v1_0/src"

TRACE::2021-08-13.20:24:10::SCWBDomain::make -C psu_pmu_0/libsrc/hnn_fpga_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-13.20:24:10::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-13.20:24:10::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:10::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:24:10::SCWBDomain::"Compiling hnn_fpga"

TRACE::2021-08-13.20:24:12::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:24:12::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:24:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/hnn_fpga_v1_0/src'

TRACE::2021-08-13.20:24:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-13.20:24:12::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-13.20:24:12::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-13.20:24:12::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:12::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-13.20:24:13::SCWBDomain::"Compiling iicps"

TRACE::2021-08-13.20:24:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:20::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-13.20:24:20::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-13.20:24:20::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-13.20:24:20::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-13.20:24:20::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:20::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:20::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-13.20:24:21::SCWBDomain::"Compiling ipipsu"

TRACE::2021-08-13.20:24:24::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:24::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-13.20:24:24::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-13.20:24:24::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:24:24::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:24:24::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:25::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:25::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-13.20:24:25::SCWBDomain::"Compiling pciepsu"

TRACE::2021-08-13.20:24:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:31::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-13.20:24:31::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-13.20:24:31::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-13.20:24:31::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-13.20:24:31::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:31::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-13.20:24:31::SCWBDomain::"Compiling qspipsu"

TRACE::2021-08-13.20:24:35::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:35::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-13.20:24:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-13.20:24:35::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:24:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:24:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:35::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:35::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-13.20:24:35::SCWBDomain::"Compiling resetps"

TRACE::2021-08-13.20:24:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:37::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-13.20:24:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-13.20:24:37::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-13.20:24:37::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-13.20:24:37::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:37::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:37::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-13.20:24:37::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-08-13.20:24:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:39::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-13.20:24:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-13.20:24:40::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-08-13.20:24:40::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-08-13.20:24:40::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:40::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-13.20:24:40::SCWBDomain::"Compiling sdps"

TRACE::2021-08-13.20:24:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:43::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-13.20:24:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-13.20:24:43::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-13.20:24:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-13.20:24:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:43::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-13.20:24:43::SCWBDomain::"Compiling standalone";

TRACE::2021-08-13.20:24:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:50::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-13.20:24:50::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-13.20:24:50::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:24:50::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:24:50::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:50::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-13.20:24:50::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-08-13.20:24:56::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:24:56::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-13.20:24:56::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-13.20:24:56::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-13.20:24:56::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-13.20:24:56::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:24:56::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:24:56::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-13.20:24:56::SCWBDomain::"Compiling ttcps"

TRACE::2021-08-13.20:25:00::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:00::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-13.20:25:01::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-13.20:25:01::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-13.20:25:01::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-13.20:25:01::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:25:01::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:25:01::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-13.20:25:01::SCWBDomain::"Compiling uartps"

TRACE::2021-08-13.20:25:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:07::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-13.20:25:07::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-13.20:25:07::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-13.20:25:07::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-13.20:25:07::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:25:07::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:25:07::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-13.20:25:07::SCWBDomain::"Compiling usbpsu"

TRACE::2021-08-13.20:25:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:15::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-13.20:25:16::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-13.20:25:16::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-08-13.20:25:16::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-08-13.20:25:16::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:25:16::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:25:16::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-13.20:25:16::SCWBDomain::"Compiling video_common"

TRACE::2021-08-13.20:25:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:22::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-13.20:25:22::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-13.20:25:22::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-13.20:25:22::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-13.20:25:22::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:25:22::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:25:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-13.20:25:23::SCWBDomain::"Compiling wdtps"

TRACE::2021-08-13.20:25:26::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:26::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-13.20:25:26::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src"

TRACE::2021-08-13.20:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:25:26::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:25:26::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:25:26::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:25:26::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-13.20:25:26::SCWBDomain::"Compiling xilfpga Library"

TRACE::2021-08-13.20:25:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:31::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-13.20:25:31::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-13.20:25:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-13.20:25:31::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-13.20:25:31::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:25:31::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:25:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-13.20:25:31::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-08-13.20:25:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:40::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-13.20:25:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src"

TRACE::2021-08-13.20:25:40::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-13.20:25:40::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-13.20:25:40::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:25:40::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:25:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-13.20:25:40::SCWBDomain::"Compiling Xilskey Library"

TRACE::2021-08-13.20:25:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:48::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-13.20:25:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-13.20:25:48::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-08-13.20:25:48::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-08-13.20:25:48::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-13.20:25:48::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynq
TRACE::2021-08-13.20:25:48::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-13.20:25:48::SCWBDomain::"Compiling zdma"

TRACE::2021-08-13.20:25:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:53::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-13.20:25:53::SCWBDomain::'Finished building libraries'

TRACE::2021-08-13.20:25:53::SCWBDomain::make[1]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqm
TRACE::2021-08-13.20:25:53::SCWBDomain::p_pmufw_bsp'

TRACE::2021-08-13.20:25:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:53::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:25:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:55::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:25:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:56::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:25:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:56::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:25:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:57::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:25:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:57::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:25:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:58::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:25:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:59::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:25:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:59::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:25:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:25:59::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:00::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:00::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:01::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:01::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:02::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:02::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:03::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:03::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:04::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:04::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:04::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:05::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:05::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:06::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:06::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:06::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:07::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:07::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:08::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:08::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:08::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:09::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:09::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:10::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:11::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:11::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:11::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:12::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:13::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:13::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:14::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:14::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:15::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:15::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:16::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:16::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:18::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:19::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:20::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:21::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:21::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:22::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:22::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:23::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:23::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:24::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-13.20:26:24::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-13.20:26:25::SCWBDomain::mb-gcc -o executable.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  pm_gpp.o  pm_hooks.o  xpf
TRACE::2021-08-13.20:26:25::SCWBDomain::w_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_extern.o  pm_usb.o 
TRACE::2021-08-13.20:26:25::SCWBDomain:: xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xpfw_mod_stl.o  pm
TRACE::2021-08-13.20:26:25::SCWBDomain::_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm_qspi.o  pm_ddr.
TRACE::2021-08-13.20:26:25::SCWBDomain::o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpfw_aib.o  pm_noti
TRACE::2021-08-13.20:26:25::SCWBDomain::fier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_requirement.o  x
TRACE::2021-08-13.20:26:25::SCWBDomain::pfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      -mlittle-endian 
TRACE::2021-08-13.20:26:25::SCWBDomain::-mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-l
TRACE::2021-08-13.20:26:25::SCWBDomain::c,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc
TRACE::2021-08-13.20:26:25::SCWBDomain::,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                           
TRACE::2021-08-13.20:26:25::SCWBDomain::                                                        -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_p
TRACE::2021-08-13.20:26:25::SCWBDomain::mu_0/lib -Tlscript.ld

LOG::2021-08-13.20:26:38::SCWSystem::Checking the domain standalone_domain
LOG::2021-08-13.20:26:38::SCWSystem::Not a boot domain 
LOG::2021-08-13.20:26:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-13.20:26:38::SCWDomain::Generating domain artifcats
TRACE::2021-08-13.20:26:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-13.20:26:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/qemu/
TRACE::2021-08-13.20:26:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/qemu/
TRACE::2021-08-13.20:26:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/standalone_domain/qemu/
TRACE::2021-08-13.20:26:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/export/hnn_fpga_wrapper/sw/hnn_fpga_wrapper/standalone_domain/qemu/
TRACE::2021-08-13.20:26:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-13.20:26:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:26:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:26:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:26:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:26:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:26:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:26:38::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:26:38::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:26:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:26:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:26:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:26:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:26:38::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-13.20:26:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:26:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-13.20:26:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-13.20:26:38::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-08-13.20:26:38::SCWMssOS::doing bsp build ... 
TRACE::2021-08-13.20:26:38::SCWMssOS::System Command Ran  C: & cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2021-08-13.20:26:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-13.20:26:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:26:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-13.20:26:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:26:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_3/src"

TRACE::2021-08-13.20:26:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:26:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-13.20:26:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:26:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-13.20:26:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-08-13.20:26:39::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-13.20:26:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-08-13.20:26:40::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-13.20:26:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:26:40::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-13.20:26:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:26:40::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-13.20:26:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:26:40::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-13.20:26:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:26:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-13.20:26:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:26:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src"

TRACE::2021-08-13.20:26:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-08-13.20:26:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-13.20:26:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:26:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-13.20:26:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:26:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-13.20:26:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:26:42::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-13.20:26:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-08-13.20:26:42::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-13.20:26:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:26:42::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-13.20:26:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:26:42::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-13.20:26:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:26:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-13.20:26:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:26:43::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-13.20:26:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-13.20:26:43::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-13.20:26:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-13.20:26:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-13.20:26:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:26:44::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-13.20:26:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:26:44::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-13.20:26:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:26:44::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-13.20:26:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-13.20:26:45::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-13.20:26:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:26:45::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-13.20:26:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:26:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-13.20:26:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-13.20:26:45::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:46::SCWMssOS::"Compiling avbuf"

TRACE::2021-08-13.20:26:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-13.20:26:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:26:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:49::SCWMssOS::"Compiling axipmon"

TRACE::2021-08-13.20:26:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_3/src"

TRACE::2021-08-13.20:26:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-13.20:26:52::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:53::SCWMssOS::"Compiling canps"

TRACE::2021-08-13.20:26:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-13.20:26:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:26:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:26:56::SCWMssOS::"Compiling clockps"

TRACE::2021-08-13.20:27:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-13.20:27:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-13.20:27:00::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:00::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-08-13.20:27:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-13.20:27:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-13.20:27:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:01::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2021-08-13.20:27:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-13.20:27:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:27:01::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:01::SCWMssOS::"Compiling csudma"

TRACE::2021-08-13.20:27:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-13.20:27:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:27:03::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:03::SCWMssOS::"Compiling ddrcpsu"

TRACE::2021-08-13.20:27:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-13.20:27:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-13.20:27:04::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:04::SCWMssOS::"Compiling dpdma"

TRACE::2021-08-13.20:27:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-13.20:27:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:27:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:06::SCWMssOS::"Compiling emacps"

TRACE::2021-08-13.20:27:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-13.20:27:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:27:10::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:10::SCWMssOS::"Compiling gpiops"

TRACE::2021-08-13.20:27:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src"

TRACE::2021-08-13.20:27:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/hnn_fpga_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:27:13::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:13::SCWMssOS::"Compiling hnn_fpga"

TRACE::2021-08-13.20:27:15::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-13.20:27:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:27:15::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:15::SCWMssOS::"Compiling iicps"

TRACE::2021-08-13.20:27:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-13.20:27:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:27:20::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:20::SCWMssOS::"Compiling ipipsu"

TRACE::2021-08-13.20:27:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-13.20:27:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:27:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:21::SCWMssOS::"Compiling pciepsu"

TRACE::2021-08-13.20:27:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-13.20:27:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-13.20:27:24::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:24::SCWMssOS::"Compiling qspipsu"

TRACE::2021-08-13.20:27:28::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-13.20:27:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-13.20:27:28::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:28::SCWMssOS::"Compiling resetps"

TRACE::2021-08-13.20:27:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-13.20:27:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:27:30::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:30::SCWMssOS::"Compiling rtcpsu"

TRACE::2021-08-13.20:27:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-13.20:27:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:27:32::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:32::SCWMssOS::"Compiling scugic"

TRACE::2021-08-13.20:27:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-13.20:27:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-13.20:27:35::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:35::SCWMssOS::"Compiling sdps"

TRACE::2021-08-13.20:27:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-13.20:27:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-13.20:27:40::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:41::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2021-08-13.20:27:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-13.20:27:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-13.20:27:52::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:52::SCWMssOS::"Compiling sysmonpsu"

TRACE::2021-08-13.20:27:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-13.20:27:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:27:56::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:56::SCWMssOS::"Compiling ttcps"

TRACE::2021-08-13.20:27:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-13.20:27:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:27:58::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:27:59::SCWMssOS::"Compiling uartps"

TRACE::2021-08-13.20:28:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-13.20:28:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-13.20:28:02::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:28:02::SCWMssOS::"Compiling usbpsu"

TRACE::2021-08-13.20:28:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-13.20:28:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-13.20:28:08::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:28:08::SCWMssOS::"Compiling video_common"

TRACE::2021-08-13.20:28:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-13.20:28:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-13.20:28:12::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:28:12::SCWMssOS::"Compiling wdtps"

TRACE::2021-08-13.20:28:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-13.20:28:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-13.20:28:14::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-13.20:28:14::SCWMssOS::"Compiling zdma"

TRACE::2021-08-13.20:28:17::SCWMssOS::'Finished building libraries'

TRACE::2021-08-13.20:28:18::SCWMssOS::Copying to export directory.
TRACE::2021-08-13.20:28:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-13.20:28:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-13.20:28:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-13.20:28:18::SCWSystem::Completed Processing the sysconfig hnn_fpga_wrapper
LOG::2021-08-13.20:28:18::SCWPlatform::Completed generating the artifacts for system configuration hnn_fpga_wrapper
TRACE::2021-08-13.20:28:18::SCWPlatform::Started preparing the platform 
TRACE::2021-08-13.20:28:18::SCWSystem::Writing the bif file for system config hnn_fpga_wrapper
TRACE::2021-08-13.20:28:18::SCWSystem::dir created 
TRACE::2021-08-13.20:28:18::SCWSystem::Writing the bif 
TRACE::2021-08-13.20:28:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-13.20:28:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-13.20:28:18::SCWPlatform::Completed generating the platform
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWWriter::formatted JSON is {
	"platformName":	"hnn_fpga_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hnn_fpga_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/hnn_fpga_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hnn_fpga_wrapper",
	"systems":	[{
			"systemName":	"hnn_fpga_wrapper",
			"systemDesc":	"hnn_fpga_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hnn_fpga_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63e148411dc6ca5afd8b9450483514cb",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d4b843e9f81f007a7ee4fe55b55514c3",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"60989c70d65b98608cf78d2aa6046c24",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-13.20:28:18::SCWPlatform::updated the xpfm file.
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw
TRACE::2021-08-13.20:28:18::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/hw/hnn_fpga_wrapper.xsa
TRACE::2021-08-13.20:28:18::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.20:28:18::SCWPlatform::Trying to set the existing hwdb with name hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Opened existing hwdb hnn_fpga_wrapper_0
TRACE::2021-08-13.20:28:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.20:28:18::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.20:28:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.20:28:18::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
