(---------------------------------------------------------------------)
(                                                                     )
(    Netrev Allegro Import Logic                                      )
(                                                                     )
(    Drawing          : full_add.brd                                  )
(    Software Version : 16.3p004                                      )
(    Date/Time        : Sun Aug 06 21:57:59 2017                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'C:\Cadence\Projects\Tutorial\allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'full_add.brd';
NEW_BOARD_NAME 'full_add.brd';

CmdLine: netrev.exe -5 -y 1 -n -i C:\Cadence\Projects\Tutorial\allegro C:\Cadence\Projects\Tutorial\allegro\full_add.brd C:\Cadence\Projects\Tutorial\allegro\full_add.brd

------ Preparing to read pst files ------

Starting to read C:/Cadence/Projects/Tutorial/allegro/pstchip.dat 
   Finished reading C:/Cadence/Projects/Tutorial/allegro/pstchip.dat (00:00:00.40)
Starting to read C:/Cadence/Projects/Tutorial/allegro/pstxprt.dat 
   Finished reading C:/Cadence/Projects/Tutorial/allegro/pstxprt.dat (00:00:00.01)
Starting to read C:/Cadence/Projects/Tutorial/allegro/pstxnet.dat 
   Finished reading C:/Cadence/Projects/Tutorial/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.3/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.3/share/local/pcb/symbols 
           C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.3/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Aug 6 21:57:59 2017
   DESIGN NAME : 'FULL_ADD'
   PACKAGING ON Nov 17 2009 03:09:43

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:06:00
elapsed time  0:00:01

