<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ssb › driver_chipcommon_pmu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>driver_chipcommon_pmu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Sonics Silicon Backplane</span>
<span class="cm"> * Broadcom ChipCommon Power Management Unit driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2009, Michael Buesch &lt;m@bues.ch&gt;</span>
<span class="cm"> * Copyright 2007, Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GNU/GPL. See COPYING for details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/ssb/ssb.h&gt;</span>
<span class="cp">#include &lt;linux/ssb/ssb_regs.h&gt;</span>
<span class="cp">#include &lt;linux/ssb/ssb_driver_chipcommon.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#ifdef CONFIG_BCM47XX</span>
<span class="cp">#include &lt;asm/mach-bcm47xx/nvram.h&gt;</span>
<span class="cp">#endif</span>

<span class="cp">#include &quot;ssb_private.h&quot;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ssb_chipco_pll_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PLLCTL_ADDR</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PLLCTL_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_chipco_pll_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span>
				 <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PLLCTL_ADDR</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PLLCTL_DATA</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_chipco_regctl_maskset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span>
				   <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_REGCTL_ADDR</span><span class="p">);</span>
	<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_REGCTL_ADDR</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_REGCTL_ADDR</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_REGCTL_DATA</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">&amp;=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">set</span><span class="p">;</span>
	<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_REGCTL_DATA</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_REGCTL_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">pmu0_plltab_entry</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">freq</span><span class="p">;</span>	<span class="cm">/* Crystal frequency in kHz.*/</span>
	<span class="n">u8</span> <span class="n">xf</span><span class="p">;</span>		<span class="cm">/* Crystal frequency value for PMU control */</span>
	<span class="n">u8</span> <span class="n">wb_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">wb_frac</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pmu0_plltab_entry</span> <span class="n">pmu0_plltab</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">12000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">73</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">349525</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">13000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">67</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">725937</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">14400</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">61</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">116508</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">15360</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">57</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">305834</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">16200</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">54</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">336579</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">16800</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">52</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">399457</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">19200</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">45</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">873813</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">19800</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">44</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">466033</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">20000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">44</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>      <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">25000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">70</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">419430</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">26000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">67</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">725937</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">30000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">58</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">699050</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">38400</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">45</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">873813</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">40000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_int</span> <span class="o">=</span> <span class="mi">45</span><span class="p">,</span> <span class="p">.</span><span class="n">wb_frac</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>      <span class="p">},</span>
<span class="p">};</span>
<span class="cp">#define SSB_PMU0_DEFAULT_XTALFREQ	20000</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pmu0_plltab_entry</span> <span class="o">*</span> <span class="nf">pmu0_plltab_find_entry</span><span class="p">(</span><span class="n">u32</span> <span class="n">crystalfreq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pmu0_plltab_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pmu0_plltab</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">e</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pmu0_plltab</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">freq</span> <span class="o">==</span> <span class="n">crystalfreq</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">e</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Tune the PLL to the crystal speed. crystalfreq is in kHz. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pmu0_pllinit_r0</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">crystalfreq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pmu0_plltab_entry</span> <span class="o">*</span><span class="n">e</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pmuctl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">pllctl</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">crystalfreq</span><span class="p">)</span>
		<span class="n">e</span> <span class="o">=</span> <span class="n">pmu0_plltab_find_entry</span><span class="p">(</span><span class="n">crystalfreq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">e</span><span class="p">)</span>
		<span class="n">e</span> <span class="o">=</span> <span class="n">pmu0_plltab_find_entry</span><span class="p">(</span><span class="n">SSB_PMU0_DEFAULT_XTALFREQ</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">e</span><span class="p">);</span>
	<span class="n">crystalfreq</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">freq</span><span class="p">;</span>
	<span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">crystalfreq</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">freq</span><span class="p">;</span>

	<span class="cm">/* Check if the PLL already is programmed to this frequency. */</span>
	<span class="n">pmuctl</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_CTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">pmuctl</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ_SHIFT</span><span class="p">)</span> <span class="o">==</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">xf</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* We&#39;re already there... */</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PFX</span> <span class="s">&quot;Programming PLL to %u.%03u MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="p">(</span><span class="n">crystalfreq</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">),</span> <span class="p">(</span><span class="n">crystalfreq</span> <span class="o">%</span> <span class="mi">1000</span><span class="p">));</span>

	<span class="cm">/* First turn the PLL off. */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4328</span>:
		<span class="n">chipco_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MINRES_MSK</span><span class="p">,</span>
			      <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4328_BB_PLL_PU</span><span class="p">));</span>
		<span class="n">chipco_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MAXRES_MSK</span><span class="p">,</span>
			      <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4328_BB_PLL_PU</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x5354</span>:
		<span class="n">chipco_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MINRES_MSK</span><span class="p">,</span>
			      <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_5354_BB_PLL_PU</span><span class="p">));</span>
		<span class="n">chipco_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MAXRES_MSK</span><span class="p">,</span>
			      <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_5354_BB_PLL_PU</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">SSB_WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1500</span><span class="p">;</span> <span class="n">i</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_CLKCTLST</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_CLKCTLST_HAVEHT</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_CLKCTLST</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_CLKCTLST_HAVEHT</span><span class="p">)</span>
		<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_EMERG</span> <span class="n">PFX</span> <span class="s">&quot;Failed to turn the PLL off!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Set PDIV in PLL control 0. */</span>
	<span class="n">pllctl</span> <span class="o">=</span> <span class="n">ssb_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU0_PLLCTL0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crystalfreq</span> <span class="o">&gt;=</span> <span class="n">SSB_PMU0_PLLCTL0_PDIV_FREQ</span><span class="p">)</span>
		<span class="n">pllctl</span> <span class="o">|=</span> <span class="n">SSB_PMU0_PLLCTL0_PDIV_MSK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pllctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_PMU0_PLLCTL0_PDIV_MSK</span><span class="p">;</span>
	<span class="n">ssb_chipco_pll_write</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU0_PLLCTL0</span><span class="p">,</span> <span class="n">pllctl</span><span class="p">);</span>

	<span class="cm">/* Set WILD in PLL control 1. */</span>
	<span class="n">pllctl</span> <span class="o">=</span> <span class="n">ssb_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU0_PLLCTL1</span><span class="p">);</span>
	<span class="n">pllctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_PMU0_PLLCTL1_STOPMOD</span><span class="p">;</span>
	<span class="n">pllctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SSB_PMU0_PLLCTL1_WILD_IMSK</span> <span class="o">|</span> <span class="n">SSB_PMU0_PLLCTL1_WILD_FMSK</span><span class="p">);</span>
	<span class="n">pllctl</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">wb_int</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMU0_PLLCTL1_WILD_IMSK_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_PMU0_PLLCTL1_WILD_IMSK</span><span class="p">;</span>
	<span class="n">pllctl</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">wb_frac</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMU0_PLLCTL1_WILD_FMSK_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_PMU0_PLLCTL1_WILD_FMSK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">wb_frac</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">pllctl</span> <span class="o">|=</span> <span class="n">SSB_PMU0_PLLCTL1_STOPMOD</span><span class="p">;</span>
	<span class="n">ssb_chipco_pll_write</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU0_PLLCTL1</span><span class="p">,</span> <span class="n">pllctl</span><span class="p">);</span>

	<span class="cm">/* Set WILD in PLL control 2. */</span>
	<span class="n">pllctl</span> <span class="o">=</span> <span class="n">ssb_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU0_PLLCTL2</span><span class="p">);</span>
	<span class="n">pllctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_PMU0_PLLCTL2_WILD_IMSKHI</span><span class="p">;</span>
	<span class="n">pllctl</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">wb_int</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMU0_PLLCTL2_WILD_IMSKHI_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_PMU0_PLLCTL2_WILD_IMSKHI</span><span class="p">;</span>
	<span class="n">ssb_chipco_pll_write</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU0_PLLCTL2</span><span class="p">,</span> <span class="n">pllctl</span><span class="p">);</span>

	<span class="cm">/* Set the crystalfrequency and the divisor. */</span>
	<span class="n">pmuctl</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_CTL</span><span class="p">);</span>
	<span class="n">pmuctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_CHIPCO_PMU_CTL_ILP_DIV</span><span class="p">;</span>
	<span class="n">pmuctl</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">crystalfreq</span> <span class="o">+</span> <span class="mi">127</span><span class="p">)</span> <span class="o">/</span> <span class="mi">128</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_CHIPCO_PMU_CTL_ILP_DIV_SHIFT</span><span class="p">)</span>
			<span class="o">&amp;</span> <span class="n">SSB_CHIPCO_PMU_CTL_ILP_DIV</span><span class="p">;</span>
	<span class="n">pmuctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ</span><span class="p">;</span>
	<span class="n">pmuctl</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">xf</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ</span><span class="p">;</span>
	<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_CTL</span><span class="p">,</span> <span class="n">pmuctl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">pmu1_plltab_entry</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">freq</span><span class="p">;</span>	<span class="cm">/* Crystal frequency in kHz.*/</span>
	<span class="n">u8</span> <span class="n">xf</span><span class="p">;</span>		<span class="cm">/* Crystal frequency value for PMU control */</span>
	<span class="n">u8</span> <span class="n">ndiv_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ndiv_frac</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">p1div</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">p2div</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pmu1_plltab_entry</span> <span class="n">pmu1_plltab</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">12000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0x9</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0xFFFFEF</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">13000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span>  <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0xb</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0x483483</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">14400</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0xa</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0x1C71C7</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">15360</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span>  <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0xb</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0x755555</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">16200</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0x5</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0x6E9E06</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">16800</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0x5</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0x3CF3CF</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">19200</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span>  <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0x5</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0x17B425</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">19800</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0x4</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0xA57EB</span><span class="p">,</span>  <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">20000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span>  <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0x4</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>        <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">24000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0xa</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>        <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">25000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0xb</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>        <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">26000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span>  <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0xEC4EC4</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">30000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span>  <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0xb</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>        <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">38400</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span>  <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0x4</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mh">0x955555</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="mi">40000</span><span class="p">,</span> <span class="p">.</span><span class="n">xf</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">p1div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">p2div</span> <span class="o">=</span>  <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_int</span> <span class="o">=</span>  <span class="mh">0xb</span><span class="p">,</span> <span class="p">.</span><span class="n">ndiv_frac</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>        <span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define SSB_PMU1_DEFAULT_XTALFREQ	15360</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pmu1_plltab_entry</span> <span class="o">*</span> <span class="nf">pmu1_plltab_find_entry</span><span class="p">(</span><span class="n">u32</span> <span class="n">crystalfreq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pmu1_plltab_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pmu1_plltab</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">e</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pmu1_plltab</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">freq</span> <span class="o">==</span> <span class="n">crystalfreq</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">e</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Tune the PLL to the crystal speed. crystalfreq is in kHz. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pmu1_pllinit_r0</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">crystalfreq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pmu1_plltab_entry</span> <span class="o">*</span><span class="n">e</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">buffer_strength</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">pllctl</span><span class="p">,</span> <span class="n">pmuctl</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span> <span class="o">==</span> <span class="mh">0x4312</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* We do not touch the BCM4312 PLL and assume</span>
<span class="cm">		 * the default crystal settings work out-of-the-box. */</span>
		<span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">crystalfreq</span> <span class="o">=</span> <span class="mi">20000</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">crystalfreq</span><span class="p">)</span>
		<span class="n">e</span> <span class="o">=</span> <span class="n">pmu1_plltab_find_entry</span><span class="p">(</span><span class="n">crystalfreq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">e</span><span class="p">)</span>
		<span class="n">e</span> <span class="o">=</span> <span class="n">pmu1_plltab_find_entry</span><span class="p">(</span><span class="n">SSB_PMU1_DEFAULT_XTALFREQ</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">e</span><span class="p">);</span>
	<span class="n">crystalfreq</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">freq</span><span class="p">;</span>
	<span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">crystalfreq</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">freq</span><span class="p">;</span>

	<span class="cm">/* Check if the PLL already is programmed to this frequency. */</span>
	<span class="n">pmuctl</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_CTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">pmuctl</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ_SHIFT</span><span class="p">)</span> <span class="o">==</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">xf</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* We&#39;re already there... */</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PFX</span> <span class="s">&quot;Programming PLL to %u.%03u MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="p">(</span><span class="n">crystalfreq</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">),</span> <span class="p">(</span><span class="n">crystalfreq</span> <span class="o">%</span> <span class="mi">1000</span><span class="p">));</span>

	<span class="cm">/* First turn the PLL off. */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4325</span>:
		<span class="n">chipco_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MINRES_MSK</span><span class="p">,</span>
			      <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_BBPLL_PWRSW_PU</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_HT_AVAIL</span><span class="p">)));</span>
		<span class="n">chipco_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MAXRES_MSK</span><span class="p">,</span>
			      <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_BBPLL_PWRSW_PU</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_HT_AVAIL</span><span class="p">)));</span>
		<span class="cm">/* Adjust the BBPLL to 2 on all channels later. */</span>
		<span class="n">buffer_strength</span> <span class="o">=</span> <span class="mh">0x222222</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">SSB_WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1500</span><span class="p">;</span> <span class="n">i</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_CLKCTLST</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_CLKCTLST_HAVEHT</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_CLKCTLST</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_CLKCTLST_HAVEHT</span><span class="p">)</span>
		<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_EMERG</span> <span class="n">PFX</span> <span class="s">&quot;Failed to turn the PLL off!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Set p1div and p2div. */</span>
	<span class="n">pllctl</span> <span class="o">=</span> <span class="n">ssb_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU1_PLLCTL0</span><span class="p">);</span>
	<span class="n">pllctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SSB_PMU1_PLLCTL0_P1DIV</span> <span class="o">|</span> <span class="n">SSB_PMU1_PLLCTL0_P2DIV</span><span class="p">);</span>
	<span class="n">pllctl</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">p1div</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMU1_PLLCTL0_P1DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_PMU1_PLLCTL0_P1DIV</span><span class="p">;</span>
	<span class="n">pllctl</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">p2div</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMU1_PLLCTL0_P2DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_PMU1_PLLCTL0_P2DIV</span><span class="p">;</span>
	<span class="n">ssb_chipco_pll_write</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU1_PLLCTL0</span><span class="p">,</span> <span class="n">pllctl</span><span class="p">);</span>

	<span class="cm">/* Set ndiv int and ndiv mode */</span>
	<span class="n">pllctl</span> <span class="o">=</span> <span class="n">ssb_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU1_PLLCTL2</span><span class="p">);</span>
	<span class="n">pllctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SSB_PMU1_PLLCTL2_NDIVINT</span> <span class="o">|</span> <span class="n">SSB_PMU1_PLLCTL2_NDIVMODE</span><span class="p">);</span>
	<span class="n">pllctl</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">ndiv_int</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMU1_PLLCTL2_NDIVINT_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_PMU1_PLLCTL2_NDIVINT</span><span class="p">;</span>
	<span class="n">pllctl</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMU1_PLLCTL2_NDIVMODE_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_PMU1_PLLCTL2_NDIVMODE</span><span class="p">;</span>
	<span class="n">ssb_chipco_pll_write</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU1_PLLCTL2</span><span class="p">,</span> <span class="n">pllctl</span><span class="p">);</span>

	<span class="cm">/* Set ndiv frac */</span>
	<span class="n">pllctl</span> <span class="o">=</span> <span class="n">ssb_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU1_PLLCTL3</span><span class="p">);</span>
	<span class="n">pllctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_PMU1_PLLCTL3_NDIVFRAC</span><span class="p">;</span>
	<span class="n">pllctl</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">ndiv_frac</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMU1_PLLCTL3_NDIVFRAC_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_PMU1_PLLCTL3_NDIVFRAC</span><span class="p">;</span>
	<span class="n">ssb_chipco_pll_write</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU1_PLLCTL3</span><span class="p">,</span> <span class="n">pllctl</span><span class="p">);</span>

	<span class="cm">/* Change the drive strength, if required. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">buffer_strength</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pllctl</span> <span class="o">=</span> <span class="n">ssb_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU1_PLLCTL5</span><span class="p">);</span>
		<span class="n">pllctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_PMU1_PLLCTL5_CLKDRV</span><span class="p">;</span>
		<span class="n">pllctl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">buffer_strength</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMU1_PLLCTL5_CLKDRV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_PMU1_PLLCTL5_CLKDRV</span><span class="p">;</span>
		<span class="n">ssb_chipco_pll_write</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_PMU1_PLLCTL5</span><span class="p">,</span> <span class="n">pllctl</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Tune the crystalfreq and the divisor. */</span>
	<span class="n">pmuctl</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_CTL</span><span class="p">);</span>
	<span class="n">pmuctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SSB_CHIPCO_PMU_CTL_ILP_DIV</span> <span class="o">|</span> <span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ</span><span class="p">);</span>
	<span class="n">pmuctl</span> <span class="o">|=</span> <span class="p">((((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">freq</span> <span class="o">+</span> <span class="mi">127</span><span class="p">)</span> <span class="o">/</span> <span class="mi">128</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_CHIPCO_PMU_CTL_ILP_DIV_SHIFT</span><span class="p">)</span>
			<span class="o">&amp;</span> <span class="n">SSB_CHIPCO_PMU_CTL_ILP_DIV</span><span class="p">;</span>
	<span class="n">pmuctl</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">xf</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_PMU_CTL_XTALFREQ</span><span class="p">;</span>
	<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_CTL</span><span class="p">,</span> <span class="n">pmuctl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pmu_pll_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crystalfreq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* in kHz. 0 = keep default freq. */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">bustype</span> <span class="o">==</span> <span class="n">SSB_BUSTYPE_SSB</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_BCM47XX</span>
		<span class="kt">char</span> <span class="n">buf</span><span class="p">[</span><span class="mi">20</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nvram_getenv</span><span class="p">(</span><span class="s">&quot;xtalfreq&quot;</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">buf</span><span class="p">))</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">crystalfreq</span> <span class="o">=</span> <span class="n">simple_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4312</span>:
	<span class="k">case</span> <span class="mh">0x4325</span>:
		<span class="n">ssb_pmu1_pllinit_r0</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">crystalfreq</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4328</span>:
		<span class="n">ssb_pmu0_pllinit_r0</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">crystalfreq</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x5354</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">crystalfreq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">crystalfreq</span> <span class="o">=</span> <span class="mi">25000</span><span class="p">;</span>
		<span class="n">ssb_pmu0_pllinit_r0</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">crystalfreq</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4322</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PLLCTL_ADDR</span><span class="p">,</span> <span class="mh">0x0000000A</span><span class="p">);</span>
			<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PLLCTL_DATA</span><span class="p">,</span> <span class="mh">0x380005C0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">PFX</span>
			   <span class="s">&quot;ERROR: PLL init unknown for device %04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">pmu_res_updown_tab_entry</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">resource</span><span class="p">;</span>	<span class="cm">/* The resource number */</span>
	<span class="n">u16</span> <span class="n">updown</span><span class="p">;</span>	<span class="cm">/* The updown value */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">pmu_res_depend_tab_task</span> <span class="p">{</span>
	<span class="n">PMU_RES_DEP_SET</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">PMU_RES_DEP_ADD</span><span class="p">,</span>
	<span class="n">PMU_RES_DEP_REMOVE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pmu_res_depend_tab_entry</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">resource</span><span class="p">;</span>	<span class="cm">/* The resource number */</span>
	<span class="n">u8</span> <span class="n">task</span><span class="p">;</span>	<span class="cm">/* SET | ADD | REMOVE */</span>
	<span class="n">u32</span> <span class="n">depend</span><span class="p">;</span>	<span class="cm">/* The depend mask */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pmu_res_updown_tab_entry</span> <span class="n">pmu_res_updown_tab_4328a0</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_EXT_SWITCHER_PWM</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0101</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_BB_SWITCHER_PWM</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x1F01</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_BB_SWITCHER_BURST</span><span class="p">,</span>	<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x010F</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_BB_EXT_SWITCHER_BURST</span><span class="p">,</span>	<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0101</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_ILP_REQUEST</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0202</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_RADIO_SWITCHER_PWM</span><span class="p">,</span>	<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0F01</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_RADIO_SWITCHER_BURST</span><span class="p">,</span>	<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0F01</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_ROM_SWITCH</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0101</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_PA_REF_LDO</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0F01</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_RADIO_LDO</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0F01</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_AFE_LDO</span><span class="p">,</span>			<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0F01</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_PLL_LDO</span><span class="p">,</span>			<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0F01</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_BG_FILTBYP</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0101</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_TX_FILTBYP</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0101</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_RX_FILTBYP</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0101</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_XTAL_PU</span><span class="p">,</span>			<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0101</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_XTAL_EN</span><span class="p">,</span>			<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0xA001</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_BB_PLL_FILTBYP</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0101</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_RF_PLL_FILTBYP</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0101</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_BB_PLL_PU</span><span class="p">,</span>		<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x0701</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pmu_res_depend_tab_entry</span> <span class="n">pmu_res_depend_tab_4328a0</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Adjust ILP Request to avoid forcing EXT/BB into burst mode. */</span>
		<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_ILP_REQUEST</span><span class="p">,</span>
		<span class="p">.</span><span class="n">task</span> <span class="o">=</span> <span class="n">PMU_RES_DEP_SET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">depend</span> <span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4328_EXT_SWITCHER_PWM</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4328_BB_SWITCHER_PWM</span><span class="p">)),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pmu_res_updown_tab_entry</span> <span class="n">pmu_res_updown_tab_4325a0</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4325_XTAL_PU</span><span class="p">,</span>			<span class="p">.</span><span class="n">updown</span> <span class="o">=</span> <span class="mh">0x1501</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pmu_res_depend_tab_entry</span> <span class="n">pmu_res_depend_tab_4325a0</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Adjust HT-Available dependencies. */</span>
		<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">SSB_PMURES_4325_HT_AVAIL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">task</span> <span class="o">=</span> <span class="n">PMU_RES_DEP_ADD</span><span class="p">,</span>
		<span class="p">.</span><span class="n">depend</span> <span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_RX_PWRSW_PU</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_TX_PWRSW_PU</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_LOGEN_PWRSW_PU</span><span class="p">)</span> <span class="o">|</span>
			   <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_AFE_PWRSW_PU</span><span class="p">)),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pmu_resources_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">min_msk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">max_msk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pmu_res_updown_tab_entry</span> <span class="o">*</span><span class="n">updown_tab</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">updown_tab_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pmu_res_depend_tab_entry</span> <span class="o">*</span><span class="n">depend_tab</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">depend_tab_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4312</span>:
		 <span class="n">min_msk</span> <span class="o">=</span> <span class="mh">0xCBB</span><span class="p">;</span>
		 <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4322</span>:
		<span class="cm">/* We keep the default settings:</span>
<span class="cm">		 * min_msk = 0xCBB</span>
<span class="cm">		 * max_msk = 0x7FFFF</span>
<span class="cm">		 */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4325</span>:
		<span class="cm">/* Power OTP down later. */</span>
		<span class="n">min_msk</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_CBUCK_BURST</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_LNLDO2_PU</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_CHIPSTAT</span><span class="p">)</span> <span class="o">&amp;</span>
		    <span class="n">SSB_CHIPCO_CHST_4325_PMUTOP_2B</span><span class="p">)</span>
			<span class="n">min_msk</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4325_CLDO_CBUCK_BURST</span><span class="p">);</span>
		<span class="cm">/* The PLL may turn on, if it decides so. */</span>
		<span class="n">max_msk</span> <span class="o">=</span> <span class="mh">0xFFFFF</span><span class="p">;</span>
		<span class="n">updown_tab</span> <span class="o">=</span> <span class="n">pmu_res_updown_tab_4325a0</span><span class="p">;</span>
		<span class="n">updown_tab_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pmu_res_updown_tab_4325a0</span><span class="p">);</span>
		<span class="n">depend_tab</span> <span class="o">=</span> <span class="n">pmu_res_depend_tab_4325a0</span><span class="p">;</span>
		<span class="n">depend_tab_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pmu_res_depend_tab_4325a0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4328</span>:
		<span class="n">min_msk</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4328_EXT_SWITCHER_PWM</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4328_BB_SWITCHER_PWM</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_PMURES_4328_XTAL_EN</span><span class="p">);</span>
		<span class="cm">/* The PLL may turn on, if it decides so. */</span>
		<span class="n">max_msk</span> <span class="o">=</span> <span class="mh">0xFFFFF</span><span class="p">;</span>
		<span class="n">updown_tab</span> <span class="o">=</span> <span class="n">pmu_res_updown_tab_4328a0</span><span class="p">;</span>
		<span class="n">updown_tab_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pmu_res_updown_tab_4328a0</span><span class="p">);</span>
		<span class="n">depend_tab</span> <span class="o">=</span> <span class="n">pmu_res_depend_tab_4328a0</span><span class="p">;</span>
		<span class="n">depend_tab_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pmu_res_depend_tab_4328a0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x5354</span>:
		<span class="cm">/* The PLL may turn on, if it decides so. */</span>
		<span class="n">max_msk</span> <span class="o">=</span> <span class="mh">0xFFFFF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">PFX</span>
			   <span class="s">&quot;ERROR: PMU resource config unknown for device %04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">updown_tab</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">updown_tab_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_RES_TABSEL</span><span class="p">,</span>
				       <span class="n">updown_tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">resource</span><span class="p">);</span>
			<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_RES_UPDNTM</span><span class="p">,</span>
				       <span class="n">updown_tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">updown</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">depend_tab</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">depend_tab_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_RES_TABSEL</span><span class="p">,</span>
				       <span class="n">depend_tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">resource</span><span class="p">);</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">depend_tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">task</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">PMU_RES_DEP_SET</span>:
				<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_RES_DEPMSK</span><span class="p">,</span>
					       <span class="n">depend_tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">depend</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">PMU_RES_DEP_ADD</span>:
				<span class="n">chipco_set32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_RES_DEPMSK</span><span class="p">,</span>
					     <span class="n">depend_tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">depend</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">PMU_RES_DEP_REMOVE</span>:
				<span class="n">chipco_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_RES_DEPMSK</span><span class="p">,</span>
					      <span class="o">~</span><span class="p">(</span><span class="n">depend_tab</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">depend</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">SSB_WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Set the resource masks. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">min_msk</span><span class="p">)</span>
		<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MINRES_MSK</span><span class="p">,</span> <span class="n">min_msk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">max_msk</span><span class="p">)</span>
		<span class="n">chipco_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MAXRES_MSK</span><span class="p">,</span> <span class="n">max_msk</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* http://bcm-v4.sipsolutions.net/802.11/SSB/PmuInit */</span>
<span class="kt">void</span> <span class="nf">ssb_pmu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pmucap</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cc</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_CAP_PMU</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pmucap</span> <span class="o">=</span> <span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_CAP</span><span class="p">);</span>
	<span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span> <span class="o">=</span> <span class="p">(</span><span class="n">pmucap</span> <span class="o">&amp;</span> <span class="n">SSB_CHIPCO_PMU_CAP_REVISION</span><span class="p">);</span>

	<span class="n">ssb_dprintk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="n">PFX</span> <span class="s">&quot;Found rev %u PMU (capabilities 0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span><span class="p">,</span> <span class="n">pmucap</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">chipco_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_CTL</span><span class="p">,</span>
			      <span class="o">~</span><span class="n">SSB_CHIPCO_PMU_CTL_NOILPONW</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">chipco_set32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_CTL</span><span class="p">,</span>
			     <span class="n">SSB_CHIPCO_PMU_CTL_NOILPONW</span><span class="p">);</span>
	<span class="n">ssb_pmu_pll_init</span><span class="p">(</span><span class="n">cc</span><span class="p">);</span>
	<span class="n">ssb_pmu_resources_init</span><span class="p">(</span><span class="n">cc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ssb_pmu_set_ldo_voltage</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span>
			     <span class="k">enum</span> <span class="n">ssb_pmu_ldo_volt_id</span> <span class="n">id</span><span class="p">,</span> <span class="n">u32</span> <span class="n">voltage</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">shift</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4328</span>:
	<span class="k">case</span> <span class="mh">0x5354</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">LDO_VOLT1</span>:
			<span class="n">addr</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">shift</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xF</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">LDO_VOLT2</span>:
			<span class="n">addr</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">shift</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xF</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">LDO_VOLT3</span>:
			<span class="n">addr</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">shift</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xF</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">LDO_PAREF</span>:
			<span class="n">addr</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">shift</span> <span class="o">=</span> <span class="mi">17</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x3F</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">SSB_WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4312</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">SSB_WARN_ON</span><span class="p">(</span><span class="n">id</span> <span class="o">!=</span> <span class="n">LDO_PAREF</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">21</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x3F</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ssb_chipco_regctl_maskset</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">),</span>
				  <span class="p">(</span><span class="n">voltage</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ssb_pmu_set_ldo_paref</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">bool</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ldo</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4312</span>:
		<span class="n">ldo</span> <span class="o">=</span> <span class="n">SSB_PMURES_4312_PA_REF_LDO</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4328</span>:
		<span class="n">ldo</span> <span class="o">=</span> <span class="n">SSB_PMURES_4328_PA_REF_LDO</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x5354</span>:
		<span class="n">ldo</span> <span class="o">=</span> <span class="n">SSB_PMURES_5354_PA_REF_LDO</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">chipco_set32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MINRES_MSK</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ldo</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">chipco_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MINRES_MSK</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ldo</span><span class="p">));</span>
	<span class="n">chipco_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">SSB_CHIPCO_PMU_MINRES_MSK</span><span class="p">);</span> <span class="c1">//SPEC FIXME found via mmiotrace - dummy read?</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ssb_pmu_set_ldo_voltage</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ssb_pmu_set_ldo_paref</span><span class="p">);</span>

<span class="n">u32</span> <span class="nf">ssb_pmu_get_cpu_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x5354</span>:
		<span class="cm">/* 5354 chip uses a non programmable PLL of frequency 240MHz */</span>
		<span class="k">return</span> <span class="mi">240000000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">PFX</span>
			   <span class="s">&quot;ERROR: PMU cpu clock unknown for device %04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">ssb_pmu_get_controlclock</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_chipcommon</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x5354</span>:
		<span class="k">return</span> <span class="mi">120000000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">PFX</span>
			   <span class="s">&quot;ERROR: PMU controlclock unknown for device %04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
