Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 06:00:44 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.420       -6.481                     40                 1053        0.035        0.000                      0                 1053        3.750        0.000                       0                   424  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.420       -6.481                     40                 1049        0.035        0.000                      0                 1049        3.750        0.000                       0                   424  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.074        0.000                      0                    4        1.189        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           40  Failing Endpoints,  Worst Slack       -0.420ns,  Total Violation       -6.481ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.420ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.831ns  (logic 2.801ns (28.491%)  route 7.030ns (71.509%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.645     9.748    sm/M_sm_bsel[0]
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.297    10.045 r  sm/i__carry__2_i_6/O
                         net (fo=11, routed)          0.420    10.465    sm/D_states_q_reg[1]_rep__1_6
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.589 r  sm/out_sig0_carry__0_i_11/O
                         net (fo=3, routed)           0.784    11.372    L_reg/out_sig0_carry__0_0
    SLICE_X46Y74         LUT2 (Prop_lut2_I1_O)        0.124    11.496 r  L_reg/out_sig0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.496    alum/ram_reg_i_82_1[1]
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.139 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.606    12.746    alum/data0[7]
    SLICE_X42Y74         LUT3 (Prop_lut3_I0_O)        0.307    13.053 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.481    13.534    sm/ram_reg_9
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124    13.658 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.641    14.299    display/ram_reg_11
    SLICE_X47Y78         LUT5 (Prop_lut5_I3_O)        0.124    14.423 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.530    14.952    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                 -0.420    

Slack (VIOLATED) :        -0.407ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 2.741ns (27.918%)  route 7.077ns (72.082%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 f  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.641     9.743    sm/M_sm_bsel[0]
    SLICE_X42Y77         LUT4 (Prop_lut4_I2_O)        0.297    10.040 r  sm/i__carry__2_i_5/O
                         net (fo=7, routed)           0.657    10.697    sm/D_states_q_reg[1]_rep__1_5
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  sm/out_sig0_carry__0_i_9/O
                         net (fo=3, routed)           0.818    11.639    L_reg/out_sig0_carry__0_1
    SLICE_X46Y74         LUT2 (Prop_lut2_I1_O)        0.124    11.763 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.763    alum/ram_reg_i_82_1[3]
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.139 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.148    alum/out_sig0_carry__0_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.367 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.684    13.051    alum/data0[8]
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.295    13.346 r  alum/ram_reg_i_70/O
                         net (fo=1, routed)           0.151    13.497    sm/ram_reg_7
    SLICE_X45Y78         LUT6 (Prop_lut6_I4_O)        0.124    13.621 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.326    13.947    display/ram_reg_9
    SLICE_X44Y77         LUT5 (Prop_lut5_I3_O)        0.124    14.071 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.868    14.939    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.939    
  -------------------------------------------------------------------
                         slack                                 -0.407    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.783ns  (logic 2.982ns (30.482%)  route 6.801ns (69.518%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.645     9.748    sm/M_sm_bsel[0]
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.297    10.045 r  sm/i__carry__2_i_6/O
                         net (fo=11, routed)          0.681    10.726    sm/D_states_q_reg[1]_rep__1_6
    SLICE_X44Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.850 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.524    11.374    L_reg/out_sig0_carry
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    11.498 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.498    alum/ram_reg_i_94_2[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.896 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.905    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.019    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.332 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.784    13.116    alum/data1[11]
    SLICE_X48Y76         LUT3 (Prop_lut3_I2_O)        0.306    13.422 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.299    13.721    sm/ram_reg_1
    SLICE_X48Y77         LUT6 (Prop_lut6_I4_O)        0.124    13.845 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.311    14.156    display/ram_reg_3
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.124    14.280 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.624    14.904    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.904    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 2.982ns (29.156%)  route 7.246ns (70.844%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.645     9.748    sm/M_sm_bsel[0]
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.297    10.045 r  sm/i__carry__2_i_6/O
                         net (fo=11, routed)          0.681    10.726    sm/D_states_q_reg[1]_rep__1_6
    SLICE_X44Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.850 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.524    11.374    L_reg/out_sig0_carry
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    11.498 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.498    alum/ram_reg_i_94_2[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.896 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.905    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.019    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.332 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.784    13.116    alum/data1[11]
    SLICE_X48Y76         LUT3 (Prop_lut3_I2_O)        0.306    13.422 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.299    13.721    sm/ram_reg_1
    SLICE_X48Y77         LUT6 (Prop_lut6_I4_O)        0.124    13.845 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.692    14.537    sm/ram_reg_i_55_1
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    14.661 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           0.688    15.349    L_reg/D[11]
    SLICE_X42Y78         FDRE                                         r  L_reg/D_registers_q_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.425    14.829    L_reg/clk_IBUF_BUFG
    SLICE_X42Y78         FDRE                                         r  L_reg/D_registers_q_reg[1][11]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)       -0.031    15.021    L_reg/D_registers_q_reg[1][11]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.717ns  (logic 2.858ns (29.413%)  route 6.859ns (70.587%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 f  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.641     9.743    sm/M_sm_bsel[0]
    SLICE_X42Y77         LUT4 (Prop_lut4_I2_O)        0.297    10.040 r  sm/i__carry__2_i_5/O
                         net (fo=7, routed)           0.657    10.697    sm/D_states_q_reg[1]_rep__1_5
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  sm/out_sig0_carry__0_i_9/O
                         net (fo=3, routed)           0.818    11.639    L_reg/out_sig0_carry__0_1
    SLICE_X46Y74         LUT2 (Prop_lut2_I1_O)        0.124    11.763 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.763    alum/ram_reg_i_82_1[3]
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.139 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.148    alum/out_sig0_carry__0_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.265 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.265    alum/out_sig0_carry__1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.484 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.622    13.106    alum/p_1_in
    SLICE_X46Y79         LUT3 (Prop_lut3_I0_O)        0.295    13.401 r  alum/ram_reg_i_54/O
                         net (fo=1, routed)           0.161    13.562    sm/D_registers_q_reg[7][12]_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    13.686 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.489    14.175    display/ram_reg
    SLICE_X46Y79         LUT5 (Prop_lut5_I2_O)        0.124    14.299 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.539    14.838    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.700ns  (logic 2.606ns (26.866%)  route 7.094ns (73.134%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           1.086    10.188    sm/M_sm_bsel[0]
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.297    10.485 r  sm/out_sig0_carry_i_11/O
                         net (fo=4, routed)           0.618    11.103    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.227 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.227    alum/ram_reg_i_94_0[1]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.805 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.894    12.699    alum/data0[2]
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.301    13.000 r  alum/ram_reg_i_88/O
                         net (fo=1, routed)           0.332    13.332    sm/ram_reg_16
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.456 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.510    13.966    sm/ram_reg_i_55_10
    SLICE_X40Y74         LUT5 (Prop_lut5_I4_O)        0.124    14.090 r  sm/ram_reg_i_11/O
                         net (fo=1, routed)           0.731    14.821    brams/bram2/ram_reg_0[2]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.285ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 2.606ns (26.875%)  route 7.091ns (73.125%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           1.086    10.188    sm/M_sm_bsel[0]
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.297    10.485 r  sm/out_sig0_carry_i_11/O
                         net (fo=4, routed)           0.618    11.103    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.227 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.227    alum/ram_reg_i_94_0[1]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.805 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.894    12.699    alum/data0[2]
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.301    13.000 r  alum/ram_reg_i_88/O
                         net (fo=1, routed)           0.332    13.332    sm/ram_reg_16
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.456 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.321    13.777    display/ram_reg_21
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    13.901 r  display/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.916    14.818    brams/bram1/ADDRARDADDR[2]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 2.677ns (27.639%)  route 7.009ns (72.361%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           1.086    10.188    sm/M_sm_bsel[0]
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.297    10.485 r  sm/out_sig0_carry_i_11/O
                         net (fo=4, routed)           0.618    11.103    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.227 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.227    alum/ram_reg_i_94_0[1]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.870 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.479    12.349    alum/data0[3]
    SLICE_X46Y72         LUT3 (Prop_lut3_I0_O)        0.307    12.656 r  alum/ram_reg_i_85/O
                         net (fo=1, routed)           0.449    13.105    sm/D_registers_q_reg[7][3]
    SLICE_X44Y74         LUT6 (Prop_lut6_I4_O)        0.124    13.229 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.715    13.944    display/ram_reg_19
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124    14.068 r  display/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.739    14.807    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.807    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 2.801ns (28.949%)  route 6.875ns (71.051%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.645     9.748    sm/M_sm_bsel[0]
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.297    10.045 r  sm/i__carry__2_i_6/O
                         net (fo=11, routed)          0.420    10.465    sm/D_states_q_reg[1]_rep__1_6
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.589 r  sm/out_sig0_carry__0_i_11/O
                         net (fo=3, routed)           0.784    11.372    L_reg/out_sig0_carry__0_0
    SLICE_X46Y74         LUT2 (Prop_lut2_I1_O)        0.124    11.496 r  L_reg/out_sig0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.496    alum/ram_reg_i_82_1[1]
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.139 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.606    12.746    alum/data0[7]
    SLICE_X42Y74         LUT3 (Prop_lut3_I0_O)        0.307    13.053 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.481    13.534    sm/ram_reg_9
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124    13.658 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.317    13.975    sm/ram_reg_i_55_5
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.099 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.697    14.797    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 2.982ns (29.466%)  route 7.138ns (70.534%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         1.996     7.635    sm/D_states_q[5]
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.759 f  sm/D_states_q[7]_i_9/O
                         net (fo=7, routed)           0.603     8.362    sm/D_states_q[7]_i_9_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.486 r  sm/out_sig0_carry_i_27/O
                         net (fo=1, routed)           0.324     8.810    sm/out_sig0_carry_i_27_n_0
    SLICE_X42Y76         MUXF7 (Prop_muxf7_S_O)       0.292     9.102 r  sm/out_sig0_carry_i_16/O
                         net (fo=9, routed)           0.645     9.748    sm/M_sm_bsel[0]
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.297    10.045 r  sm/i__carry__2_i_6/O
                         net (fo=11, routed)          0.681    10.726    sm/D_states_q_reg[1]_rep__1_6
    SLICE_X44Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.850 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.524    11.374    L_reg/out_sig0_carry
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    11.498 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.498    alum/ram_reg_i_94_2[2]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.896 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.905    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.019    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.332 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.784    13.116    alum/data1[11]
    SLICE_X48Y76         LUT3 (Prop_lut3_I2_O)        0.306    13.422 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.299    13.721    sm/ram_reg_1
    SLICE_X48Y77         LUT6 (Prop_lut6_I4_O)        0.124    13.845 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.692    14.537    sm/ram_reg_i_55_1
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    14.661 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           0.580    15.241    L_reg/D[11]
    SLICE_X43Y77         FDRE                                         r  L_reg/D_registers_q_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.423    14.827    L_reg/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  L_reg/D_registers_q_reg[7][11]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)       -0.067    14.983    L_reg/D_registers_q_reg[7][11]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                 -0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.860    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.860    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.860    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.860    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.860    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.826     2.016    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.515    
    SLICE_X52Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.860    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.826     2.016    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.515    
    SLICE_X52Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.860    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.826     2.016    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.515    
    SLICE_X52Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.860    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.826     2.016    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.515    
    SLICE_X52Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.378%)  route 0.263ns (61.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.263     1.930    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.378%)  route 0.263ns (61.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.263     1.930    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y73   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y79   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y78   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.766ns (21.853%)  route 2.739ns (78.147%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.534     5.118    sm/clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         1.037     6.673    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.797 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.153     7.950    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.074 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.549     8.623    fifo_reset_cond/AS[0]
    SLICE_X52Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.432    14.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X52Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    14.698    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.766ns (21.853%)  route 2.739ns (78.147%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.534     5.118    sm/clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         1.037     6.673    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.797 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.153     7.950    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.074 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.549     8.623    fifo_reset_cond/AS[0]
    SLICE_X52Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.432    14.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X52Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    14.698    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.766ns (21.853%)  route 2.739ns (78.147%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.534     5.118    sm/clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         1.037     6.673    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.797 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.153     7.950    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.074 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.549     8.623    fifo_reset_cond/AS[0]
    SLICE_X52Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.432    14.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X52Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    14.698    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.766ns (21.853%)  route 2.739ns (78.147%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.534     5.118    sm/clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=103, routed)         1.037     6.673    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.797 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.153     7.950    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.074 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.549     8.623    fifo_reset_cond/AS[0]
    SLICE_X52Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.432    14.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X52Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    14.698    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.186ns (16.014%)  route 0.975ns (83.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=104, routed)         0.785     2.419    sm/D_states_q_reg[1]_rep_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.464 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.190     2.654    fifo_reset_cond/AS[0]
    SLICE_X52Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X52Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.186ns (16.014%)  route 0.975ns (83.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=104, routed)         0.785     2.419    sm/D_states_q_reg[1]_rep_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.464 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.190     2.654    fifo_reset_cond/AS[0]
    SLICE_X52Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X52Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.186ns (16.014%)  route 0.975ns (83.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=104, routed)         0.785     2.419    sm/D_states_q_reg[1]_rep_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.464 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.190     2.654    fifo_reset_cond/AS[0]
    SLICE_X52Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X52Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.186ns (16.014%)  route 0.975ns (83.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=104, routed)         0.785     2.419    sm/D_states_q_reg[1]_rep_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.464 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.190     2.654    fifo_reset_cond/AS[0]
    SLICE_X52Y81         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y81         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X52Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.189    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.783ns  (logic 11.595ns (34.322%)  route 22.188ns (65.678%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.673     7.251    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.146     7.397 f  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.845     8.242    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I1_O)        0.356     8.598 r  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.852     9.451    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.332     9.783 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.606    10.389    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.150    10.539 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.840    11.379    L_reg/L_50e7d2e9_remainder0__0_carry_i_9_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.705 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry__0_i_20__0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.973    13.676    L_reg/L_50e7d2e9_remainder0[9]
    SLICE_X38Y67         LUT5 (Prop_lut5_I3_O)        0.303    13.979 r  L_reg/i__carry__0_i_23/O
                         net (fo=7, routed)           1.005    14.984    L_reg/i__carry__0_i_23_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.108 r  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.673    15.780    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.904 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           1.050    16.955    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.107 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.173    18.280    L_reg/i__carry_i_19__0_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.332    18.612 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.725    19.337    L_reg/i__carry_i_11__2_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.149    19.486 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.346    19.832    aseg_driver/decimal_renderer/i__carry_i_12[0]
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.547 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.547    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.661    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.995 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    21.836    L_reg/L_50e7d2e9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.303    22.139 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.133    23.272    aseg_driver/decimal_renderer/i__carry_i_9_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.124    23.396 r  aseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.669    24.065    L_reg/i__carry__0_i_14_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.189 f  L_reg/i__carry__0_i_13/O
                         net (fo=3, routed)           0.947    25.136    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.152    25.288 r  L_reg/i__carry__0_i_14/O
                         net (fo=1, routed)           0.691    25.979    L_reg/i__carry__0_i_14_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.326    26.305 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    26.305    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_1[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.855 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.855    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.969 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.969    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.191 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    28.003    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.299    28.302 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.154    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.580 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.143    29.723    L_reg/aseg_OBUF[10]_inst_i_4_1
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    29.847 r  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.860    30.707    L_reg/aseg_OBUF[10]_inst_i_15_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.831 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.020    31.852    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.152    32.004 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.155    35.159    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.746    38.905 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.905    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.759ns  (logic 11.586ns (34.320%)  route 22.173ns (65.680%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.673     7.251    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.146     7.397 f  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.845     8.242    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I1_O)        0.356     8.598 r  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.852     9.451    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.332     9.783 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.606    10.389    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.150    10.539 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.840    11.379    L_reg/L_50e7d2e9_remainder0__0_carry_i_9_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.705 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry__0_i_20__0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.973    13.676    L_reg/L_50e7d2e9_remainder0[9]
    SLICE_X38Y67         LUT5 (Prop_lut5_I3_O)        0.303    13.979 r  L_reg/i__carry__0_i_23/O
                         net (fo=7, routed)           1.005    14.984    L_reg/i__carry__0_i_23_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.108 r  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.673    15.780    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.904 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           1.050    16.955    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.107 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.173    18.280    L_reg/i__carry_i_19__0_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.332    18.612 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.725    19.337    L_reg/i__carry_i_11__2_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.149    19.486 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.346    19.832    aseg_driver/decimal_renderer/i__carry_i_12[0]
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.547 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.547    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.661    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.995 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    21.836    L_reg/L_50e7d2e9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.303    22.139 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.133    23.272    aseg_driver/decimal_renderer/i__carry_i_9_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.124    23.396 r  aseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.669    24.065    L_reg/i__carry__0_i_14_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.189 f  L_reg/i__carry__0_i_13/O
                         net (fo=3, routed)           0.947    25.136    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.152    25.288 r  L_reg/i__carry__0_i_14/O
                         net (fo=1, routed)           0.691    25.979    L_reg/i__carry__0_i_14_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.326    26.305 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    26.305    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_1[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.855 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.855    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.969 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.969    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.191 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    28.003    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.299    28.302 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.154    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.580 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.943    29.523    L_reg/aseg_OBUF[10]_inst_i_4_1
    SLICE_X36Y63         LUT4 (Prop_lut4_I2_O)        0.124    29.647 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.865    30.512    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    30.636 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.156    31.792    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.153    31.945 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.200    35.145    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    38.881 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.881    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.743ns  (logic 11.570ns (34.289%)  route 22.173ns (65.711%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.673     7.251    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.146     7.397 f  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.845     8.242    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I1_O)        0.356     8.598 r  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.852     9.451    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.332     9.783 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.606    10.389    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.150    10.539 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.840    11.379    L_reg/L_50e7d2e9_remainder0__0_carry_i_9_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.705 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry__0_i_20__0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.973    13.676    L_reg/L_50e7d2e9_remainder0[9]
    SLICE_X38Y67         LUT5 (Prop_lut5_I3_O)        0.303    13.979 r  L_reg/i__carry__0_i_23/O
                         net (fo=7, routed)           1.005    14.984    L_reg/i__carry__0_i_23_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.108 r  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.673    15.780    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.904 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           1.050    16.955    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.107 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.173    18.280    L_reg/i__carry_i_19__0_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.332    18.612 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.725    19.337    L_reg/i__carry_i_11__2_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.149    19.486 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.346    19.832    aseg_driver/decimal_renderer/i__carry_i_12[0]
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.547 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.547    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.661    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.995 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    21.836    L_reg/L_50e7d2e9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.303    22.139 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.133    23.272    aseg_driver/decimal_renderer/i__carry_i_9_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.124    23.396 r  aseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.669    24.065    L_reg/i__carry__0_i_14_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.189 f  L_reg/i__carry__0_i_13/O
                         net (fo=3, routed)           0.947    25.136    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.152    25.288 r  L_reg/i__carry__0_i_14/O
                         net (fo=1, routed)           0.691    25.979    L_reg/i__carry__0_i_14_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.326    26.305 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    26.305    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_1[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.855 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.855    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.969 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.969    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.191 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    28.003    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.299    28.302 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.154    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.580 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.143    29.723    L_reg/aseg_OBUF[10]_inst_i_4_1
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    29.847 r  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.860    30.707    L_reg/aseg_OBUF[10]_inst_i_15_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.831 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.028    31.860    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.146    32.006 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.132    35.138    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    38.865 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.865    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.707ns  (logic 11.328ns (33.606%)  route 22.380ns (66.394%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.673     7.251    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.146     7.397 f  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.845     8.242    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I1_O)        0.356     8.598 r  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.852     9.451    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.332     9.783 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.606    10.389    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.150    10.539 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.840    11.379    L_reg/L_50e7d2e9_remainder0__0_carry_i_9_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.705 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry__0_i_20__0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.973    13.676    L_reg/L_50e7d2e9_remainder0[9]
    SLICE_X38Y67         LUT5 (Prop_lut5_I3_O)        0.303    13.979 r  L_reg/i__carry__0_i_23/O
                         net (fo=7, routed)           1.005    14.984    L_reg/i__carry__0_i_23_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.108 r  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.673    15.780    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.904 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           1.050    16.955    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.107 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.173    18.280    L_reg/i__carry_i_19__0_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.332    18.612 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.725    19.337    L_reg/i__carry_i_11__2_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.149    19.486 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.346    19.832    aseg_driver/decimal_renderer/i__carry_i_12[0]
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.547 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.547    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.661    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.995 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    21.836    L_reg/L_50e7d2e9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.303    22.139 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.133    23.272    aseg_driver/decimal_renderer/i__carry_i_9_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.124    23.396 r  aseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.669    24.065    L_reg/i__carry__0_i_14_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.189 f  L_reg/i__carry__0_i_13/O
                         net (fo=3, routed)           0.947    25.136    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.152    25.288 r  L_reg/i__carry__0_i_14/O
                         net (fo=1, routed)           0.691    25.979    L_reg/i__carry__0_i_14_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.326    26.305 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    26.305    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_1[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.855 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.855    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.969 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.969    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.191 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    28.003    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.299    28.302 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.154    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.580 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.143    29.723    L_reg/aseg_OBUF[10]_inst_i_4_1
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    29.847 r  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.860    30.707    L_reg/aseg_OBUF[10]_inst_i_15_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.831 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.028    31.860    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124    31.984 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.339    35.323    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    38.829 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.829    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.685ns  (logic 11.338ns (33.658%)  route 22.348ns (66.342%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=3 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.673     7.251    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.146     7.397 f  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.845     8.242    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I1_O)        0.356     8.598 r  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.852     9.451    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.332     9.783 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.606    10.389    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.150    10.539 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.840    11.379    L_reg/L_50e7d2e9_remainder0__0_carry_i_9_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.705 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry__0_i_20__0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.973    13.676    L_reg/L_50e7d2e9_remainder0[9]
    SLICE_X38Y67         LUT5 (Prop_lut5_I3_O)        0.303    13.979 r  L_reg/i__carry__0_i_23/O
                         net (fo=7, routed)           1.005    14.984    L_reg/i__carry__0_i_23_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.108 r  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.673    15.780    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.904 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           1.050    16.955    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.107 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.173    18.280    L_reg/i__carry_i_19__0_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.332    18.612 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.725    19.337    L_reg/i__carry_i_11__2_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.149    19.486 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.346    19.832    aseg_driver/decimal_renderer/i__carry_i_12[0]
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.547 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.547    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.661    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.995 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    21.836    L_reg/L_50e7d2e9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.303    22.139 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.133    23.272    aseg_driver/decimal_renderer/i__carry_i_9_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.124    23.396 r  aseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.669    24.065    L_reg/i__carry__0_i_14_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.189 f  L_reg/i__carry__0_i_13/O
                         net (fo=3, routed)           0.947    25.136    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.152    25.288 r  L_reg/i__carry__0_i_14/O
                         net (fo=1, routed)           0.691    25.979    L_reg/i__carry__0_i_14_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.326    26.305 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    26.305    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_1[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.855 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.855    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.969 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.969    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.191 f  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    28.003    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.299    28.302 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.154    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.580 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.943    29.523    L_reg/aseg_OBUF[10]_inst_i_4_1
    SLICE_X36Y63         LUT4 (Prop_lut4_I2_O)        0.124    29.647 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.967    30.614    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124    30.738 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.828    31.566    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.124    31.690 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.600    35.291    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    38.807 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.807    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.421ns  (logic 11.345ns (33.946%)  route 22.076ns (66.054%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.673     7.251    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.146     7.397 f  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.845     8.242    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I1_O)        0.356     8.598 r  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.852     9.451    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.332     9.783 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.606    10.389    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.150    10.539 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.840    11.379    L_reg/L_50e7d2e9_remainder0__0_carry_i_9_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.705 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry__0_i_20__0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.973    13.676    L_reg/L_50e7d2e9_remainder0[9]
    SLICE_X38Y67         LUT5 (Prop_lut5_I3_O)        0.303    13.979 r  L_reg/i__carry__0_i_23/O
                         net (fo=7, routed)           1.005    14.984    L_reg/i__carry__0_i_23_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.108 r  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.673    15.780    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.904 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           1.050    16.955    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.107 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.173    18.280    L_reg/i__carry_i_19__0_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.332    18.612 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.725    19.337    L_reg/i__carry_i_11__2_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.149    19.486 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.346    19.832    aseg_driver/decimal_renderer/i__carry_i_12[0]
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.547 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.547    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.661    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.995 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    21.836    L_reg/L_50e7d2e9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.303    22.139 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.133    23.272    aseg_driver/decimal_renderer/i__carry_i_9_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.124    23.396 r  aseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.669    24.065    L_reg/i__carry__0_i_14_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.189 f  L_reg/i__carry__0_i_13/O
                         net (fo=3, routed)           0.947    25.136    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.152    25.288 r  L_reg/i__carry__0_i_14/O
                         net (fo=1, routed)           0.691    25.979    L_reg/i__carry__0_i_14_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.326    26.305 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    26.305    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_1[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.855 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.855    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.969 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.969    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.191 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    28.003    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.299    28.302 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.154    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.580 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.143    29.723    L_reg/aseg_OBUF[10]_inst_i_4_1
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    29.847 r  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.860    30.707    L_reg/aseg_OBUF[10]_inst_i_15_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.831 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.020    31.852    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124    31.976 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.044    35.019    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    38.543 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.543    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.234ns  (logic 11.315ns (34.047%)  route 21.919ns (65.953%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=17, routed)          1.673     7.251    L_reg/D_registers_q_reg[2][9]_0[0]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.146     7.397 f  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.845     8.242    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I1_O)        0.356     8.598 r  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.852     9.451    L_reg/L_50e7d2e9_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.332     9.783 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.606    10.389    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.150    10.539 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.840    11.379    L_reg/L_50e7d2e9_remainder0__0_carry_i_9_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.326    11.705 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry__0_i_20__0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.973    13.676    L_reg/L_50e7d2e9_remainder0[9]
    SLICE_X38Y67         LUT5 (Prop_lut5_I3_O)        0.303    13.979 r  L_reg/i__carry__0_i_23/O
                         net (fo=7, routed)           1.005    14.984    L_reg/i__carry__0_i_23_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.124    15.108 r  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.673    15.780    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.904 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           1.050    16.955    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.107 r  L_reg/i__carry_i_19__0/O
                         net (fo=4, routed)           1.173    18.280    L_reg/i__carry_i_19__0_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.332    18.612 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.725    19.337    L_reg/i__carry_i_11__2_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.149    19.486 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.346    19.832    aseg_driver/decimal_renderer/i__carry_i_12[0]
    SLICE_X39Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.547 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.547    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.661    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.995 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    21.836    L_reg/L_50e7d2e9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.303    22.139 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.133    23.272    aseg_driver/decimal_renderer/i__carry_i_9_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.124    23.396 r  aseg_driver/decimal_renderer/i__carry__0_i_22/O
                         net (fo=1, routed)           0.669    24.065    L_reg/i__carry__0_i_14_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.189 f  L_reg/i__carry__0_i_13/O
                         net (fo=3, routed)           0.947    25.136    L_reg/i__carry__0_i_13_n_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.152    25.288 r  L_reg/i__carry__0_i_14/O
                         net (fo=1, routed)           0.691    25.979    L_reg/i__carry__0_i_14_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.326    26.305 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    26.305    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_1[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.855 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.855    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.969 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.969    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.191 r  aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    28.003    aseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.299    28.302 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.154    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.580 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.943    29.523    L_reg/aseg_OBUF[10]_inst_i_4_1
    SLICE_X36Y63         LUT4 (Prop_lut4_I2_O)        0.124    29.647 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.865    30.512    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    30.636 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.156    31.792    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I3_O)        0.124    31.916 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.946    34.862    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    38.356 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.356    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.058ns  (logic 9.576ns (29.870%)  route 22.482ns (70.130%))
  Logic Levels:           28  (CARRY4=6 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.518     5.640 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          1.794     7.434    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X49Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.558 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.276     7.833    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.957 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.815     8.772    L_reg/L_50e7d2e9_remainder0__0_carry_i_14__1_n_0
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124     8.896 f  L_reg/L_50e7d2e9_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.687     9.583    L_reg/L_50e7d2e9_remainder0__0_carry_i_12__1_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.707 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.193    10.901    L_reg/L_50e7d2e9_remainder0__0_carry_i_10__1_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.124    11.025 r  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.650    11.675    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X48Y66         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    12.231 f  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.706    12.937    L_reg/L_50e7d2e9_remainder0_3[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I4_O)        0.302    13.239 f  L_reg/i__carry_i_19__3/O
                         net (fo=8, routed)           0.974    14.213    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    14.337 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.606    14.943    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.067 r  L_reg/i__carry_i_21__4/O
                         net (fo=3, routed)           1.115    16.183    L_reg/i__carry_i_21__4_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I4_O)        0.124    16.307 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           0.833    17.140    L_reg/i__carry_i_24__0_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.264 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=3, routed)           0.830    18.094    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.124    18.218 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.669    18.887    timerseg_driver/decimal_renderer/i__carry__0_i_13__4[2]
    SLICE_X52Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.291 r  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.291    timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.510 f  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.178    20.688    L_reg/L_50e7d2e9_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.295    20.983 f  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.472    21.455    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.579 f  L_reg/i__carry_i_19__2/O
                         net (fo=5, routed)           0.840    22.419    L_reg/i__carry_i_19__2_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.124    22.543 r  L_reg/i__carry_i_17__3/O
                         net (fo=1, routed)           0.884    23.427    L_reg/i__carry_i_17__3_n_0
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    23.551 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.840    24.391    L_reg/i__carry_i_9__4_n_0
    SLICE_X54Y61         LUT2 (Prop_lut2_I1_O)        0.150    24.541 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.382    24.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7[2]
    SLICE_X55Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    25.512 r  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.512    timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.626 r  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.626    timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.865 f  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    26.664    timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.302    26.966 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.436    27.402    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X54Y62         LUT5 (Prop_lut5_I4_O)        0.124    27.526 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.821    28.347    L_reg/timerseg_OBUF[10]_inst_i_2_1
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.471 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.841    29.312    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.124    29.436 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.853    30.290    L_reg/D_ctr_q_reg[16]
    SLICE_X53Y62         LUT4 (Prop_lut4_I2_O)        0.152    30.442 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.987    33.428    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    37.180 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.180    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.995ns  (logic 10.284ns (32.143%)  route 21.710ns (67.857%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.539     5.123    L_reg/clk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.114     7.755    L_reg/M_reg_pbc[4]
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.879 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.807     8.687    L_reg/L_50e7d2e9_remainder0__0_carry_i_19__0_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.811 f  L_reg/L_50e7d2e9_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.840     9.650    L_reg/L_50e7d2e9_remainder0__0_carry_i_12__0_n_0
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.774 f  L_reg/L_50e7d2e9_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.299    10.073    L_reg/L_50e7d2e9_remainder0__0_carry_i_14__0_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.197 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.030    11.227    L_reg/L_50e7d2e9_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124    11.351 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.351    bseg_driver/decimal_renderer/i__carry__0_i_19__1_0[1]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.901 r  bseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.901    bseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  bseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.015    bseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.349 f  bseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.049    13.397    L_reg/L_50e7d2e9_remainder0_1[9]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.303    13.700 f  L_reg/i__carry__0_i_22__1/O
                         net (fo=9, routed)           0.860    14.560    L_reg/i__carry__0_i_22__1_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I0_O)        0.152    14.712 r  L_reg/i__carry_i_16__2/O
                         net (fo=8, routed)           0.456    15.169    L_reg/i__carry_i_16__2_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.332    15.501 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.847    16.348    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.124    16.472 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.657    17.129    L_reg/i__carry_i_20__2_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124    17.253 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.679    17.932    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.056 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.475    18.531    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X42Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.051 r  bseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.051    bseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.290 f  bseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=8, routed)           0.847    20.137    bseg_driver/decimal_renderer/O[2]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.301    20.438 f  bseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=8, routed)           1.370    21.808    L_reg/i__carry_i_9__1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.932 r  L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           1.005    22.937    L_reg/i__carry_i_14__0_n_0
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.124    23.061 f  L_reg/bseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.621    23.683    L_reg/bseg_OBUF[10]_inst_i_8_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.124    23.807 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.025    24.831    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.124    24.955 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.955    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11_1[1]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.488 r  bseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.488    bseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.811 r  bseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.800    26.612    bseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X39Y57         LUT4 (Prop_lut4_I2_O)        0.306    26.918 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    27.351    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I4_O)        0.124    27.475 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.667    28.142    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124    28.266 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.821    29.087    L_reg/bseg_OBUF[9]_inst_i_1_1
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.211 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.834    30.045    L_reg/D_ctr_q_reg[17]_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I2_O)        0.152    30.197 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.174    33.370    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.747    37.118 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.118    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.809ns  (logic 9.343ns (29.372%)  route 22.466ns (70.628%))
  Logic Levels:           28  (CARRY4=6 LUT2=4 LUT3=2 LUT4=1 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.518     5.640 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=16, routed)          1.794     7.434    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X49Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.558 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.276     7.833    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.957 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.815     8.772    L_reg/L_50e7d2e9_remainder0__0_carry_i_14__1_n_0
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124     8.896 f  L_reg/L_50e7d2e9_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           0.687     9.583    L_reg/L_50e7d2e9_remainder0__0_carry_i_12__1_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.707 r  L_reg/L_50e7d2e9_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.193    10.901    L_reg/L_50e7d2e9_remainder0__0_carry_i_10__1_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.124    11.025 r  L_reg/L_50e7d2e9_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.650    11.675    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X48Y66         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    12.231 f  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.706    12.937    L_reg/L_50e7d2e9_remainder0_3[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I4_O)        0.302    13.239 f  L_reg/i__carry_i_19__3/O
                         net (fo=8, routed)           0.974    14.213    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    14.337 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.606    14.943    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.067 r  L_reg/i__carry_i_21__4/O
                         net (fo=3, routed)           1.115    16.183    L_reg/i__carry_i_21__4_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I4_O)        0.124    16.307 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           0.833    17.140    L_reg/i__carry_i_24__0_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    17.264 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=3, routed)           0.830    18.094    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.124    18.218 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.669    18.887    timerseg_driver/decimal_renderer/i__carry__0_i_13__4[2]
    SLICE_X52Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.291 r  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.291    timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.510 f  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.178    20.688    L_reg/L_50e7d2e9_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.295    20.983 f  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.472    21.455    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.579 f  L_reg/i__carry_i_19__2/O
                         net (fo=5, routed)           0.840    22.419    L_reg/i__carry_i_19__2_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.124    22.543 r  L_reg/i__carry_i_17__3/O
                         net (fo=1, routed)           0.884    23.427    L_reg/i__carry_i_17__3_n_0
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    23.551 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.840    24.391    L_reg/i__carry_i_9__4_n_0
    SLICE_X54Y61         LUT2 (Prop_lut2_I1_O)        0.150    24.541 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.382    24.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7[2]
    SLICE_X55Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    25.512 r  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.512    timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.626 r  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.626    timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.865 r  timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    26.664    timerseg_driver/decimal_renderer/L_50e7d2e9_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.302    26.966 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.436    27.402    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X54Y62         LUT5 (Prop_lut5_I4_O)        0.124    27.526 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.821    28.347    L_reg/timerseg_OBUF[10]_inst_i_2_1
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.471 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.841    29.312    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.124    29.436 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.854    30.291    L_reg/D_ctr_q_reg[16]
    SLICE_X53Y62         LUT3 (Prop_lut3_I2_O)        0.124    30.415 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.969    33.384    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    36.931 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.931    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.396ns (74.301%)  route 0.483ns (25.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDPE (Prop_fdpe_C_Q)         0.164     1.699 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.483     2.182    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.414 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.414    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.416ns (71.674%)  route 0.560ns (28.326%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.157     1.835    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.880 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.402     2.282    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.512 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.512    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1721779169[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.455ns (70.068%)  route 0.622ns (29.932%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.590     1.534    forLoop_idx_0_1721779169[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_1721779169[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  forLoop_idx_0_1721779169[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.132     1.794    forLoop_idx_0_1721779169[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X58Y60         LUT6 (Prop_lut6_I5_O)        0.098     1.892 r  forLoop_idx_0_1721779169[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.490     2.382    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.611 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.611    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1721779169[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.461ns (68.419%)  route 0.674ns (31.581%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.588     1.532    forLoop_idx_0_1721779169[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  forLoop_idx_0_1721779169[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  forLoop_idx_0_1721779169[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.114     1.774    forLoop_idx_0_1721779169[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.098     1.872 r  forLoop_idx_0_1721779169[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.560     2.432    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.666 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.666    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.369ns (57.247%)  route 1.022ns (42.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.022     2.661    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.889 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.889    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.383ns (57.114%)  route 1.039ns (42.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.039     2.677    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.919 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.919    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_956955938[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.696ns  (logic 1.617ns (34.445%)  route 3.078ns (65.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.266     3.760    forLoop_idx_0_956955938[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.884 r  forLoop_idx_0_956955938[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.812     4.696    forLoop_idx_0_956955938[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y59         SRLC32E                                      r  forLoop_idx_0_956955938[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.441     4.845    forLoop_idx_0_956955938[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y59         SRLC32E                                      r  forLoop_idx_0_956955938[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_956955938[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 1.625ns (38.655%)  route 2.578ns (61.345%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.104     3.605    forLoop_idx_0_956955938[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.729 r  forLoop_idx_0_956955938[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.474     4.203    forLoop_idx_0_956955938[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_956955938[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.501     4.905    forLoop_idx_0_956955938[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_956955938[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.983ns  (logic 1.622ns (40.740%)  route 2.360ns (59.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.480    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.604 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.378     3.983    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_956955938[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.615ns (41.854%)  route 2.244ns (58.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.410     2.901    forLoop_idx_0_956955938[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.025 r  forLoop_idx_0_956955938[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.833     3.859    forLoop_idx_0_956955938[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_956955938[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.495     4.899    forLoop_idx_0_956955938[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_956955938[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.628ns (42.266%)  route 2.224ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.851    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.628ns (42.266%)  route 2.224ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.851    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.628ns (42.266%)  route 2.224ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.851    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.628ns (42.266%)  route 2.224ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.851    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.628ns (42.266%)  route 2.224ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.851    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_956955938[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.792ns  (logic 1.619ns (42.688%)  route 2.173ns (57.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.654     3.148    forLoop_idx_0_956955938[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.272 r  forLoop_idx_0_956955938[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.519     3.792    forLoop_idx_0_956955938[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_956955938[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.495     4.899    forLoop_idx_0_956955938[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_956955938[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1721779169[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.307ns (30.999%)  route 0.683ns (69.001%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.520     0.782    forLoop_idx_0_1721779169[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.827 r  forLoop_idx_0_1721779169[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.163     0.990    forLoop_idx_0_1721779169[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1721779169[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.862     2.052    forLoop_idx_0_1721779169[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1721779169[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1721779169[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.300ns (26.765%)  route 0.820ns (73.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.764     1.019    forLoop_idx_0_1721779169[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.064 r  forLoop_idx_0_1721779169[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.056     1.119    forLoop_idx_0_1721779169[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1721779169[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.863     2.053    forLoop_idx_0_1721779169[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1721779169[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_956955938[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.307ns (27.454%)  route 0.812ns (72.546%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.643     0.905    forLoop_idx_0_956955938[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.950 r  forLoop_idx_0_956955938[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.169     1.120    forLoop_idx_0_956955938[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_956955938[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.850     2.040    forLoop_idx_0_956955938[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_956955938[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.316ns (26.390%)  route 0.883ns (73.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.199    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_956955938[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.304ns (24.764%)  route 0.923ns (75.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.546     0.805    forLoop_idx_0_956955938[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.850 r  forLoop_idx_0_956955938[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.376     1.226    forLoop_idx_0_956955938[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_956955938[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.850     2.040    forLoop_idx_0_956955938[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_956955938[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.311ns (25.190%)  route 0.924ns (74.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.809     1.075    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.120 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.115     1.235    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





