// Seed: 775170401
module module_0;
  assign id_1 = id_1 ? -1 : id_1 & 1;
  initial if (id_1) id_2 = id_2;
  assign module_2.type_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri id_4, id_5 = 1, id_6;
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1
);
  integer id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_3 (
    output tri id_0,
    input wor id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wor id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri id_15,
    output tri1 id_16,
    input tri1 id_17,
    input wire id_18,
    input tri0 id_19,
    output tri1 id_20,
    input wire id_21,
    input supply0 id_22
);
  assign id_0 = 1;
  xnor primCall (
      id_0,
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_17,
      id_18,
      id_19,
      id_21,
      id_22,
      id_3,
      id_4,
      id_6,
      id_7,
      id_9
  );
  always id_20 = id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
