
---------- Begin Simulation Statistics ----------
final_tick                               131542312500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858224                       # Number of bytes of host memory used
host_op_rate                                   150204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1755.41                       # Real time elapsed on the host
host_tick_rate                               74935381                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000003                       # Number of instructions simulated
sim_ops                                     263669282                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.131542                       # Number of seconds simulated
sim_ticks                                131542312500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.081240                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                37155684                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37500221                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 75                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2825101                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          59897754                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             403527                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          411312                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7785                       # Number of indirect misses.
system.cpu.branchPred.lookups                69357429                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2333391                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        49681                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 142036408                       # number of cc regfile reads
system.cpu.cc_regfile_writes                134447025                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           2755725                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   49973485                       # Number of branches committed
system.cpu.commit.bw_lim_events              11845754                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             495                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        54751087                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            250259231                       # Number of instructions committed
system.cpu.commit.committedOps              263928510                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    254685028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.036294                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.092905                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    176913367     69.46%     69.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26441504     10.38%     79.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10625808      4.17%     84.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12395118      4.87%     88.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6673309      2.62%     91.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3098531      1.22%     92.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      4743346      1.86%     94.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1948291      0.76%     95.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11845754      4.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    254685028                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1644453                       # Number of function calls committed.
system.cpu.commit.int_insts                 224905378                       # Number of committed integer instructions.
system.cpu.commit.loads                      39888920                       # Number of loads committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1167      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        197574598     74.86%     74.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1067091      0.40%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           103984      0.04%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             18      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             6      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              6      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            49      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            2364      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            4692      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            4660      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3554      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        39888920     15.11%     90.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       25277395      9.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         263928510                       # Class of committed instruction
system.cpu.commit.refs                       65166315                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     25813                       # Number of committed Vector instructions.
system.cpu.committedInsts                   250000003                       # Number of Instructions Simulated
system.cpu.committedOps                     263669282                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.052338                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.052338                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             155593885                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 71118                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             35942205                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              344164350                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 40682289                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  58159656                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2804394                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                110517                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               5710788                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    69357429                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  40178744                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     218527065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               1050499                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      339012541                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles             7                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 5747542                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.263632                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           41550057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           39892602                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.288606                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          262951012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.352861                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.567522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                191432547     72.80%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7420725      2.82%     75.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8090689      3.08%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4802296      1.83%     80.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 16033924      6.10%     86.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5037750      1.92%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  5300460      2.02%     90.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2061094      0.78%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 22771527      8.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            262951012                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          133614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3137390                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 56088651                       # Number of branches executed
system.cpu.iew.exec_nop                        390652                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.130538                       # Inst execution rate
system.cpu.iew.exec_refs                     73123684                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   27900897                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5473174                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              48322452                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                616                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           1096018                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             29225801                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           318853927                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              45222787                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4883812                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             297427140                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    742                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3948647                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2804394                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3948039                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       7251228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1142274                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        19307                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         6588                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        88950                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      8433528                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      3948404                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           6588                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1661293                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1476097                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 324081765                       # num instructions consuming a value
system.cpu.iew.wb_count                     293493913                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.529314                       # average fanout of values written-back
system.cpu.iew.wb_producers                 171541018                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.115587                       # insts written-back per cycle
system.cpu.iew.wb_sent                      295583521                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                322865665                       # number of integer regfile reads
system.cpu.int_regfile_writes               216656143                       # number of integer regfile writes
system.cpu.ipc                               0.950265                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.950265                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1197      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             226305767     74.86%     74.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1167302      0.39%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                109572      0.04%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  19      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   6      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 51      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2431      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4811      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 4768      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3720      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             46558103     15.40%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28153195      9.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              302310954                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2987574                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009882                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1774336     59.39%     59.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    440      0.01%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     18      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 850857     28.48%     87.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                361919     12.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              305269791                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          870633436                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    293467217                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         373231433                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  318462659                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 302310954                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 616                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        54793967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            129116                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            121                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     45366962                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     262951012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.149685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.854318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           166733374     63.41%     63.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21778088      8.28%     71.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16364746      6.22%     77.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            23297064      8.86%     86.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13840706      5.26%     92.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8276795      3.15%     95.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8964631      3.41%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2187267      0.83%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1508341      0.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       262951012                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.149102                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  27540                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              56172                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        26696                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             31831                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            937077                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           831684                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             48322452                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            29225801                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               248876915                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1373                       # number of misc regfile writes
system.cpu.numCycles                        263084626                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                11172558                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             312848958                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  42515                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 43827645                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 547957                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                257753                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             568273972                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              335091010                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           398982469                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  60457053                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              143401731                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2804394                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             144623249                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 86133469                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        365210081                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          66113                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1891                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  29141420                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            649                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            37772                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    560945077                       # The number of ROB reads
system.cpu.rob.rob_writes                   645695376                       # The number of ROB writes
system.cpu.timesIdled                            1105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    33831                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   19382                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   160                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9397011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17753542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8422578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        37081                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16802852                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          37084                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              63253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8326633                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10827                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41545                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         63253                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251737                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16798793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16798793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    539611584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               539611584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8356535                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8356535    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8356535                       # Request fanout histogram
system.membus.reqLayer0.occupancy         52068192500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              39.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          563316500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             68792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16670067                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43441                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67314                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251763                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251763                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25083460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25086415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        94528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    541068096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              541162624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8369926                       # Total snoops (count)
system.tol2bus.snoopTraffic                 532904576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16750200                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002215                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16713097     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  37100      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16750200                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16776800452                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4292014500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2217499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7431                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7433                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data                7431                       # number of overall hits
system.l2.overall_hits::total                    7433                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1475                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             103324                       # number of demand (read+write) misses
system.l2.demand_misses::total                 104799                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1475                       # number of overall misses
system.l2.overall_misses::.cpu.data            103324                       # number of overall misses
system.l2.overall_misses::total                104799                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    132488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11178599500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11311087500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    132488000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11178599500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11311087500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1477                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           110755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112232                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1477                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          110755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112232                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.932906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.933771                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.932906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.933771                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89822.372881                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108189.767140                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107931.254115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89822.372881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108189.767140                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107931.254115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8326633                       # number of writebacks
system.l2.writebacks::total                   8326633                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        103324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            104798                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       103324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           104798                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    117590501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10145359500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10262950001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    117590501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10145359500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10262950001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.932906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.933762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.932906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.933762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79776.459294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98189.767140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97930.781131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79776.459294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98189.767140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97930.781131                       # average overall mshr miss latency
system.l2.replacements                        8369925                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8343434                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8343434                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8343434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8343434                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4616                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4616                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1896                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           41545                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               41545                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5320843500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5320843500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         43441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 128074.220725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128074.220725                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        41545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4905393500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4905393500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 118074.220725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118074.220725                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    132488000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    132488000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89822.372881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89822.372881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    117590501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    117590501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79776.459294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79776.459294                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        61779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5857756000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5857756000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        67314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.917773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.917773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94817.915473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94817.915473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        61779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5239966000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5239966000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.917773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.917773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84817.915473                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84817.915473                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                26                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251737                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251737                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251763                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251763                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999997                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999997                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251737                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251737                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 187346783282                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 187346783282                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 22703.920797                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22703.920797                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16355.316642                       # Cycle average of tags in use
system.l2.tags.total_refs                     8466055                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8386335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.009506                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   10462.335006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        35.462695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5857.518940                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.638570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.357515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998249                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5774                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 275944879                       # Number of tag accesses
system.l2.tags.data_accesses                275944879                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          94336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6612736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6707072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    532904512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532904512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          103324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              104798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8326633                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8326633                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            717153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          50270790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50987944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       717153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           717153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     4051202247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           4051202247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     4051202247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           717153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         50270790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4102190191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8326633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    103314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560256500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5608                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5608                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              297451                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8347093                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      104798                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8326633                       # Number of write requests accepted
system.mem_ctrls.readBursts                    104798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8326633                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            520435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            520445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            520065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            520247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            520421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            520468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            520513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            520551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            520728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            520498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           520485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           520276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           520322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           520418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           520345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           520397                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      45.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3950380750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  523940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5915155750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37698.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56448.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                   1059547                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39317                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4341383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                104798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8326633                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   50907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  34244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  53964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  84998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 129793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 193316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 279804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 388869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 518076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 685507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 857156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                1106741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                3825909                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4050698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.213948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.671150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    98.269711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2034300     50.22%     50.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1410193     34.81%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       439542     10.85%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       127107      3.14%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30708      0.76%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5938      0.15%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1365      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          265      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1280      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4050698                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.684558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.689839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5607     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5608                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1484.774251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.578048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev  35265.315785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-16383         5597     99.80%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180224-196607            2      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::737280-753663            3      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::917504-933887            2      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::933888-950271            4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5608                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6706432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               532903296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6707072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532904512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        50.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      4051.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   4051.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   31.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  131542267500                       # Total gap between requests
system.mem_ctrls.avgGap                      15601.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        94336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6612096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    532903296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 717153.273400146398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 50265924.890137530863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4051193003.011863231659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       103324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8326633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56807250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5858348500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6334833008750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38539.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56698.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    760791.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14462519820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7687007790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           375292680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21733308180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10383728160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53648407980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5334641280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113624905890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        863.789785                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13175523500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4392440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 113974349000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14459492460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7685391120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           372893640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21731616900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10383728160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53686856190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5302263840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113622242310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        863.769537                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13093796750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4392440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 114056075750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     40176890                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40176890                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     40176890                       # number of overall hits
system.cpu.icache.overall_hits::total        40176890                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1854                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1854                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1854                       # number of overall misses
system.cpu.icache.overall_misses::total          1854                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    159715496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159715496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    159715496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159715496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     40178744                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     40178744                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     40178744                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     40178744                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86146.437972                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86146.437972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86146.437972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86146.437972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1680                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    88.421053                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          376                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          376                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          376                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          376                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1478                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    134748996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134748996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    134748996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134748996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91169.821380                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91169.821380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91169.821380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91169.821380                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     40176890                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40176890                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1854                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1854                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    159715496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159715496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     40178744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     40178744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86146.437972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86146.437972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          376                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          376                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    134748996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134748996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91169.821380                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91169.821380                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           988.254426                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            40178368                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27184.281461                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   988.254426                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.241273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.241273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1477                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1477                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.360596                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         160716454                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        160716454                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     60625358                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60625358                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     60625386                       # number of overall hits
system.cpu.dcache.overall_hits::total        60625386                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8692174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8692174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8692178                       # number of overall misses
system.cpu.dcache.overall_misses::total       8692178                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 343903003742                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 343903003742                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 343903003742                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 343903003742                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     69317532                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     69317532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     69317564                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     69317564                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.125396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.125396                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.125396                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.125396                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39564.670903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39564.670903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39564.652696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39564.652696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    140717821                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          482                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8133976                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.300004                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8343434                       # number of writebacks
system.cpu.dcache.writebacks::total           8343434                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       329659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       329659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       329659                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       329659                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8362515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8362515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8362518                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8362518                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 303359213153                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 303359213153                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 303359475153                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 303359475153                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.120641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.120641                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.120641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.120641                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36276.074022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36276.074022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36276.092339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36276.092339                       # average overall mshr miss latency
system.cpu.dcache.replacements                8358422                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43881375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43881375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       124604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        124604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10720414000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10720414000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     44005979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44005979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 86035.873648                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86035.873648                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        57294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6020568500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6020568500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89445.379587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89445.379587                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16743972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16743972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       315865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       315865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  33005431480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  33005431480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17059837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17059837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104492.208633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104492.208633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       272365                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       272365                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        43500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5413191391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5413191391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 124441.181402                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 124441.181402                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.125000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.125000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.093750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251705                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251705                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 300177158262                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 300177158262                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251716                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251716                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 36377.592057                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 36377.592057                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251705                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251705                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 291925453262                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 291925453262                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 35377.592057                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 35377.592057                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          375                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          375                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       570000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       570000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015748                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015748                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.002625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          334                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          334                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          334                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4092.542438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            68988614                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8362518                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.249742                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4092.542438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          599                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         562908750                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        562908750                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131542312500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 131542312500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
