#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 17 19:10:42 2021
# Process ID: 24924
# Current directory: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3636 C:\Users\George\Desktop\Github\Bronco Pong\Subsystems\sub_HDMI_wFrameBuffer\project_1.xpr
# Log file: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/vivado.log
# Journal file: C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.320 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8636f48c66ff48068c4541175df47be4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8636f48c66ff48068c4541175df47be4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'TMDS_P' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.srcs/sim_1/new/test_tb.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'TMDS_N' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.srcs/sim_1/new/test_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'Stretch' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.srcs/sources_1/new/test_top.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'Stretch' [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.srcs/sources_1/new/test_top.v:125]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_tb_behav -key {Behavioral:sim_1:Functional:test_tb} -tclbatch {test_tb.tcl} -protoinst "protoinst_files/VideoBuffer.protoinst" -protoinst "protoinst_files/clockGen.protoinst" -view {{C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/test_tb_behav1.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/VideoBuffer.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/clockGen.protoinst
Time resolution is 1 ps
open_wave_config {C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMI_wFrameBuffer/test_tb_behav1.wcfg}
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.320 ; gain = 0.000
source test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module test_tb.UUT.UUT3.VideoBuffer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1094.320 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1094.320 ; gain = 0.000
run 1.1 s
run: Time (s): cpu = 00:11:47 ; elapsed = 01:40:47 . Memory (MB): peak = 1094.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 17 20:55:41 2021...
