// Seed: 2592555736
module module_0 (
    output wand  id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  uwire id_3
);
  logic id_5;
  tri0 id_6, id_7[-1 : -1];
  parameter id_8 = 1;
  assign id_6 = id_2;
  wire id_9;
  assign id_6 = 1'd0;
  logic id_10;
  assign module_1.id_4 = 0;
  wire [1 : -1] id_11;
endmodule
module module_1 #(
    parameter id_3 = 32'd34,
    parameter id_5 = 32'd32,
    parameter id_9 = 32'd90
) (
    output supply0 id_0,
    output tri id_1,
    output tri id_2,
    input wor _id_3,
    input wand id_4,
    output supply0 _id_5[id_3 : id_9],
    input wire id_6,
    input supply0 id_7[id_5 : 1 'b0],
    output wor id_8,
    input supply1 _id_9,
    output supply0 id_10,
    output supply1 id_11,
    output uwire id_12
);
  reg id_14;
  always @(id_3) id_14 <= 1;
  parameter id_15 = -1;
  assign id_12 = id_4;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_7,
      id_7
  );
  assign id_0 = id_3;
endmodule
