module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output [31:0] out
);
    reg [31:0] in_temp;
    always @(posedge clk)begin
        in_temp <= in;
        if(reset)begin
            out <= 0;
        end 
        else begin
            out = ~in&in_temp|out;
        end
    end

endmodule
