# from _typeshed import OpenBinaryMode
from multiprocessing.sharedctypes import Value
from ....common.utils.util import dict_to_str, DelayedKeyboardInterrupt
from ....common.utils import util
from ....logging import *
import numpy as np
from .._OpenADCInterface import OpenADCInterface, ClockSettings
from ..cwhardware.ChipWhispererHuskyMisc import ADS4128Settings
from typing import Callable

import time

CODE_READ       = 0x80
CODE_WRITE      = 0xC0

class CDCI6214(util.DisableNewAttr):
    """PLL control for the Husky.

    May be merged into scope.clock in the future.

    The methods in this class are not intended to be called by the user. Unless
    you really know what you're doing, set the clocks via scope.clock instead.

    """

    # From CDCI6214 datasheet (Table 13):
    # (note that in the datasheet the "default value" includes the address as 16 MSB?!? we don't do that here)
    # fields: addr default name         update? reset? description
    regs = [[0x00, 0x0000, "GENERIC0",  True,   True,  "Generic setting, device operation mode, synchronization, control pins, reset, and power down."],
            [0x01, 0x6882, "GENERIC1",  True,   True,  "Generic settings, GPIO input signal selection."], 
            [0x02, 0x0053, "GENERIC2",  True,   True,  "Generic settings, GPIO output signal selection."], 
            [0x03, 0x0000, "GENERIC3",  False,  True,  "Generic settings, EEPROM and frequency increment / decrement."], 
            [0x04, 0x0055, "POWER0",    True,   True,  "Power-down bits, output channels."], 
            [0x05, 0x0028, "POWER1",    True,   True,  "Power-down bits, phase-locked-loop."], 
            [0x06, 0x0000, "STATUS0",   False,  False, "Status information, calibration bus."], 
            [0x07, 0x0000, "STATUS1",   False,  False, "Status information, PLL lock and EEPROM."], 
            [0x08, 0x0000, "STATUS2",   False,  False, "Status information, miscellaneous"], 
            [0x09, 0x0000, "STATUS3",   False,  False, "Status information, live CRC of EEPROM"], 
            [0x0A, 0x0000, "EEPROM0",   False,  False, "EEPROM, stored CRC of EEPROM"], 
            [0x0B, 0x0000, "EEPROM1",   False,  False, "EEPROM, direct access read address"], 
            [0x0C, 0x0000, "EEPROM2",   False,  False, "EEPROM, direct access read data"], 
            [0x0D, 0x0000, "EEPROM3",   False,  False, "EEPROM, direct access write address"], 
            [0x0E, 0x0000, "EEPROM4",   False,  False, "EEPROM, direct access write data"], 
            [0x0F, 0xA037, "STARTUP0",  True,   True,  "Start-up configuration, EEPROM lock, auto-calibration, and I2C glitch filter"], 
            [0x10, 0x921F, "STARTUP1",  True,   True,  "Start-up configuration, digital state machine counters"], 
            [0x11, 0x26C4, "STARTUP2",  True,   True,  "Start-up configuration, digital state machine counters"], 
            [0x12, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x13, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x14, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x15, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x16, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x17, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x18, 0x0601, "REV0",      False,  False, "Revision ID"], 
            [0x19, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x1A, 0x0718, "INPUT0",    True,   True,  "Input reference, buffer configuration, and crystal oscillator controls."], 
            [0x1B, 0x0000, "INPUT1",    True,   True,  "Input reference, reference divider, and bypass buffers."], 
            [0x1C, 0x0000, "INPUT_DBG0",False,  False, "Input reference debug, status pin buffers."], 
            [0x1D, 0x400A, "PLL0",      True,   True,  "PLL, feedback dividers."], 
            [0x1E, 0x5140, "PLL1",      True,   True,  "PLL, charge pump current and clock distribution pre-scaler dividers."], 
            [0x1F, 0x1E72, "PLL2",      False,  True,  "PLL, loop filter configuration"], 
            [0x20, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x21, 0x0007, "PLL4",      True,   True,  "PLL, lock detector and PFD delay"], 
            [0x22, 0x0050, "unknown",   False,  False, 'unknown'],
            [0x23, 0x8000, "CH1_CTRL0", False,  False, "Output channel 1, RESERVED"], 
            [0x24, 0x0000, "CH1_CTRL1", False,  False, "Output channel 1, RESERVED"], 
            [0x25, 0x0004, "CH1_CTRL2", True,   True,  "Output channel 1, integer divider and mux control."], 
            [0x26, 0x0405, "CH1_CTRL3", True,   True,  "Output channel 1, synchronization, digital delay, output buffer, mux and mute controls."], 
            [0x27, 0x0A65, "CH1_CTRL4", True,   True,  "Output channel 1, divider glitchless enable and spread spectrum controls."], 
            [0x28, 0x0008, "CH1_CTRL5", False,  False, "Output channel 1, RESERVED"], 
            [0x29, 0x8000, "CH2_CTRL0", False,  False, "Output channel 2, RESERVED"], 
            [0x2A, 0x0000, "CH2_CTRL1", False,  False, "Output channel 2, RESERVED"], 
            [0x2B, 0x0004, "CH2_CTRL2", True,   True,  "Output channel 2, integer divider and mux control."], 
            [0x2C, 0x0405, "CH2_CTRL3", True,   True,  "Output channel 2, synchronization, digital delay, output buffer, mux and mute controls."], 
            [0x2D, 0x0A65, "CH2_CTRL4", True,   True,  "Output channel 2, divider glitchless enable and spread spectrum controls."], 
            [0x2E, 0x0008, "CH2_CTRL5", False,  False, "Output channel 2 ,RESERVED"], 
            [0x2F, 0x8000, "CH3_CTRL0", False,  False, "Output channel 3, RESERVED"], 
            [0x30, 0x0000, "CH3_CTRL1", False,  False, "Output channel 3, RESERVED"], 
            [0x31, 0x0004, "CH3_CTRL2", True,   True,  "Output channel 3, integer divider and mux control."], 
            [0x32, 0x0405, "CH3_CTRL3", True,   True,  "Output channel 3, synchronization, digital delay, output buffer, mux and mute controls."], 
            [0x33, 0x0A65, "CH3_CTRL4", True,   True,  "Output channel 3, divider glitchless enable and spread spectrum controls."], 
            [0x34, 0x0008, "CH3_CTRL5", False,  False, "Output channel 3, RESERVED"], 
            [0x35, 0x8000, "CH4_CTRL0", False,  False, "Output channel 4, RESERVED"], 
            [0x36, 0x0000, "CH4_CTRL1", False,  False, "Output channel 4, RESERVED"], 
            [0x37, 0x0004, "CH4_CTRL2", True,   True,  "Output channel 4, integer divider and mux control."], 
            [0x38, 0x0405, "CH4_CTRL3", True,   True,  "Output channel 4, synchronization, digital delay, output buffer, mux and mute controls."], 
            [0x39, 0x0A65, "CH4_CTRL4", True,   True,  "Output channel 4, divider glitchless enable and spread spectrum controls."], 
            [0x3A, 0x0008, "CH4_CTRL5", False,  False, "Output channel 4, RESERVED"], 
            [0x3B, 0x0009, "CHX_CTRL0", True,   True,  "Output channels, generic clock distribution and bypass output controls."], 
            [0x3C, 0x0010, "CHX_CTRL1", False,  False, "Output channels, RESERVED"], 
            [0x3D, 0x1000, "CHX_CTRL2", False,  False, "Output channels, RESERVED"], 
            [0x3E, 0x4210, "CHX_CTRL3", False,  False, "Output channels, RESERVED"], 
            [0x3F, 0x0210, "CHX_CTRL4", False,  False, "Output channels, RESERVED"],
            [0x40, 0x000D, "unknown",   False,  False, 'unknown'],
            [0x41, 0x0F34, "unknown",   False,  False, 'unknown'],
            [0x42, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x43, 0x0020, "unknown",   False,  False, 'unknown'],
            [0x44, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x45, 0x0000, "unknown",   False,  False, 'unknown'],
            [0x46, 0x0000, "unknown",   False,  False, 'unknown']]

    def __init__(self, naeusb, mmcm1, mmcm2):
        super().__init__()
        self.naeusb = naeusb
        self._is_husky_plus = False
        self._resets_needed = 0
        self._resets_avoided = 0
        self._consistant_mode = True # set to False for risky legacy behaviour that can lead to https://github.com/newaetech/chipwhisperer/issues/490
        self._reset_required = False
        self._given_target_freq = None
        self._min_vco = 2400e6
        self._max_vco = 2800e6
        self._min_pfd = 1e6
        self._max_pfd = 100e6
        self._cached_reg = []
        self._mmcm1 = mmcm1
        self._mmcm2 = mmcm2
        self._mmcm_muldiv = 0
        self._mmcm_vco_freq = 600e6
        self._mmcm_vco_min = 600e6
        self._mmcm_vco_max = 1200e6
        self._registers_cached = False
        self._bypass_adc = False
        self._saved_parameters = None
        self._zdm_auto = False
        self._zdm_mode = False
        self._no_warning_freq = False
        self._freq_warning_limit = 0.002 # warn if generate clock frequency is > 0.2 % different from requested
        self.reset_registers()
        self.setup()

        self._adc_mul = 4
        self._set_target_freq = 7.37E6
        self._glitch = None
        self._cached_adc_freq = None
        self._max_freq = 300e6 # disallow ADC overclocking above this

        self._old_in_freq = 0
        self._old_target_freq = 0
        self._allow_rdiv = False # setting True leads to phase variability
        self._reset_time = 0.10 # empirically seems to work well; this is a conservative number
        self.disable_newattr()

    def write_reg(self, addr, data, msg=''):
        """Write to a CDCI6214 Register over I2C

        Args:
            addr (u8): Address to write to
            data (u16 or list): Data to write. u16 is big endian, list is two elements long,
                so write_reg(0x00, [0x10, 0x20]) is the same as write_reg(0x00, 0x2010)
            msg (optional, string): debug message to log

        data can be a 16-bit integer or a 2 element list
        """
        if not hasattr(data, "__getitem__"):
            tmp = [data & 0xFF, (data >> 8) & 0xFF]
            data = tmp
        scope_logger.debug('CDCI6214 writing: addr 0x%02x, payload 0x%04x; %s' % (addr, (data[0]) | (data[1] << 8), msg))
        self.naeusb.sendCtrl(0x29, data=[1, addr, 0x00, data[0], data[1]])


    def read_reg(self, addr, as_int=False):
        """Read a CDCI6214 Register over I2C. If registers have been cached, returns cached value.

        Args:
            addr (u8): Address to read from
            as_int (bool): If true, return a big endian u16. Otherwise, return a two element list.
        """

        if self._registers_cached:
            intvalue = self.cached_reg[addr][1]
            data = [2, intvalue & 0xFF, (intvalue >> 8) & 0xFF]
        else:
            self.naeusb.sendCtrl(0x29, data=[0, addr, 0x00, 0, 0])
            data = self.naeusb.readCtrl(0x29, dlen=3)

        if data[0] != 2:
            raise IOError("PLL/I2C Error, got {}".format(data))

        if as_int is True:
            return (data[1]) | (data[2] << 8)
        return bytearray(data[1:])


    def update_reg(self, addr, bits_to_set, bits_to_clear, msg='', update_cache_only=False):
        """Updates a CDCI6214 Register. Reads, clears bits, then sets bits.

        This means bits_to_set will overwrite bits_to_clear. Effectively::

            x = read_reg(addr)
            x &= ~(bits_to_clear) # C bitwise not, illustration purposes only, not implemented like this
            x |= bits_to_set
            write_reg(addr, x)

        Args:
            addr (u8): Address to update
            bits_to_set (u16 or list): Bits to set in the register, Overwrites bits_to_clear.
                            Big endian: 0x2010 == [0x10, 0x20]
            bits_to_clear (u16 or list): Bits to set in the register
                            Big endian: 0x2010 == [0x10, 0x20]
            msg (optional, string): debug message to log
            update_cache_only (bool): if True, update only the cached register value (don't actually update the PLL)


        bits_to_set/bits_to_clear can be a 16-bit integer or a 2 element list.
        The clear is applied first, so you can clear a register with 0xffff to set
        everything after.
        """
        if type(msg) is bool:
            scope_logger.error('update_reg got a True/False msg; likely calling function forgot to pass msg!')
        if not hasattr(bits_to_set, "__getitem__"):
            tmp = [bits_to_set & 0xFF, (bits_to_set >> 8) & 0xFF]
            bits_to_set = tmp

        if not hasattr(bits_to_clear, "__getitem__"):
            tmp = [bits_to_clear & 0xFF, (bits_to_clear >> 8) & 0xFF]
            bits_to_clear = tmp

        if update_cache_only:
            if not self._registers_cached:
                raise Warning('Registers are not cached: this is unexpected!')
            reg_big = self.cached_reg[addr][1]
            reg_val = [reg_big & 0xFF, (reg_big >> 8) & 0xFF]
        else:
            if self._registers_cached:
                raise Warning('Registers are cached: this is unexpected!')
            reg_val = self.read_reg(addr, as_int=False)
        reg_val[0] &= 0xFF - bits_to_clear[0] # the not we want ;)
        reg_val[1] &= 0xFF - bits_to_clear[1]

        reg_val[0] |= bits_to_set[0]
        reg_val[1] |= bits_to_set[1]

        if update_cache_only:
            scope_logger.debug('CDCI6214 updating register cache: addr 0x%02x, payload 0x%04x; %s' % (addr, (reg_val[0]) | (reg_val[1] << 8), msg))
            self.cached_reg[addr][1] = (reg_val[0]) | (reg_val[1] << 8)
            if not self.regs[addr][3]:
                scope_logger.warning('this register (%s) will NOT get written out by write_cached_registers' % self.regs[addr][2])
        else:
            # scope_logger.debug logging will occur in write_reg(), so don't repeat it here
            self.write_reg(addr, reg_val)


    def reset_registers(self):
        """Set PLL registers to their defaults (as per datasheet Table 13) to
        get to a known state. Since the NRST pin is NC, this is the only way.
        Note datasheet recommends writing register addresses in descending order.
        """
        for r in self.regs[::-1]:
            addr = r[0]
            data = r[1]
            if self.regs[addr][4]:
                self.write_reg(addr, data, 'writing defaults (from reset_registers)')


    def cache_all_registers(self):
        """ Read all CDCI6214 registers; store them in cached_reg, where they may
        be updated freely, then written back in the proper order.
        """
        self.cached_reg = []
        if self._registers_cached:
            scope_logger.error('Registers are already cached; not re-caching.')
        else:
            for addr in range(0x47):
                val = self.read_reg(addr, True)
                self.cached_reg.append([addr, val])
            self._registers_cached = True

    def write_cached_registers(self):
        """ Write all CDCI6214 using cached_reg, in the proper order.
        """
        if not self._registers_cached:
            raise ValueError('write_cached_registers: registers have not been cached!')
        self._registers_cached = False
        for r in self.cached_reg[::-1]: # datasheet recommends to write in reverse order
            addr = r[0]
            data = r[1]
            if self.regs[addr][3]:
                self.write_reg(addr, data)

    def dump_cdci_regs(self):
        for reg in self.regs:
            val = self.read_reg(reg[0], True)
            print('%-12s (0x%02x): 0x%04x\t(%s; default: 0x%02x)' % (reg[2], reg[0], val, reg[5], reg[1]))


    def setup(self):
        """Do required initial setup.

        Does the following:

         * Sets GPIO1 and 4 to outputs
         * Enables power to whole chip
         * Enable sync
         * Disable glitchless output
         * Disable channel 2 and 4 (unused)
         * Set ref as AC-differential, XIN == xtal
         * Use register to select PLL input instead of pin
         * Set valid multiply/divide/prescale values
         * 
        """
        self.cache_all_registers()
        self.update_reg(0x00, (1 << 13) | (1 << 12), 0, msg='disable GPIO1/4 as inputs', update_cache_only=True)
        self.update_reg(0x04, (1 << 3) | (1 << 4), 0, msg='turn off outputs 2 and 4', update_cache_only=True)
        self.update_reg(0x05, 0, 0b11111110111, msg='turn on power to everything', update_cache_only=True)
        self.update_reg(0x32, 0b1, 1 << 10, msg='enable SYNC on channel 3', update_cache_only=True)
        self.update_reg(0x26, 0b1, 1 << 10, msg='enable SYNC on channel 1', update_cache_only=True)
        self.update_reg(0x33, 1, 1, msg='disable glitchless on channel 3', update_cache_only=True)
        self.update_reg(0x27, 1, 1, msg='disable glitchless on channel 1', update_cache_only=True)
        self.update_reg(0x2C, (1 + 1<<7), (3 + 0x7<<2), msg='Disable channel 2: mute=1, outbuf=off, ch2_mux=ch2 (for ZDM)', update_cache_only=True)
        self.update_reg(0x38, (1<<7), (0x7<<2), msg='Disable channel 4: mute-1, outbuf=off', update_cache_only=True)
        self.update_reg(0x1A, (1 << 15) | (0x0B << 8), (1 << 15) | 0b11 | (0xFF << 8), msg='Set ref input as AC-differential, XIN to xtal', update_cache_only=True)
        self.update_reg(0x01, 1 << 9, 0b11 << 8, msg='set ref_mux_src, ref_mux to XIN', update_cache_only=True)
        self.update_reg(0x02, 0, 0b1111, msg='set GPIO1 output to PLL_LOCK', update_cache_only=True)
        self.update_reg(0x32, (1) | (1 << 2), 0xFF, msg='set CH3 to LVDS', update_cache_only=True)
        
        self.set_outdiv(3, 0, update_cache_only=True)
        self.set_outdiv(1, 0, update_cache_only=True)
        self.set_prescale(3, 5, update_cache_only=True)
        self.set_prescale(1, 5, update_cache_only=True)
        self.set_input_div(1, update_cache_only=True)
        self.set_pll_mul(54, update_cache_only=True)
        self.set_fb_prescale(4, update_cache_only=True)
        self.write_cached_registers()


    def get_pll_input(self):
        """True if XTAL or False if FPGA
        """
        return (self.read_reg(0x01, True) & (1 << 8) == (0))

    def get_outfreq(self, pll_out=3):
        """Get the output frequency of a PLL output.

        Recommended to use :code:`scope.pll.adc_freq` and
        :code:`scope.pll.target_freq` instead
        """
        prescale_lut = [4, 5, 6]
        if pll_out == 3:
            prescale_reg = (self.read_reg(0x1E, True) >> 0) & 0b11
            prescale = prescale_lut[prescale_reg]

            outdiv = self.read_reg(0x31, True)
            #Bypass mode in upper bits
            if outdiv & 0xC000 == 0xC000:
                #Todo - return better value
                return "BYPASS"

            #Div held in lower bits
            outdiv = outdiv & 0x3FFF
            if outdiv == 0:
                return 0

            return self.input_freq / outdiv / prescale
        elif pll_out == 1:
            prescale_reg = (self.read_reg(0x1E, True) >> 2) & 0b11
            prescale = prescale_lut[prescale_reg]

            outdiv = (self.read_reg(0x25, True) & 0x3FFF)
            if outdiv == 0:
                return 0

            return self.input_freq / outdiv / prescale

    def reset(self):
        """Do a soft reset of the PLL chip. Doesn't reset registers.

        Maybe need to do to lock PLL?
        """
        self.update_reg(0x0, 1 << 2, 0x00, msg='soft reset', update_cache_only=False)
        # wait enough time for PLL to re-lock (obtained empirically)
        time.sleep(self._reset_time)

    def _reset_if_needed(self):
        if self._reset_required:
            self._resets_needed += 1
            self.reset()
            self._reset_required = False
        else:
            self._resets_avoided += 1


    def sync_clocks(self):
        """Send a resync pulse to the internal synchronization blocks.

        Resync clocks.
        """
        self.update_reg(0x00, 1 << 5, 0x00, msg='sync clocks', update_cache_only=False)


    def recal(self):
        """Perform a calibration. Typically unneeded.
        """
        self.update_reg(0x0, 1 << 4, 0x00, msg='recal', update_cache_only=False)

    def set_pll_input(self, xtal=True):
        """Set input to PLL and set input to 4MHz

        If xtal, use xtal, otherwise use target clock.
        For target clock, turns on zero-delay mode, which needs CH2.
        Updates cached register values only- does not write them back.
        """
        if xtal:
            self.update_reg(0x01, 0, 1 << 8, msg='set input to xtal', update_cache_only=True)
        else:
            self.update_reg(0x01, 1 << 8, 1 << 8, msg='set input to target clock', update_cache_only=True)


    def set_prescale(self, pll_out=3, prescale_val=4, update_cache_only=True):
        """Set prescaler. Uses prescaler A for CH3 out, and prescaler B for CH1 out
        """
        msg = 'pll_out %d setting prescale to %d' % (pll_out, prescale_val)
        bitshift = 0
        if pll_out == 3:
            bitshift = 0
        elif pll_out == 1:
            bitshift = 2
        else:
            raise ValueError

        if prescale_val == 4:
            self.update_reg(0x1E, 0x00, 0b11 << bitshift, msg, update_cache_only)
        elif prescale_val == 5:
            self.update_reg(0x1E, (1 << bitshift), 0b11 << bitshift, msg, update_cache_only)
        elif prescale_val == 6:
            self.update_reg(0x1E, (2 << bitshift), 0b11 << bitshift, msg, update_cache_only)
        else:
            raise ValueError

    def get_prescale(self, pll_out=3):
        reg = self.read_reg(0x1E, True)
        if pll_out == 3:
            bitshift = 0
        elif pll_out == 1:
            bitshift = 2

        prescales = [4, 5, 6]
        return prescales[(reg >> bitshift) & 0b11]

    def set_outdiv(self, pll_out=3, div=10, update_cache_only=True):
        #todo, do one prescale for both output channels
        if div > 0x3FFF:
            raise ValueError("Div too big")
        msg = 'pll_out %d setting div to %d' % (pll_out, div)
        if pll_out == 3:
            addr = 0x31
        elif pll_out == 2:
            addr = 0x2B
        elif pll_out == 1:
            addr = 0x25
        else:
            raise ValueError("pll_out must be 1, 2 or 3, not {}".format(pll_out))
        self.update_reg(addr, div, 0x3FFF, msg, update_cache_only)

    def get_outdiv(self, pll_out=3):
        if pll_out == 3:
            addr = 0x31
        elif pll_out == 2:
            addr = 0x2B
        elif pll_out == 1:
            addr = 0x25
        else:
            raise ValueError("pll_out must be 1, 2 or 3, not {}".format(pll_out))
        return self.read_reg(addr, True) & 0x3FFF

    def set_outfreqs(self, input_freq, target_freq, adc_mul, force_recalc=False):
        """Set an output target frequency for the target/adc using input_freq

        Calculates the best PLL/divider settings for a target_freq
        with an output div that can evenly divide adc_mul. Should
        help keep clocks in sync. Recommended to just set scope.pll.target_freq
        and scope.pll.adc_mul

        How the PLL works:

        1. We either get an input clock from the onboard xtal, or from
        the FPGA

        2. This input clock gets divided between 1 and 255 or multiplied by 2
        The resulting clock must be between 1MHz and 100MHz and is the input to
        the PLL

        3. The PLL input clock will be multiplied by a prescale value
        (4, 5, or 6, but we assume 5), then by between 5 and 2**14. The resulting
        clock must be between 2.4GHz and 2.8GHz

        4. The PLL output clock is then divided by a prescale value (we assume 5),
        then by an output division between 1 and 2**14. The resulting output clock
        must be below 200MHz for the ADC clock.

        To get the best output settings, we'll be calculating the output frequency
        and calculating its percent error. The settings that result in the
        lowest error will be used
        """

        pll_src = self.pll_src
        scope_logger.debug('set_outfreq called: input_freq=%d target_freq=%d adc_mul=%d force_recalc=%s' % (input_freq, target_freq, adc_mul, force_recalc))
        if target_freq < 5e6 and target_freq != 0:
            raise ValueError('Input clock must be at least 5 MHz')
        self._given_target_freq = target_freq
        # if the target clock is off, turn off both output clocks
        if target_freq == 0:
            self.set_outdiv(3, 0)
            self.set_outdiv(1, 0)
            return

        # ADC mul must be either 0, or a positive integer
        adc_off = (adc_mul == 0)
        if (adc_mul < 1) or (adc_mul != int(adc_mul)):
            if not adc_off:
                raise ValueError("ADC must be >= 1 and an integer")

        scope_logger.debug("adc_mul: {}".format(adc_mul))

        # Adjust adc_mul if it results in an invalid adc clock. Allows a small amount of overclocking; a separate warning
        # is issued below for any amount of overclocking.
        old_mul = adc_mul
        if not adc_off:
            while (adc_mul * target_freq) > self._max_freq:
                adc_mul -= 1
            while (adc_mul * target_freq) < 1E6:
                adc_mul += 1

        if old_mul != adc_mul:
            if not adc_off:
                scope_logger.warning("ADC frequency must be between 1MHz and {}MHz - ADC mul has been adjusted to {}".format(self._max_freq, adc_mul))

        if adc_mul * target_freq > self._warning_freq and not self._no_warning_freq:
            scope_logger.warning("""ADC frequency exceeds specification (%d MHz). 
            This may or may not work, depending on temperature, voltage, and luck.
            It may not work reliably.
            You can run scope.adc_test() to check whether ADC data is sampled properly by the FPGA,
            but this doesn't fully verify that the ADC is working properly.
            Set scope.clock.pll._no_warning_freq if you don't want
            to see this message anymore.
            """ % (self._warning_freq//1e6))

        if target_freq > self._warning_freq and not self._no_warning_freq:
            scope_logger.warning("""clkgen frequency exceeds specification (%d MHz). 
            This may or may not work, depending on temperature, voltage, and luck.
            This can adversely impact *all* of ChipWhisperer Husky's functionality.
            It may not work reliably.
            Set scope.clock.pll._no_warning_freq if you don't want
            to see this message anymore.
            """ % (self._warning_freq//1e6))

        # If we're just changing ADC mul, try to avoid touching PLL settings
        # Depending on what frequencies we're dealing with, this may fail, meaning we have to touch the PLL settings
        # Then we need to reset the PLL to lock it, which drops the target clock for a bit
        # This often crashes the target, so the user may need to reset their target
        # NOTE: this code block doesn't run by default (due to self._consistant_mode being True) because it can lead to:
        # (a) non-optimal PLL settings (i.e. not as close to the requested frequency as possible); which implies:
        # (b) setting the same scope.clock parameters in 2 different orders can lead to 2 different sets of PLL settings
        # (c) which further implies that the actual scope.clock.adc_phase could differ significantly in these 2 cases
        # This code block is kept in case the old behaviour is required; re-enable it by setting scope.clock.pll._consistant_mode 
        # to False, but *** use at your own risk! ***.
        no_freq_change = ((input_freq == self._old_in_freq) and (target_freq == self._old_target_freq))
        if (force_recalc is False) and (not self._consistant_mode) and no_freq_change:
            scope_logger.info("Input and target frequency unchanged, avoiding PLL changes so as not to drop out target clock")
            old_div = self.get_outdiv(3)
            
            # check if this results in a remainder; if it does, we need to recalc clocks
            if (old_div * self.adc_mul) % adc_mul:
                scope_logger.warning(f"Could not adjust adc_mul via output divider alone. Recalculating clocks...")
                scope_logger.warning("Target clock has dropped for a moment. You may need to reset your target")
            else:
                new_div = (old_div * self.adc_mul) // adc_mul
                scope_logger.debug(f"Newdiv {new_div}, OldDiv {old_div}, old adcmul {self.adc_mul}, new adcmul {adc_mul}")
                try:
                    self.set_outdiv(3, new_div)
                    if not self.pll_locked:
                        scope_logger.warning("PLL unlocked after updating frequencies")
                        scope_logger.warning("Target clock has dropped for a moment. You may need to reset your target")
                        self._reset_required = True
                    self._adc_mul = adc_mul
                    return
                except:
                    scope_logger.warning("Could not change adc_mul with current settings, redoing PLL calculations")
                    scope_logger.warning("Target clock has dropped for a moment. You may need to reset your target")

        scope_logger.debug("adc_mul: {}".format(adc_mul))

        # find input divs that will give a clock
        # input to the PLL between 1MHz and 100MHz
        if self._allow_rdiv:
            # can lead to phase variability so disabled by default
            scope_logger.warning('scope.clock.pll._allow_rdiv is True; this can cause an inconsistant phase relationship between the target and sampling clocks. Do you really want this?')
            okay_in_divs = list(range(1,256))
            okay_in_divs.append(0.5)
        elif input_freq > self._max_pfd:
            # in this case we *need* to divide (but we don't need the x2 option)
            scope_logger.warning('input frequency > 100 MHz requires input divider to be used; this can cause an inconsistant phase relationship between the target and sampling clocks.')
            okay_in_divs = list(range(1,256))
        # TODO: uncomment if support is added for frequencies < 1 MHz
        #elif input_freq < self._min_pfd:
        #    scope_logger.warning('input frequency < 1 MHz requires input divider to be used; this can cause an inconsistant phase relationship between the target and sampling clocks.')
        #    okay_in_divs = [0.5]
        else:
            okay_in_divs = [1]
        okay_in_divs = np.array(okay_in_divs, dtype='float64')
        okay_in_divs = okay_in_divs[(input_freq // okay_in_divs) >= self._min_pfd]
        okay_in_divs = okay_in_divs[(input_freq // okay_in_divs) <= self._max_pfd]
        scope_logger.debug("OK in divs: {}".format(okay_in_divs))

        pll_muls = np.arange(5, 2**14, dtype='int64')

        best_in_div = 0
        best_out_div = 0
        best_pll_mul = 0
        best_prescale = 0
        best_error = float('inf')

        # go through all valid input divisions
        # CAUTION: this set of nested for loops can see thousands of iterations, so don't do anything time-consuming here:
        # avoid and FPGA register accesses; if any are needed, do them outside of the loop if possible (like pll_src).
        for okay_in_div in okay_in_divs:
            if best_error == 0: break
            pll_input = input_freq // okay_in_div

            # go through all the valid PLL multiples we calculated
            # and if we find better settings, update our best settings
            for prescale in [4, 5, 6]:
                if best_error == 0: break
                if self.pll_src == 'fpga':
                    # in zero-delay mode, pll_psfb = pll_psa
                    fb_prescales = [prescale]
                else:
                    fb_prescales = [4, 5, 6]
                for fb_prescale in fb_prescales:
                    if best_error == 0: break
                    # calculate all valid PLL multiples for the current input division and prescales:
                    okay_pll_muls = np.array(pll_muls, dtype='int64')
                    okay_pll_muls = okay_pll_muls[((pll_input * fb_prescale * okay_pll_muls) >= self._min_vco)]
                    okay_pll_muls = okay_pll_muls[((pll_input * fb_prescale * okay_pll_muls) <= self._max_vco)]
                    scope_logger.debug("Ok PLL muls for pll_input={}, fb_prescale={}: {}".format(pll_input, fb_prescale, okay_pll_muls))
                    for pll_mul in okay_pll_muls:
                        if best_error == 0: break
                        output_input = pll_input * pll_mul * fb_prescale // prescale
                        out_div = int((output_input / target_freq) + 0.5)
                        if not adc_off:
                            out_div -= out_div % adc_mul

                        real_target_freq = output_input / out_div
                        error = abs(target_freq - real_target_freq) / target_freq
                        scope_logger.debug("Testing settings: in_div {} out_div {} pll_mul {} prescale {} fb_prescale {} error {} freq {}".\
                            format(okay_in_div, out_div, pll_mul, prescale, fb_prescale, error, real_target_freq))
                        if (error > 0) and pll_src == 'fpga':
                            # when the clock is target-sourced, we *must* be spot on! any "error" implies that we wouldn't have *exactly* adc_mul samples per target clock
                            continue
                        if error < best_error:
                            best_in_div = okay_in_div
                            best_out_div = out_div
                            best_pll_mul = pll_mul
                            best_error = error
                            best_prescale = prescale
                            best_fb_prescale = fb_prescale
                            best_real_target_freq = real_target_freq
                            scope_logger.info("New best: in_div {} out_div {} pll_mul {} prescale {} fb_prescale {} error {} freq {}".\
                                format(best_in_div, best_out_div, best_pll_mul, best_prescale, best_fb_prescale, best_error, real_target_freq))
                            scope_logger.info("F_PFD: %d MHz | F_VCO: %d GHz" % (input_freq//1e6, input_freq//1e6*best_fb_prescale*best_pll_mul))

        if best_error == float('inf'):
            raise ValueError("Could not calculate pll settings for input {}, output {} with mul {}".format(input_freq, target_freq, adc_mul))
        elif best_error > self._freq_warning_limit:
            scope_logger.warning("""
                Could not calculate pll settings for the requested frequency (%d); 
                generating a %d clock instead.
                It may be possible to get closer to the requested frequency
                with a different adc_mul.
                It may also be possible to get closer to the requested
                frequency if you set scope.clock.pll._allow_rdiv to True;
                however this can result in an inconsistant clock phase between
                the target and ADC clocks; use at your own risk!
                """ % (target_freq, best_real_target_freq))

        # set the output settings we found
        self.set_prescale(3, best_prescale)
        self.set_prescale(1, best_prescale)

        relock = False
        if self.get_fb_prescale() != best_fb_prescale:
            self.set_fb_prescale(best_fb_prescale)
            relock = True
        if self.get_input_div() != best_in_div:
            self.set_input_div(best_in_div)
            relock = True
        if self.get_pll_mul() != best_pll_mul:
            self.set_pll_mul(best_pll_mul)
            relock = True
        
        self.set_outdiv(1, best_out_div)
        if self.pll_src == 'fpga':
            self.set_outdiv(2, best_out_div)

        if not adc_off:
            self.set_outdiv(3, best_out_div // adc_mul)
        else:
            # if the user wants the ADC clock off, turn it off
            self.set_outdiv(3, 0)

        if (not self.pll_locked) or relock:
            scope_logger.info('Reset needed after changing clock settings.')
            scope_logger.info('Target clock may drop; you may need to reset your target.')
            if no_freq_change and pll_src == 'xtal': # if user only changed adc_mul, a disturbance in the target clock may not be expected, so promote this to a warning:
                scope_logger.warning('Target clock may drop; you may need to reset your target.')
            self._reset_required = True

        self._old_in_freq = input_freq
        self._old_target_freq = target_freq
        self._adc_mul = adc_mul

        scope_logger.info('Calculated settings: best_prescale=%d best_fb_prescale=%d best_in_div=%d best_pll_mul=%d best_out_div=%d adc_mul=%d' 
                % (best_prescale, best_fb_prescale, best_in_div, best_pll_mul, best_out_div, adc_mul))
        ratio = 1 / best_in_div * best_pll_mul * best_fb_prescale / best_prescale / best_out_div
        if ratio != 1.0 and pll_src != 'xtal':
            scope_logger.error('Uh-oh, this should not happen :-/ ratio = %f' % ratio)

    @property
    def _warning_freq(self):
        if self._is_husky_plus:
            return 250e6
        else:
            return 200e6

    @property
    def f_pfd(self):
        """ PFD freqency, using the input frequency against which PLL
        parameters were calculated.
        """
        pfd = self.input_freq/self.get_input_div()
        if not (self._min_pfd <= pfd <= self._max_pfd):
            scope_logger.warning('PFD out of range!')
        return pfd

    @property
    def f_vco(self):
        """ VCO freqency, using the input frequency against which PLL
        parameters were calculated.
        """
        vco =  self.f_pfd * self.get_fb_prescale() * self.get_pll_mul()
        if not (self._min_vco <= vco <= self._max_vco):
            scope_logger.warning('VCO out of range!')
        return vco

    @property
    def f_out(self):
        """ Target freqency, using the input frequency against which PLL
        parameters were calculated.
        """
        return self.f_vco / self.get_prescale() / self.get_outdiv(1)

    @property
    def f_out_adc(self):
        """ ADC freqency, using the input frequency against which PLL
        parameters were calculated.
        """
        return self.f_vco / self.get_prescale() / self.get_outdiv(3)

    @property
    def f_out_error(self):
        """ Difference between target freqency and requested target frequency,
        using the input frequency against which PLL parameters were calculated.
        """
        return abs(self.f_out - self._given_target_freq)

    @property
    def parameters(self):
        """PLL multiply, divide, and prescale settings, as a list of elements:
        * list[0]: input divider (ip_rdiv)
        * list[1]: feedback divider (pll_ndiv)
        * list[2]: feedback prescaler (pll_psfb)
        * list[3]: prescaler A/B (pll_ps[a|b])
        * list[4]: output divider 1 (ch1_iod_div)
        * list[5]: output divider 3 (ch3_iod_div)

        :getter: obtain list of current settings

        :setter: apply settings from list
        """
        return (self.get_input_div(),
                self.get_pll_mul(),
                self.get_fb_prescale(),
                self.get_prescale(),
                self.get_outdiv(1),
                self.get_outdiv(3))

    @parameters.setter
    def parameters(self, params):
        # validate:
        f_pfd = self.input_freq // params[0]
        if f_pfd > self._max_pfd or f_pfd < self._min_pfd:
            raise ValueError('Illegal value: input divider would lead to out-of-spec PFD frequency')
        f_vco = f_pfd * params[2] * params[1]
        if f_vco > self._max_vco or f_vco < self._min_vco:
            raise ValueError('Illegal values: parameters would lead to out-of-spec VCO frequency')
        if params[4] % params[5]:
            raise ValueError('Unsupported setting: outdiv(1) must be a multiple of outdiv(3).')
        # go:
        self.cache_all_registers()
        self.set_input_div(params[0])
        self.set_pll_mul(params[1])
        self.set_fb_prescale(params[2])
        self.set_prescale(1, params[3])
        self.set_prescale(3, params[3])
        self.set_outdiv(1, params[4])
        self.set_outdiv(3, params[5])
        self.write_cached_registers()
        if not self.pll_locked:
            self.reset()
        # update adc_mul accordingly:
        self._adc_mul = params[4]//params[5]


    @property
    def max_phase_percent(self):
        """ Maximum adc_phase setting, expressed in percentage of the ADC clock period
        (100.0 = full ADC clock period). Depends on internal PLL settings and will vary
        depending on clkgen_freq and adc_mul settings.
        """
        outdiv = self.get_outdiv(3)
        if outdiv == 0:
            return 0
        else:
            return min(100.0, 31/outdiv*100)


    def set_bypass_adc(self, enable_bypass):
        """Routes FPGA clock input directly to ADC, bypasses PLL.
        """
        self._bypass_adc = enable_bypass
        self.cache_all_registers()
        if enable_bypass:
            #fpga input
            self._pll_src_setter("fpga")
            #For output 3 (hard coded):
            self._saved_parameters = list(self.parameters)
            self.update_reg(0x1B, (1<<13), 0, 'turn on bypass buffer for CH3', update_cache_only=True)
            self.set_outdiv(1, 1)
            self.set_outdiv(3, 1)
            self.update_reg(0x31, 0xC000, 0, 'Output source is REF', update_cache_only=True)
            self._adc_mul = 1
        else:
            self.update_reg(0x31, 0, 0xC000, 'Output source is PSA', update_cache_only=True)
            self.update_reg(0x1B, 0, (1<<13), 'turn off bypass buffer for CH3', update_cache_only=True)

        self.write_cached_registers()
        if not enable_bypass and self._saved_parameters:
            # restore mul/div parameters:
            self.parameters = self._saved_parameters

    @property
    def target_delay(self):
        """Delays/phase shifts the target clock to the right (positive phase).
        Can only be used when pll_src is xtal.

        :getter: A 5 bit integer representing the delay

        :setter: A 5 bit integer representing the delay. Must be between 0 and 31
        """
        delay = (self.read_reg(0x26, True) >> 11) & 0b11111
        return delay

    @target_delay.setter
    def target_delay(self, delay):
        if self.pll_src == 'fpga' and delay != 0:
            raise ValueError("Cannot set target_delay when scope.clock.clkgen_src is 'extclk'.")
        if (delay > 0b11111) or (delay < 0):
            raise ValueError("Invalid Delay {}, must be between 0 and 31".format(delay))

        self.update_reg(0x26, (delay << 11) | (1 << 10), 0b11111 << 11)
        self.reset() # the change doesn't take until a reset (or recal)

    @property
    def adc_delay(self):
        """Delays/phase shifts the target clock to the right (positive phase)

        :getter: A 5 bit integer representing the delay

        :setter: A 5 bit integer representing the delay. Must be between 0 and 31
        """
        delay = (self.read_reg(0x32, True) >> 11) & 0b11111
        return delay

    @adc_delay.setter
    def adc_delay(self, delay):
        if (delay > 0b11111) or (delay < 0):
            raise ValueError("Invalid Delay {}, must be between 0 and 31".format(delay))

        self.update_reg(0x32, (delay << 11) | (1 << 10), 0b11111 << 11)
        self.reset() # the change doesn't take until a reset (or recal)

    @property
    def pll_src(self):
        """Get/set the PLL src. fpga is typically useful if using an external clock.

        :getter: 'xtal' or 'fpga'
        """
        if self.get_pll_input():
            return "xtal"
        else:
            return "fpga"

    def _pll_src_setter(self, src):
        self._cached_adc_freq = None
        if src == "xtal":
            self.set_pll_input(True)
        elif src == "fpga":
            self.set_pll_input(False)
        else:
            raise ValueError("PLL src must be either 'xtal' or 'fpga'")

    @property
    def adc_mul(self):
        """The ADC clock output as a multiple of the target clock

        Must be an integer multiple.

        :getter: Last set multiplier
        """
        return self._adc_mul

    def _adc_mul_setter(self, adc_mul):
        scope_logger.debug("adc_mul: {}; calling set_outfreqs".format(adc_mul))
        self.set_outfreqs(self.input_freq, self._set_target_freq, adc_mul)
        self._adc_mul = adc_mul

    @property
    def target_freq(self):
        """The target clock frequency.

        Due to PLL/adc_mul limitations, the actual value may differ
        from the requested value. 

        When scope.clock.clkgen_src is 'system', this is the actual
        generated clock frequency. When it is 'extclk', this is the clock
        frequency provided by the user to scope.clock.clkgen_freq; it is
        not necessarily the actual target clock frequency.

        """
        if self._bypass_adc:
            return self.input_freq
        indiv = self.get_input_div()
        outdiv = self.get_outdiv(1)
        if not indiv:
            scope_logger.warning("Input divisor not set!")
            return None
        elif not outdiv:
            return 0
        else:
            return ((self.input_freq / indiv) * (self.get_pll_mul()) / outdiv) / (self.get_prescale(3)) * self.get_fb_prescale()

    def _target_freq_setter(self, freq):
        self._cached_adc_freq = None
        self._set_target_freq = freq
        scope_logger.debug("adc_mul: {} freq: {}; target_freq calling set_outfreqs".format(self._adc_mul, freq))
        self.set_outfreqs(self.input_freq, self._set_target_freq, self._adc_mul)
        if self.pll_src == 'fpga' and freq <= self._max_pfd and not self._allow_rdiv:
            # enable zdm mode if extclk, input <= 100 MHz, and we don't use the reference divider:
            self._zdm_mode = True
            self.update_reg(0x1A, 2, 3, msg='set xin_inbuf_ctrl to ref_inbuf_ctrl (as per Table 1 ZDM requirements)', update_cache_only=True)
            self.update_reg(0x00, 2**8, 2**10, msg='set zero-delay mode, internal feedback', update_cache_only=True)
            if self._zdm_auto: 
                # datasheet says this is needed, but it doesn't seem to do what it should,
                # and everything appears to work fine without it; moreover TI confirmed that
                # it's not actually required:
                # https://e2e.ti.com/support/clock-timing-group/clock-and-timing/f/clock-timing-forum/1436011/cdci6214-variable-phase-relationship-between-reference-input-clock-and-output-clocks
                self.update_reg(0x0F, 2**8, 0, msg='set zdm_auto', update_cache_only=True)
            self.update_reg(0x04, 0, 2**3, msg='clear pdn_ch2: make ch2 active', update_cache_only=True)
        else:
            # disable zdm mode:
            self._zdm_mode = False
            self.update_reg(0x1A, 0, 3, msg='set xin_inbuf_ctrl to XO', update_cache_only=True)
            self.update_reg(0x00, 0, 2**8, msg='clear set zero-delay mode', update_cache_only=True)
            self.update_reg(0x0F, 0, 2**8, msg='clear zdm_auto', update_cache_only=True)
            self.update_reg(0x04, 2**3, 0, msg='set pdn_ch2: make ch2 inactive', update_cache_only=True)

    @property
    def adc_freq(self):
        """The actual calculated adc_clock freq. Read only
        """
        if self._bypass_adc:
            return self.input_freq
        indiv = self.get_input_div()
        outdiv = self.get_outdiv(3)
        if not indiv:
            scope_logger.warning("Input divisor not set!")
            return None
        elif not outdiv:
            return 0
        else:
            self._cached_adc_freq = ((self.input_freq / indiv) * (self.get_pll_mul()) / outdiv) / (self.get_prescale(3)) * self.get_fb_prescale()

        return self._cached_adc_freq

    @property
    def input_freq(self):
        if self.pll_src == "xtal":
            return 12E6
        elif self.pll_src == "fpga":
            return self._set_target_freq

    def set_input_div(self, div, update_cache_only=True):
        okay_divs = [0.5]
        okay_divs.extend(range(1, 256))
        if div not in okay_divs:
            raise ValueError("Invalid input div {}".format(div))

        msg = 'setting input_div to %d' % div
        if div == 0.5:
            div = 0

        div = int(div)
        self.update_reg(0x1B, div, 0xFF, msg, update_cache_only)

    def get_input_div(self):
        div = self.read_reg(0x1B, True) & 0xFF
        if div == 0:
            div = 0.5
        return div

    def set_pll_mul(self, mul, update_cache_only=True):
        okay_pll_muls = range(5, 2**14)
        if mul not in okay_pll_muls:
            raise ValueError("Invalid mul {}".format(mul))
        mul = int(mul)
        msg = 'setting pll_mul to %d' % mul
        self.update_reg(0x1D, mul, 0x3FFF, msg, update_cache_only)

    def get_pll_mul(self):
        return self.read_reg(0x1D, True) & 0x3FFF


    def set_fb_prescale(self, fb_prescale, update_cache_only=True):
        if fb_prescale not in [4,5,6]:
            raise ValueError("Invalid fb_prescale {}".format(fb_prescale))
        msg = 'setting fb_prescale to %d' % fb_prescale
        if fb_prescale == 4:
            val = 0
        elif fb_prescale == 5:
            val = 1
        elif fb_prescale == 6:
            val = 2
        else:
            raise ValueError
        self.update_reg(0x1D, val << 14, 0xC000, msg, update_cache_only)

    def get_fb_prescale(self):
        reg = self.read_reg(0x1D, True)
        prescales = [4, 5, 6]
        return prescales[(reg >> 14) & 0b11]


    def update_fpga_vco(self, vco):
        """Set the FPGA clock glitch PLL's VCO frequency.
        This isn't a property of the CDCI6214 PLL, but it is closely tied, because
        the FPGA VCO frequency depends on this PLL's frequency.
        Allowed range: 600 - 1200 MHz.
        """
        # For clock glitching, FPGA clock glitch MMCMs also need to have their M/D parameters
        # adjusted, in order to keep their VCO frequency in range.
        # Rules of the game:
        # 1. M and (secondary) D are always equal (output frequency = input frequency), and their range is [2, 64]
        # 2. main divider is always set to 1
        # 3. MMCM VCO range is [600, 1200] MHz (default: 600)
        if self.target_freq == 0:
            return
        if vco > self._mmcm_vco_max or vco < self._mmcm_vco_min:
            raise ValueError("Requested VCO out of range")

        # the following changes resets the glitch offset and width setting, but just resetting the internal (Python)
        # phase settings doesn't work as one would expect; resetting the actual FPGA MMCM phases is needed to get consistent
        # results (e.g. glitch shape is the same for a given offset/width after changing the VCO freq)
        if self._glitch.enabled and self._glitch.mmcm_locked:
            self._glitch.offset = 0
            self._glitch.width = 0

        muldiv = int(np.ceil(vco/self.target_freq))
        self._mmcm_vco_freq = vco
        if self.target_freq * muldiv > self._mmcm_vco_max:
            muldiv -= 1

        scope_logger.info("Setting vco {}, muldiv: {}".format(vco, muldiv))
        self._mmcm1.set_mul(muldiv)
        self._mmcm2.set_mul(muldiv)
        self._mmcm1.set_sec_div(muldiv)
        self._mmcm2.set_sec_div(muldiv)
        self._mmcm1.set_main_div(1)
        self._mmcm2.set_main_div(1)
        self._mmcm_muldiv = muldiv


    @property
    def pll_locked(self):
        """ Returns True if the pll is locked, False otherwise
        """
        return (self.read_reg(0x07, True) & (1 << 11)) == (1 << 11)

    def _dict_repr(self):
        rtn = {}
        rtn['pll_src'] = self.pll_src
        rtn['adc_freq'] = self.adc_freq
        rtn['target_freq'] = self.target_freq
        rtn['adc_mul'] = self.adc_mul
        rtn['pll_locked'] = self.pll_locked
        rtn['adc_delay'] = self.adc_delay
        rtn['target_delay'] = self.target_delay
        rtn['f_pfd'] = self.f_pfd
        rtn['f_vco'] = self.f_vco
        rtn['input divider'] = self.get_input_div()
        rtn['input multiplier'] = self.get_pll_mul()
        rtn['feedback prescaler'] = self.get_fb_prescale()
        rtn['prescaler'] = self.get_prescale()
        rtn['output divider (target clock)'] = self.get_outdiv(1)
        return rtn

    def __repr__(self):
        return dict_to_str(self._dict_repr())

    def __str__(self):
        return self.__repr__()


class ChipWhispererHuskyClock(util.DisableNewAttr):

    def clear_adc_unlock(fn: Callable): # type: ignore
        """Use this to decorate methods that can cause the PLL to momentarily unlock. Clears
        the unlock status and then re-enables it. If PLL lock is regained, then the user will
        see the ADC LED turn on for a short time. If the PLL remains unlocked, then the ADC
        LED will turn on, flicker off, then turn back on and stay on.
        We do this because the ADC LED is sticky (i.e. stays on after an unlock event, even
        when the PLL re-locks, until manually cleared).
        """
        def inner(self, *args, **kwargs) :
            fn(self, *args, **kwargs)
            self._adc_error_enabled(False)
            self._adc_error_enabled(True)
        return inner

    def __init__(self, oaiface : OpenADCInterface, fpga_clk_settings : ClockSettings, mmcm1, mmcm2, adc: ADS4128Settings):
        super().__init__()

        # cache ADC freq to improve capture speed
        self._cached_adc_freq = None

        self.oa = oaiface
        self.naeusb = oaiface.serial
        self.pll = CDCI6214(self.naeusb, mmcm1, mmcm2)
        self.adc = adc
        self.fpga_clk_settings = fpga_clk_settings
        self.fpga_clk_settings.freq_ctr_src = "extclk"
        self.adc_phase = 0 # type: ignore
        self._extclk_tolerance_cached = 100e3
        self._extclk_tolerance_enabled = False
        self.extclk_monitor_enabled = False
        self._quiet = False
        self.disable_newattr()

    @property
    def clkgen_src(self):
        """The input for the Husky's PLL, which generates clocks
        for the target and the ADC.

        The PLL can receive input from two places:

        - "system" or "internal": An onboard crystal
        - "extclk": An external clock (e.g. generated by the target).

        When clkgen_src is set to "extclk", the external clock frequency is
        measured to set the ADC clock accordingly. If the external clock
        frequency is later modified, then clkgen_src must be re-set to "extclk"
        in order for the frequency change to be recognized. Otherwise, the ADC
        sampling clock will remain tied to the *previous* external clock
        frequency.

        A variant on "extclk" is "extclk_aux_io", when the external clock is
        supplied on the AUX I/O MCX instead of the HS1 pin (scope.io.aux_io_mcx
        must be set to "high_z" in this case).

        :Getter: Return the current PLL input ("system", "extclk" or "extclk_aux_io")

        :Setter: Change the CLKGEN source

        Raises:
            ValueError: if source is not one of the above


        """
        if self.pll.pll_src == "xtal":
            return "system"
        elif self.pll.pll_src == "fpga":
            data = self.oa.sendMessage(CODE_READ, "CW_EXTCLK_ADDR", maxResp=1)[0]
            if data & 0x03 == 0x03:
                return "extclk"
            elif data & 0x03 == 0x00:
                return "extclk_aux_io"
            else:
                raise ValueError("Unexpected value: %d" % data)

        raise ValueError("Invalid FPGA/PLL settings!")

    @clkgen_src.setter # type: ignore
    @clear_adc_unlock
    def clkgen_src(self, clk_src):
        self._cached_adc_freq = None
        target_freq = self.clkgen_freq # this is the clock frequency we want to maintain (i.e. if clkgen_src is changing)
        if clk_src in ["internal", "system"]:
            self.pll.cache_all_registers()
            self.extclk_monitor_enabled = False
            self.pll._pll_src_setter("xtal")
            scope_logger.debug('clkgen_src calling _clkgen_freq_setter')
            try:
                self._clkgen_freq_setter(target_freq)
                self.pll.write_cached_registers()
                self.pll._reset_if_needed()
                self.pll.sync_clocks()
                self.pll.update_fpga_vco(self.pll._mmcm_vco_freq)
            except Exception as e:
                scope_logger.error('Failed to update clkgen_freq: %s' % e)
                self.pll._registers_cached = False

        elif clk_src in ["extclk", 'extclk_aux_io']:
            self.pll.cache_all_registers()
            data = self.oa.sendMessage(CODE_READ, "CW_EXTCLK_ADDR", maxResp=1)[0]
            if clk_src == 'extclk':
                #set bits [2:0] to 011:
                data &= 0xf8
                data |= 0x03
            else:
                #set bits [2:0] to 000:
                data &= 0xf8
            self.oa.sendMessage(CODE_WRITE, "CW_EXTCLK_ADDR", [data])
            self.pll._pll_src_setter("fpga")
            self.fpga_clk_settings.freq_ctr_src = "extclk"
            scope_logger.debug('clkgen_src calling _clkgen_freq_setter')
            try:
                self._clkgen_freq_setter(target_freq)
                self.pll.write_cached_registers()
                self.pll._reset_if_needed()
                self.pll.sync_clocks()
                self.extclk_monitor_enabled = True
                self.pll.update_fpga_vco(self.pll._mmcm_vco_freq)
            except Exception as e:
                scope_logger.error('Failed to update clkgen_freq: %s' % e)
                self.pll._registers_cached = False
        else:
            raise ValueError("Invalid src settings! Must be 'internal', 'system', 'extclk' or 'extclk_aux_io', not {}".format(clk_src))

    def _update_adc_speed_mode(self, mul, freq):
        """Husky's ADC has a high speed / low speed mode bit.
        When the ADC clock is changed, this automatically sets the appropriate
        speed mode.
        """
        if mul * freq < 80e6:
            self.adc.low_speed = True
        else:
            self.adc.low_speed = False

    @property
    def clkgen_freq(self):
        """The target clock frequency in Hz.

        If set to 0, turns both the target and ADC clocks off.

        Some important notes for setting this value:

        * The minimum output frequency is 5MHz.
        * The maximum is 200MHz (Husky) or 250MHz (Husky Plus); exceeding
          this violates the maximum frequency allowed by both the FPGA and
          the ADC.
        * You may not get exactly the requested frequency. Husky gets as close
          as possible to the requested frequency, and a warning is issued if
          the generated clock differs from the requested clock by more than
          scope.clock.pll._freq_warning_limit (which defaults to 0.2%).
          Whether you get the requested frequency depends on both the
          requested frequency itself and adc_mul.

        :Getter: Return the calculated target clock frequency in Hz

        :Setter: Attempt to set a new target clock frequency in Hz.
            This also blindly clears extclk_error if there is one, but it only
            assumes, and does not verify, that the frequency has been updated
            to the correct value.

        """
        return self.pll.target_freq


    @clkgen_freq.setter # type: ignore
    @clear_adc_unlock
    def clkgen_freq(self, freq):
        # wrapper to avoid re-caching:
        self.pll.cache_all_registers()
        scope_logger.debug('clkgen_freq calling _clkgen_freq_setter')
        try:
            self._clkgen_freq_setter(freq)
            self.pll.write_cached_registers()
            self.pll._reset_if_needed()
            self.pll.sync_clocks()
            self.pll.update_fpga_vco(self.pll._mmcm_vco_freq)
        except Exception as e:
            if not self._quiet:
                scope_logger.error('Failed to update clkgen_freq: %s' % e)
            self.pll._registers_cached = False

    def _clkgen_freq_setter(self, freq):
        # update pll clk src
        # note: doesn't read/write-out cache: clkgen_freq() handles that
        # this is to avoid re-caching, when called by other properties that handle the cache
        self._cached_adc_freq = None
        if self.clkgen_src == 'extclk' and self.fpga_clk_settings.freq_ctr_src == 'extclk' and (abs(self.fpga_clk_settings.freq_ctr - freq)/freq > 0.01):
            scope_logger.warning('External clock frequency is measured as %0.1f MHz; setting PLL to expect %0.1f MHz, so it may not lock.' % (self.fpga_clk_settings.freq_ctr/1e6, freq/1e6))
        scope_logger.debug('_clkgen_freq_setter calling target_freq with freq: %f' % freq)
        self.pll._target_freq_setter(freq)
        self.extclk_error = None
        self._update_adc_speed_mode(self.adc_mul, freq)


    @property
    def adc_mul(self):
        """ Sets a new ADC clock frequency by multiplying this value by clkgen_freq

        Must be a positive integer, or 0. If 0, turns the ADC clock off.

        adc_freq = adc_mul * clkgen_freq

        Note that the value of adc_mul affects how closely clkgen_freq can be matched
        to the requested frequency. See clkgen_freq for more information.

        :Getter: The currently set adc multiplier

        :Setter: Set the adc multiplier
        """
        return self.pll.adc_mul

    @adc_mul.setter # type: ignore
    @clear_adc_unlock
    def adc_mul(self, mul):
        self._cached_adc_freq = None
        self.pll.cache_all_registers()
        try:
            self.pll._adc_mul_setter(mul)
            self.pll.write_cached_registers()
            self.pll._reset_if_needed()
            self.pll.sync_clocks()
            self._update_adc_speed_mode(mul, self.clkgen_freq)
        except Exception as e:
            if not self._quiet:
                scope_logger.error('Failed to update adc_mul: %s' % e)
            self.pll._registers_cached = False

    @property
    def adc_freq(self):
        """Calculates the ADC frequency based on clkgen_freq and adc_mul

        Read-only
        """
        if self._cached_adc_freq is None:
            self._cached_adc_freq = self.pll.adc_freq
        return self._cached_adc_freq

    @property
    def adc_rate(self):
        """The current sampling rate of the ADC clock in samples/s. Read-only.

        Note that the sampling rate may be less than the clock frequency if
        the downsampling factor is greater than 1.

        :Getter: Return the current sampling rate in samples/s (float)
        """
        return self.adc_freq / self.oa.decimate()

    @property
    def freq_ctr(self):
        """Reads the frequency of the external input clock.

        Caution: the clock must be present for this to function; if there is
        no clock, this will not return 0.
        """
        return self.fpga_clk_settings.freq_ctr

    @property
    def freq_ctr_src(self):
        """The current input to the frequency counter.

        There are two possible inputs to the frequency counter:
        - "clkgen": The CLKGEN DCM output
        - "extclk": The external input clock signal

        :Getter: Return the frequency counter input (one of the above strings)

        :Setter: Set the frequency counter source

        Raises:
           ValueError: if source is not "pll" or "extclk"
        """
        return self.fpga_clk_settings.freq_ctr_src

    @freq_ctr_src.setter
    def freq_ctr_src(self, src):
        self.fpga_clk_settings.freq_ctr_src = src

    @property
    def clkgen_locked(self):
        """Checks if the Husky PLL is locked"""
        return self.pll.pll_locked


    @property
    def adc_phase(self) -> int:
        """Changes the phase of the ADC clock relative to the target clock.
        Expressed in percentage of the ADC clock period (100.0: one full clock
        period.

        Positive values delay the ADC clock compared to the target clock
        and vice versa.

        Negative values are not possible when scope.clock.clkgen_src is
        'extclk'.

        Note: The actual phase is a 6 bit signed value, which can be set via
        scope.clock.adc_phase_raw. The maximum phase depends on internal PLL
        settings (which are dependent on the target and ADC clock frequencies),
        and is given by scope.clock.pll.max_phase_percent. The phase step size
        is scope.clock.pll.adc_phase_step_size.

        Warning: under some conditions, the phase may not be consistent (i.e.
        vary from run to run of a notebook), or it may have a
        frequency-dependent offset. The conditions which lead to this are
        flagged as warnings when scope.clock properties are set.

        :Getter: Gets the current adc_phase.

        :Setter: Sets the adc_phase.
        """
        outdiv = self.pll.get_outdiv(3)
        if outdiv == 0:
            return 0
        else:
            raw_delay = self.pll.adc_delay - self.pll.target_delay
            return raw_delay / outdiv * 100


    @adc_phase.setter # type: ignore
    @clear_adc_unlock
    def adc_phase(self, phase):
        if abs(phase) > self.pll.max_phase_percent:
            raise ValueError("Max phase +/- %0.1f" % self.pll.max_phase_percent)
        adj_phase = abs(phase)
        phase_steps = round(adj_phase/100*self.pll.get_outdiv(3))
        if phase >= 0:
            self.pll.adc_delay = phase_steps
            self.pll.target_delay = 0
        else:
            self.pll.target_delay = phase_steps
            self.pll.adc_delay = 0


    @property
    def adc_phase_raw(self) -> int:
        """Changes the phase of the ADC clock relative to the target clock by
        specifying the raw PLL phase setting (chX_sync_delay register field of
        the the CDCI6214 PLL). The phase step size is
        scope.clock.pll.adc_phase_step_size.

        Allowed range is [-31, 31].

        Positive values delay the ADC clock compared to the target clock
        and vice versa.

        Negative values are not possible when scope.clock.clkgen_src is
        'extclk'.

        :Getter: Gets the current raw adc_phase.

        :Setter: Sets the raw adc_phase.
        """
        return int(self.pll.adc_delay - self.pll.target_delay)

    @adc_phase_raw.setter # type: ignore
    @clear_adc_unlock
    def adc_phase_raw(self, phase):
        self._cached_adc_freq = None
        if abs(phase) > 31:
            raise ValueError("Max phase +/- 31")
        adj_phase = abs(phase)

        if phase >= 0:
            self.pll.adc_delay = adj_phase
            if self.clkgen_src == 'system':
                # can't set this otherwise:
                self.pll.target_delay = 0
        else:
            self.pll.target_delay = adj_phase
            self.pll.adc_delay = 0


    @property
    def adc_phase_step_size(self) -> float:
        """ adc_phase_raw step size, in picoseconds.
        """
        return 1 / self.pll.f_vco * self.pll.get_prescale() * 1e9


    @clear_adc_unlock # type: ignore
    def reset_dcms(self):
        """Reset the lock on the Husky's PLL.
        """
        self.pll.reset()

    @property
    def extclk_monitor_enabled(self):
        """When enabled, any change in the external clock frequency input
        exceeding the amount set in self.extclk_tolerance will trigger an
        error.

        When using an external clock to drive ChipWhisperer (i.e.
        self.clkgen_src == 'extclk'), Husky must know the frequency of that
        clock (by setting scope.clock.clkgen_freq). This clock monitor is a
        convenience to flag when the frequency changes without Husky being
        informed of that change.

        :Getter: Whether the external clock monitor is enabled.

        :Setter: Enable/disable the external clock monitor.
        """
        return self._extclk_tolerance_enabled

    @extclk_monitor_enabled.setter
    def extclk_monitor_enabled(self, en):
        if en:
            self.extclk_tolerance = self._extclk_tolerance_cached
            self._extclk_tolerance_enabled = True
        else:
            self._extclk_tolerance_enabled = False
            self.oa.sendMessage(CODE_WRITE, "EXTCLK_MONITOR", [0,0,0,0])

    def _adc_error_enabled(self, en):
        """Enable or disable the front panel red LED labeled "ADC", which (when
        enabled) lights up when the PLL (CDCI6214) is not locked.
        This is not something users are intended to play with; it's used internally
        to mask PLL unlock events when making clock changes.
        """
        if en:
            raw = 0
        else:
            raw = 1
        self.oa.sendMessage(CODE_WRITE, "ADCFREQ_ADDR", [raw])

    @property
    def extclk_error(self):
        """When the external clock is used, a change in clock frequency
        exceeding extclk_error will flag an error. The purpose of this is to
        remind you that you need to set scope.clock.clkgen_freq to the
        frequency of your external clock.

        :Getter: Whether the external clock monitor has flagged an error.

        :Setter: Clear the error.
        """
        raw = self.oa.sendMessage(CODE_READ, "EXTCLK_MONITOR", maxResp=1)[0]
        if raw:
            return True
        else:
            return False

    @extclk_error.setter
    def extclk_error(self, val):
        if self.extclk_monitor_enabled:
            self.extclk_monitor_enabled = False
            self.extclk_monitor_enabled = True


    @property
    def extclk_tolerance(self):
        """Tolerance for external clock frequency change, measured in Hz. If
        the difference between consecutive measurements exceeds this, an error
        is flagged. Defaults to ~100 Hz.

        :Getter: Get the frequency change tolerance [Hz].

        :Setter: Set the frequency change tolerance [Hz].
        """
        samplefreq = float(self.oa.hwInfo.sysFrequency()) / float(pow(2,23))
        return self._extclk_tolerance_cached * samplefreq

    @extclk_tolerance.setter
    def extclk_tolerance(self, freq):
        self._extclk_tolerance_cached = freq
        samplefreq = float(self.oa.hwInfo.sysFrequency()) / float(pow(2,23))
        freq = int(freq/samplefreq)
        self.oa.sendMessage(CODE_WRITE, "EXTCLK_MONITOR", list(int.to_bytes(freq, length=4, byteorder='little')))


    def _dict_repr(self):
        my_dict = {}
        my_dict['clkgen_src'] = self.clkgen_src
        my_dict['clkgen_freq'] = self.clkgen_freq
        my_dict['adc_mul'] = self.adc_mul
        my_dict['adc_freq'] = self.adc_freq
        my_dict['adc_rate'] = self.adc_rate
        my_dict['freq_ctr'] = self.freq_ctr
        my_dict['freq_ctr_src'] = self.freq_ctr_src
        my_dict['clkgen_locked'] = self.clkgen_locked
        my_dict['adc_phase'] = self.adc_phase
        my_dict['extclk_monitor_enabled'] = self.extclk_monitor_enabled
        my_dict['extclk_error'] = self.extclk_error
        my_dict['extclk_tolerance'] = self.extclk_tolerance
        return my_dict

    def __repr__(self):
        return dict_to_str(self._dict_repr())

    def __str__(self):
        return self.__repr__()

    @property
    def adc_src(self):
        """Convenience function for backwards compatibility with how ADC clocks
        are set on CW-lite and CW-pro.

        The ADC can be clocked by one of five possible sources:

        * "clkgen_x1": CLKGEN output via DCM
        * "clkgen_x4": CLKGEN output via DCM with x4 clk multiplier
        * "extclk_x1": External clock input via DCM
        * "extclk_x4": External clock input via DCM with x4 clk multiplier
        * "extclk_dir": External clock input with no DCM

        :Getter: Return the current ADC clock source (one of five strings above)

        :Setter: Set the ADC clock source and reset the ADC DCM to lock it.

        Raises:
           ValueError: if string not in valid settings
        """
        return "For Husky, please use scope.clock.clkgen_src and scope.clock.adc_mul instead."


    @adc_src.setter
    def adc_src(self, src):
        scope_logger.warning("scope.clock.adc_src is provided for backwards compability, but scope.clock.clkgen_src and scope.clock.adc_mul should be used for Husky.")
        self._cached_adc_freq = None

        if src == "clkgen_x4":
            self.adc_mul = 4
            self.clkgen_src = 'system'
        elif src == "clkgen_x1":
            self.adc_mul = 1
            self.clkgen_src = 'system'
        elif src == "extclk_x4":
            self.adc_mul = 4
            self.clkgen_src = 'extclk'
        elif src == "extclk_x1":
            self.adc_mul = 1
            self.clkgen_src = 'extclk'
        elif src == "extclk_dir":
            scope_logger.error('Call scope.clock.pll.set_bypass_adc(True|False) instead')
        else:
            raise ValueError("Invalid ADC source (possible values: 'clkgen_x4', 'clkgen_x1', 'extclk_x4', 'extclk_x1', 'extclk_dir'")


    @clear_adc_unlock # type: ignore
    def reset_adc(self):
        """Convenience function for backwards compatibility with how ADC clocks
        are managed on CW-lite and CW-pro.
        """
        self._cached_adc_freq = None
        self.pll.reset()

    @clear_adc_unlock # type: ignore
    def recal_pll(self):
        """Convenience function.
        """
        self.pll.recal()


    @property
    def adc_locked(self):
        """Convenience function for backwards compatibility with how ADC clocks
        are managed on CW-lite and CW-pro.
        """
        return self.pll.pll_locked

    @property
    def fpga_vco_freq(self):
        """Set the FPGA clock glitch PLL's VCO frequency.

        Affects :attr:`scope.glitch.phase_shift_steps <chipwhisperer.capture.scopes.cwhardware.ChipWhispererGlitch.GlitchSettings.phase_shift_steps>`

        Allowed range: 600 - 1200 MHz.

        :getter: Calculate vco from last set value [Hz]

        :setter: Set the vco frequency [Hz]

        Raises:
            ValueError: set vco out of valid range
        """
        muldiv = self.pll._mmcm_muldiv
        vco = self.pll.target_freq * muldiv
        return vco

    @fpga_vco_freq.setter
    def fpga_vco_freq(self, vco):
        """Set the FPGA clock glitch PLL's VCO frequency.

        Affects scope.glitch.phase_shift_steps

        Allowed range: 600 - 1200 MHz.

        :getter: Calculate vco from last set value [Hz]

        :setter: Set the vco frequency [Hz]

        Raises:
            ValueError: set vco out of valid range
        """
        vco = int(vco)
        self.pll.update_fpga_vco(vco)
