Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/vivado/Vivado/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2e61e368fc414cdf865d2ff4aed0b680 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_n_bit_register2_behav xil_defaultlib.TB_n_bit_register2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 100 for port 'd' [/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sim_1/new/TB_n_bit_register.sv:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.n_bit_register(n=100)
Compiling module xil_defaultlib.TB_n_bit_register2
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_n_bit_register2_behav
