SystemVerilog Handshake Components
----------------------------------

This repository contains SystemVerilog implememtation of components for a Ready--Valid
and a four phase Request--Acknowledge handshake schemes. For more information refer to
a [detailed description](doc/handshake.rst).
