// Seed: 1244813896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10 = id_6;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wire id_2,
    input supply0 id_3,
    output uwire module_1,
    output uwire id_5,
    inout wire id_6,
    input wand id_7,
    output wand id_8,
    output tri0 id_9
    , id_30,
    input tri0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output tri1 id_14,
    input tri0 id_15,
    input uwire id_16,
    output tri0 id_17,
    input wor id_18,
    output wand id_19,
    input uwire id_20,
    input supply1 id_21,
    input supply0 id_22,
    input wand id_23,
    input wire id_24,
    output supply0 id_25,
    input tri1 id_26,
    input uwire id_27,
    output tri0 id_28
);
  assign id_9 = id_24 == 1'b0 || id_23;
  wor id_31 = 1'b0;
  xnor (
      id_2,
      id_20,
      id_22,
      id_21,
      id_18,
      id_31,
      id_3,
      id_10,
      id_23,
      id_24,
      id_6,
      id_7,
      id_13,
      id_0,
      id_12,
      id_15,
      id_26,
      id_27,
      id_16
  );
  module_0(
      id_30,
      id_31,
      id_30,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30,
      id_31,
      id_31,
      id_30,
      id_30,
      id_30,
      id_30,
      id_31,
      id_31,
      id_31,
      id_30
  );
endmodule
