# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runinstructFetch.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:14 on Feb 22,2018
# vlog -reportprogress 300 ./instructFetch.sv 
# -- Compiling module instructFetch
# -- Compiling module instructFetch_testbench
# 
# Top level modules:
# 	instructFetch_testbench
# End time: 18:36:14 on Feb 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:14 on Feb 22,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:36:14 on Feb 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:14 on Feb 22,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 18:36:14 on Feb 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:14 on Feb 22,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:36:14 on Feb 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:14 on Feb 22,2018
# vlog -reportprogress 300 ./addressAdder.sv 
# -- Compiling module addressAdder
# -- Compiling module addressAdder_testbench
# 
# Top level modules:
# 	addressAdder_testbench
# End time: 18:36:14 on Feb 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:14 on Feb 22,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 18:36:14 on Feb 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:14 on Feb 22,2018
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 18:36:14 on Feb 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:14 on Feb 22,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:36:14 on Feb 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructFetch_testbench 
# Start time: 18:36:14 on Feb 22,2018
# Loading sv_std.std
# Loading work.instructFetch_testbench
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.D_FF
# Loading work.mux_2to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./instructFetch.sv(89)
#    Time: 155 us  Iteration: 1  Instance: /instructFetch_testbench
# Break in Module instructFetch_testbench at ./instructFetch.sv line 89
# End time: 18:37:19 on Feb 22,2018, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
