#--------------------Physical Constraints-----------------

set_property BOARD_PIN {lpddr4_0_dq0} [get_ports CH0_LPDDR4_0_dq_a[0]]

set_property BOARD_PIN {lpddr4_0_dq1} [get_ports CH0_LPDDR4_0_dq_a[1]]

set_property BOARD_PIN {lpddr4_0_dq2} [get_ports CH0_LPDDR4_0_dq_a[2]]

set_property BOARD_PIN {lpddr4_0_dq3} [get_ports CH0_LPDDR4_0_dq_a[3]]

set_property BOARD_PIN {lpddr4_0_dq4} [get_ports CH0_LPDDR4_0_dq_a[4]]

set_property BOARD_PIN {lpddr4_0_dq5} [get_ports CH0_LPDDR4_0_dq_a[5]]

set_property BOARD_PIN {lpddr4_0_dq6} [get_ports CH0_LPDDR4_0_dq_a[6]]

set_property BOARD_PIN {lpddr4_0_dq7} [get_ports CH0_LPDDR4_0_dq_a[7]]

set_property BOARD_PIN {lpddr4_0_dq8} [get_ports CH0_LPDDR4_0_dq_a[8]]

set_property BOARD_PIN {lpddr4_0_dq9} [get_ports CH0_LPDDR4_0_dq_a[9]]

set_property BOARD_PIN {lpddr4_0_dq10} [get_ports CH0_LPDDR4_0_dq_a[10]]

set_property BOARD_PIN {lpddr4_0_dq11} [get_ports CH0_LPDDR4_0_dq_a[11]]

set_property BOARD_PIN {lpddr4_0_dq12} [get_ports CH0_LPDDR4_0_dq_a[12]]

set_property BOARD_PIN {lpddr4_0_dq13} [get_ports CH0_LPDDR4_0_dq_a[13]]

set_property BOARD_PIN {lpddr4_0_dq14} [get_ports CH0_LPDDR4_0_dq_a[14]]

set_property BOARD_PIN {lpddr4_0_dq15} [get_ports CH0_LPDDR4_0_dq_a[15]]

set_property BOARD_PIN {lpddr4_0_dqs0_t} [get_ports CH0_LPDDR4_0_dqs_t_a[0]]

set_property BOARD_PIN {lpddr4_0_dqs1_t} [get_ports CH0_LPDDR4_0_dqs_t_a[1]]

set_property BOARD_PIN {lpddr4_0_dqs0_c} [get_ports CH0_LPDDR4_0_dqs_c_a[0]]

set_property BOARD_PIN {lpddr4_0_dqs1_c} [get_ports CH0_LPDDR4_0_dqs_c_a[1]]

set_property BOARD_PIN {lpddr4_0_ca_a0} [get_ports CH0_LPDDR4_0_ca_a[0]]

set_property BOARD_PIN {lpddr4_0_ca_a1} [get_ports CH0_LPDDR4_0_ca_a[1]]

set_property BOARD_PIN {lpddr4_0_ca_a2} [get_ports CH0_LPDDR4_0_ca_a[2]]

set_property BOARD_PIN {lpddr4_0_ca_a3} [get_ports CH0_LPDDR4_0_ca_a[3]]

set_property BOARD_PIN {lpddr4_0_ca_a4} [get_ports CH0_LPDDR4_0_ca_a[4]]

set_property BOARD_PIN {lpddr4_0_ca_a5} [get_ports CH0_LPDDR4_0_ca_a[5]]

set_property BOARD_PIN {lpddr4_0_cs_a0} [get_ports CH0_LPDDR4_0_cs_a]
set_property BOARD_PIN {lpddr4_0_cka_t} [get_ports CH0_LPDDR4_0_ck_t_a]
set_property BOARD_PIN {lpddr4_0_cka_c} [get_ports CH0_LPDDR4_0_ck_c_a]
set_property BOARD_PIN {lpddr4_0_cke_a0} [get_ports CH0_LPDDR4_0_cke_a]
set_property BOARD_PIN {lpddr4_0_dmi0} [get_ports CH0_LPDDR4_0_dmi_a[0]]

set_property BOARD_PIN {lpddr4_0_dmi1} [get_ports CH0_LPDDR4_0_dmi_a[1]]

set_property BOARD_PIN {lpddr4_0_dq16} [get_ports CH0_LPDDR4_0_dq_b[0]]

set_property BOARD_PIN {lpddr4_0_dq17} [get_ports CH0_LPDDR4_0_dq_b[1]]

set_property BOARD_PIN {lpddr4_0_dq18} [get_ports CH0_LPDDR4_0_dq_b[2]]

set_property BOARD_PIN {lpddr4_0_dq19} [get_ports CH0_LPDDR4_0_dq_b[3]]

set_property BOARD_PIN {lpddr4_0_dq20} [get_ports CH0_LPDDR4_0_dq_b[4]]

set_property BOARD_PIN {lpddr4_0_dq21} [get_ports CH0_LPDDR4_0_dq_b[5]]

set_property BOARD_PIN {lpddr4_0_dq22} [get_ports CH0_LPDDR4_0_dq_b[6]]

set_property BOARD_PIN {lpddr4_0_dq23} [get_ports CH0_LPDDR4_0_dq_b[7]]

set_property BOARD_PIN {lpddr4_0_dq24} [get_ports CH0_LPDDR4_0_dq_b[8]]

set_property BOARD_PIN {lpddr4_0_dq25} [get_ports CH0_LPDDR4_0_dq_b[9]]

set_property BOARD_PIN {lpddr4_0_dq26} [get_ports CH0_LPDDR4_0_dq_b[10]]

set_property BOARD_PIN {lpddr4_0_dq27} [get_ports CH0_LPDDR4_0_dq_b[11]]

set_property BOARD_PIN {lpddr4_0_dq28} [get_ports CH0_LPDDR4_0_dq_b[12]]

set_property BOARD_PIN {lpddr4_0_dq29} [get_ports CH0_LPDDR4_0_dq_b[13]]

set_property BOARD_PIN {lpddr4_0_dq30} [get_ports CH0_LPDDR4_0_dq_b[14]]

set_property BOARD_PIN {lpddr4_0_dq31} [get_ports CH0_LPDDR4_0_dq_b[15]]

set_property BOARD_PIN {lpddr4_0_dqs2_t} [get_ports CH0_LPDDR4_0_dqs_t_b[0]]

set_property BOARD_PIN {lpddr4_0_dqs3_t} [get_ports CH0_LPDDR4_0_dqs_t_b[1]]

set_property BOARD_PIN {lpddr4_0_dqs2_c} [get_ports CH0_LPDDR4_0_dqs_c_b[0]]

set_property BOARD_PIN {lpddr4_0_dqs3_c} [get_ports CH0_LPDDR4_0_dqs_c_b[1]]

set_property BOARD_PIN {lpddr4_0_ca_b0} [get_ports CH0_LPDDR4_0_ca_b[0]]

set_property BOARD_PIN {lpddr4_0_ca_b1} [get_ports CH0_LPDDR4_0_ca_b[1]]

set_property BOARD_PIN {lpddr4_0_ca_b2} [get_ports CH0_LPDDR4_0_ca_b[2]]

set_property BOARD_PIN {lpddr4_0_ca_b3} [get_ports CH0_LPDDR4_0_ca_b[3]]

set_property BOARD_PIN {lpddr4_0_ca_b4} [get_ports CH0_LPDDR4_0_ca_b[4]]

set_property BOARD_PIN {lpddr4_0_ca_b5} [get_ports CH0_LPDDR4_0_ca_b[5]]

set_property BOARD_PIN {lpddr4_0_cs_b0} [get_ports CH0_LPDDR4_0_cs_b]
set_property BOARD_PIN {lpddr4_0_ckb_t} [get_ports CH0_LPDDR4_0_ck_t_b]
set_property BOARD_PIN {lpddr4_0_ckb_c} [get_ports CH0_LPDDR4_0_ck_c_b]
set_property BOARD_PIN {lpddr4_0_cke_b0} [get_ports CH0_LPDDR4_0_cke_b]
set_property BOARD_PIN {lpddr4_0_dmi2} [get_ports CH0_LPDDR4_0_dmi_b[0]]

set_property BOARD_PIN {lpddr4_0_dmi3} [get_ports CH0_LPDDR4_0_dmi_b[1]]

set_property BOARD_PIN {lpddr4_0_reset_n} [get_ports CH0_LPDDR4_0_reset_n]
set_property BOARD_PIN {lpddr4_1_dq0} [get_ports CH1_LPDDR4_0_dq_a[0]]

set_property BOARD_PIN {lpddr4_1_dq1} [get_ports CH1_LPDDR4_0_dq_a[1]]

set_property BOARD_PIN {lpddr4_1_dq2} [get_ports CH1_LPDDR4_0_dq_a[2]]

set_property BOARD_PIN {lpddr4_1_dq3} [get_ports CH1_LPDDR4_0_dq_a[3]]

set_property BOARD_PIN {lpddr4_1_dq4} [get_ports CH1_LPDDR4_0_dq_a[4]]

set_property BOARD_PIN {lpddr4_1_dq5} [get_ports CH1_LPDDR4_0_dq_a[5]]

set_property BOARD_PIN {lpddr4_1_dq6} [get_ports CH1_LPDDR4_0_dq_a[6]]

set_property BOARD_PIN {lpddr4_1_dq7} [get_ports CH1_LPDDR4_0_dq_a[7]]

set_property BOARD_PIN {lpddr4_1_dq8} [get_ports CH1_LPDDR4_0_dq_a[8]]

set_property BOARD_PIN {lpddr4_1_dq9} [get_ports CH1_LPDDR4_0_dq_a[9]]

set_property BOARD_PIN {lpddr4_1_dq10} [get_ports CH1_LPDDR4_0_dq_a[10]]

set_property BOARD_PIN {lpddr4_1_dq11} [get_ports CH1_LPDDR4_0_dq_a[11]]

set_property BOARD_PIN {lpddr4_1_dq12} [get_ports CH1_LPDDR4_0_dq_a[12]]

set_property BOARD_PIN {lpddr4_1_dq13} [get_ports CH1_LPDDR4_0_dq_a[13]]

set_property BOARD_PIN {lpddr4_1_dq14} [get_ports CH1_LPDDR4_0_dq_a[14]]

set_property BOARD_PIN {lpddr4_1_dq15} [get_ports CH1_LPDDR4_0_dq_a[15]]

set_property BOARD_PIN {lpddr4_1_dqs0_t} [get_ports CH1_LPDDR4_0_dqs_t_a[0]]

set_property BOARD_PIN {lpddr4_1_dqs1_t} [get_ports CH1_LPDDR4_0_dqs_t_a[1]]

set_property BOARD_PIN {lpddr4_1_dqs0_c} [get_ports CH1_LPDDR4_0_dqs_c_a[0]]

set_property BOARD_PIN {lpddr4_1_dqs1_c} [get_ports CH1_LPDDR4_0_dqs_c_a[1]]

set_property BOARD_PIN {lpddr4_1_ca_a0} [get_ports CH1_LPDDR4_0_ca_a[0]]

set_property BOARD_PIN {lpddr4_1_ca_a1} [get_ports CH1_LPDDR4_0_ca_a[1]]

set_property BOARD_PIN {lpddr4_1_ca_a2} [get_ports CH1_LPDDR4_0_ca_a[2]]

set_property BOARD_PIN {lpddr4_1_ca_a3} [get_ports CH1_LPDDR4_0_ca_a[3]]

set_property BOARD_PIN {lpddr4_1_ca_a4} [get_ports CH1_LPDDR4_0_ca_a[4]]

set_property BOARD_PIN {lpddr4_1_ca_a5} [get_ports CH1_LPDDR4_0_ca_a[5]]

set_property BOARD_PIN {lpddr4_1_cs_a0} [get_ports CH1_LPDDR4_0_cs_a]
set_property BOARD_PIN {lpddr4_1_cka_t} [get_ports CH1_LPDDR4_0_ck_t_a]
set_property BOARD_PIN {lpddr4_1_cka_c} [get_ports CH1_LPDDR4_0_ck_c_a]
set_property BOARD_PIN {lpddr4_1_cke_a0} [get_ports CH1_LPDDR4_0_cke_a]
set_property BOARD_PIN {lpddr4_1_dmi0} [get_ports CH1_LPDDR4_0_dmi_a[0]]

set_property BOARD_PIN {lpddr4_1_dmi1} [get_ports CH1_LPDDR4_0_dmi_a[1]]

set_property BOARD_PIN {lpddr4_1_dq16} [get_ports CH1_LPDDR4_0_dq_b[0]]

set_property BOARD_PIN {lpddr4_1_dq17} [get_ports CH1_LPDDR4_0_dq_b[1]]

set_property BOARD_PIN {lpddr4_1_dq18} [get_ports CH1_LPDDR4_0_dq_b[2]]

set_property BOARD_PIN {lpddr4_1_dq19} [get_ports CH1_LPDDR4_0_dq_b[3]]

set_property BOARD_PIN {lpddr4_1_dq20} [get_ports CH1_LPDDR4_0_dq_b[4]]

set_property BOARD_PIN {lpddr4_1_dq21} [get_ports CH1_LPDDR4_0_dq_b[5]]

set_property BOARD_PIN {lpddr4_1_dq22} [get_ports CH1_LPDDR4_0_dq_b[6]]

set_property BOARD_PIN {lpddr4_1_dq23} [get_ports CH1_LPDDR4_0_dq_b[7]]

set_property BOARD_PIN {lpddr4_1_dq24} [get_ports CH1_LPDDR4_0_dq_b[8]]

set_property BOARD_PIN {lpddr4_1_dq25} [get_ports CH1_LPDDR4_0_dq_b[9]]

set_property BOARD_PIN {lpddr4_1_dq26} [get_ports CH1_LPDDR4_0_dq_b[10]]

set_property BOARD_PIN {lpddr4_1_dq27} [get_ports CH1_LPDDR4_0_dq_b[11]]

set_property BOARD_PIN {lpddr4_1_dq28} [get_ports CH1_LPDDR4_0_dq_b[12]]

set_property BOARD_PIN {lpddr4_1_dq29} [get_ports CH1_LPDDR4_0_dq_b[13]]

set_property BOARD_PIN {lpddr4_1_dq30} [get_ports CH1_LPDDR4_0_dq_b[14]]

set_property BOARD_PIN {lpddr4_1_dq31} [get_ports CH1_LPDDR4_0_dq_b[15]]

set_property BOARD_PIN {lpddr4_1_dqs2_t} [get_ports CH1_LPDDR4_0_dqs_t_b[0]]

set_property BOARD_PIN {lpddr4_1_dqs3_t} [get_ports CH1_LPDDR4_0_dqs_t_b[1]]

set_property BOARD_PIN {lpddr4_1_dqs2_c} [get_ports CH1_LPDDR4_0_dqs_c_b[0]]

set_property BOARD_PIN {lpddr4_1_dqs3_c} [get_ports CH1_LPDDR4_0_dqs_c_b[1]]

set_property BOARD_PIN {lpddr4_1_ca_b0} [get_ports CH1_LPDDR4_0_ca_b[0]]

set_property BOARD_PIN {lpddr4_1_ca_b1} [get_ports CH1_LPDDR4_0_ca_b[1]]

set_property BOARD_PIN {lpddr4_1_ca_b2} [get_ports CH1_LPDDR4_0_ca_b[2]]

set_property BOARD_PIN {lpddr4_1_ca_b3} [get_ports CH1_LPDDR4_0_ca_b[3]]

set_property BOARD_PIN {lpddr4_1_ca_b4} [get_ports CH1_LPDDR4_0_ca_b[4]]

set_property BOARD_PIN {lpddr4_1_ca_b5} [get_ports CH1_LPDDR4_0_ca_b[5]]

set_property BOARD_PIN {lpddr4_1_cs_b0} [get_ports CH1_LPDDR4_0_cs_b]
set_property BOARD_PIN {lpddr4_1_ckb_t} [get_ports CH1_LPDDR4_0_ck_t_b]
set_property BOARD_PIN {lpddr4_1_ckb_c} [get_ports CH1_LPDDR4_0_ck_c_b]
set_property BOARD_PIN {lpddr4_1_cke_b0} [get_ports CH1_LPDDR4_0_cke_b]
set_property BOARD_PIN {lpddr4_1_dmi2} [get_ports CH1_LPDDR4_0_dmi_b[0]]

set_property BOARD_PIN {lpddr4_1_dmi3} [get_ports CH1_LPDDR4_0_dmi_b[1]]

set_property BOARD_PIN {lpddr4_1_reset_n} [get_ports CH1_LPDDR4_0_reset_n]
set_property BOARD_PIN {lpddr4_clk1_n} [get_ports sys_clk0_clk_n]
set_property BOARD_PIN {lpddr4_clk1_p} [get_ports sys_clk0_clk_p]
