<stg><name>neural_network_Pipeline_VITIS_LOOP_32_3</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %sext_ln34_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="sext_ln34_1_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:2 %sext_ln34_1_cast = sext i16 %sext_ln34_1_read

]]></Node>
<StgValue><ssdm name="sext_ln34_1_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body24.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body24.i:0 %i_2 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body24.i:1 %icmp_ln32 = icmp_eq  i2 %i_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body24.i:2 %add_ln32 = add i2 %i_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body24.i:3 %br_ln32 = br i1 %icmp_ln32, void %for.body24.i.split, void %_Z7softmaxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_i.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:3 %output_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_0

]]></Node>
<StgValue><ssdm name="output_0_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:4 %output_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_1

]]></Node>
<StgValue><ssdm name="output_1_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:5 %output_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_2

]]></Node>
<StgValue><ssdm name="output_2_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
for.body24.i.split:6 %tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %output_0_read, i16 %output_1_read, i16 %output_2_read, i2 %i_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body24.i.split:7 %shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="24">
<![CDATA[
for.body24.i.split:8 %sext_ln34 = sext i24 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="29" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
_Z7softmaxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_i.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="28" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="27" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="51" st_id="4" stage="26" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="52" st_id="5" stage="25" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="53" st_id="6" stage="24" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="54" st_id="7" stage="23" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="55" st_id="8" stage="22" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="56" st_id="9" stage="21" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="57" st_id="10" stage="20" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="58" st_id="11" stage="19" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="59" st_id="12" stage="18" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="60" st_id="13" stage="17" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="61" st_id="14" stage="16" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="62" st_id="15" stage="15" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="63" st_id="16" stage="14" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="64" st_id="17" stage="13" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="65" st_id="18" stage="12" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="66" st_id="19" stage="11" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="67" st_id="20" stage="10" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="68" st_id="21" stage="9" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="69" st_id="22" stage="8" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="70" st_id="23" stage="7" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="71" st_id="24" stage="6" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="72" st_id="25" stage="5" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="73" st_id="26" stage="4" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="74" st_id="27" stage="3" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="75" st_id="28" stage="2" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="76" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body24.i.split:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="77" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body24.i.split:1 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="78" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body24.i.split:2 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="79" st_id="29" stage="1" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:9 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>

<operation id="80" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:10 %icmp_ln34 = icmp_eq  i25 %sdiv_ln34, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="81" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body24.i.split:11 %br_ln34 = br i1 %icmp_ln34, void %if.end.i.i.i, void %if.then.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="82" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then.i.i.i:0 %switch_ln34 = switch i2 %i_2, void %V42.i.i.i.i71.i6.case.213, i2 0, void %V42.i.i.i.i71.i6.case.011, i2 1, void %V42.i.i.i.i71.i6.case.112

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="83" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.112:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="84" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.112:1 %br_ln34 = br void %V42.i.i.i.i71.i6.exit10

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="85" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.011:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="86" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.011:1 %br_ln34 = br void %V42.i.i.i.i71.i6.exit10

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="87" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.213:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="88" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.213:1 %br_ln34 = br void %V42.i.i.i.i71.i6.exit10

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="89" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.exit10:0 %br_ln34 = br void %if.end.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="90" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="25">
<![CDATA[
if.end.i.i.i:0 %trunc_ln34 = trunc i25 %sdiv_ln34

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="91" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.end.i.i.i:1 %switch_ln34 = switch i2 %i_2, void %V42.i.i.i.i71.i6.case.2, i2 0, void %V42.i.i.i.i71.i6.case.0, i2 1, void %V42.i.i.i.i71.i6.case.1

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="92" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.1:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="93" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.1:1 %br_ln34 = br void %V42.i.i.i.i71.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="94" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.0:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="95" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.0:1 %br_ln34 = br void %V42.i.i.i.i71.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="96" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.2:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="97" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.case.2:1 %br_ln34 = br void %V42.i.i.i.i71.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="98" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.exit:0 %store_ln32 = store i2 %add_ln32, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="99" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i6.exit:1 %br_ln32 = br void %for.body24.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
