// Seed: 3504216996
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  tri1  id_3;
  logic id_4;
  logic id_5, id_6 = 1;
  assign id_6 = id_0;
  always @(id_4 ^ 1 & 1 or posedge 1) id_3[1 : 1] <= id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input id_20;
  input id_19;
  input id_18;
  inout id_17;
  input id_16;
  inout id_15;
  input id_14;
  input id_13;
  inout id_12;
  output id_11;
  output id_10;
  output id_9;
  input id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_21;
  logic id_22;
  logic id_23;
  logic id_24;
  specify
    (negedge id_25 => (id_26 +: id_17)) = (id_1, id_6);
    (id_27 => id_28) = 1;
    if (1) (posedge id_29 => (id_30 +: 1 - id_25)) = (id_14, 1);
  endspecify
endmodule
