
*** Running vivado
    with args -log counter_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source counter_top.tcl -notrace
Command: synth_design -top counter_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.445 ; gain = 76.891 ; free physical = 10089 ; free virtual = 27813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter_top' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:42]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/debounce.vhd:36' bound to instance 'u1' of component 'debounce' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/debounce.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/debounce.vhd:42]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/debounce.vhd:36' bound to instance 'u2' of component 'debounce' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:82]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/debounce.vhd:36' bound to instance 'u3' of component 'debounce' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:83]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/debounce.vhd:36' bound to instance 'u4' of component 'debounce' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:84]
INFO: [Synth 8-3491] module 'clock_div' declared at '/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'u5' of component 'clock_div' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'clock_div' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (2#1) [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-3491] module 'fancy_counter' declared at '/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:36' bound to instance 'u6' of component 'fancy_counter' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'fancy_counter' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'fancy_counter' (3#1) [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'counter_top' (4#1) [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.070 ; gain = 121.516 ; free physical = 10101 ; free virtual = 27825
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.070 ; gain = 121.516 ; free physical = 10101 ; free virtual = 27824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.070 ; gain = 121.516 ; free physical = 10101 ; free virtual = 27824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Lab-1/Lab_1/Lab_1.srcs/constrs_1/new/Zybo_master.xdc]
Finished Parsing XDC File [/home/user/Lab-1/Lab_1/Lab_1.srcs/constrs_1/new/Zybo_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Lab-1/Lab_1/Lab_1.srcs/constrs_1/new/Zybo_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.672 ; gain = 0.000 ; free physical = 9849 ; free virtual = 27573
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9926 ; free virtual = 27651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9926 ; free virtual = 27651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9928 ; free virtual = 27653
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dbnc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clock_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9918 ; free virtual = 27643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fancy_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u1/dbnc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u2/dbnc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u3/dbnc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u4/dbnc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "u5/clock_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (u6/counter_reg[3]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u6/counter_reg[2]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u6/counter_reg[1]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u6/counter_reg[0]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u6/dirPrev_reg) is unused and will be removed from module counter_top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net sw[0] with 1st driver pin 'u6/dirPrev_reg/Q' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sw[0] with 2nd driver pin 'sw[0]' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:34]
WARNING: [Synth 8-3332] Sequential element (u6/cnt_reg[3]) is unused and will be removed from module counter_top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'u6/cnt_reg[3]/Q' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
WARNING: [Synth 8-3332] Sequential element (u6/cnt_reg[2]) is unused and will be removed from module counter_top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'u6/cnt_reg[2]/Q' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
WARNING: [Synth 8-3332] Sequential element (u6/cnt_reg[1]) is unused and will be removed from module counter_top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'u6/cnt_reg[1]/Q' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
WARNING: [Synth 8-3332] Sequential element (u6/cnt_reg[0]) is unused and will be removed from module counter_top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'u6/cnt_reg[0]/Q' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:64]
WARNING: [Synth 8-3332] Sequential element (u1/temp_shift_reg) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u1/shift_register_reg[1]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u1/shift_register_reg[0]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u1/dbnc_reg) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u2/temp_shift_reg) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u2/shift_register_reg[1]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u2/shift_register_reg[0]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u2/dbnc_reg) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u3/temp_shift_reg) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u3/shift_register_reg[1]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u3/shift_register_reg[0]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u3/dbnc_reg) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u4/temp_shift_reg) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u4/shift_register_reg[1]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u4/shift_register_reg[0]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u4/dbnc_reg) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[25]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[24]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[23]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[22]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[21]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[20]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[19]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[18]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[17]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[16]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[15]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[14]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[13]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[12]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[11]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[10]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[9]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[8]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[7]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[6]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[5]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[4]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[3]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[2]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[1]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/count_reg[0]) is unused and will be removed from module counter_top.
WARNING: [Synth 8-3332] Sequential element (u5/clock_out_reg) is unused and will be removed from module counter_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9917 ; free virtual = 27641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9782 ; free virtual = 27506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9782 ; free virtual = 27506
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9782 ; free virtual = 27506
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9790 ; free virtual = 27515
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9790 ; free virtual = 27515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9789 ; free virtual = 27514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9789 ; free virtual = 27514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9789 ; free virtual = 27514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9789 ; free virtual = 27514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9789 ; free virtual = 27514
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1657.672 ; gain = 121.516 ; free physical = 9845 ; free virtual = 27570
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1657.672 ; gain = 479.117 ; free physical = 9845 ; free virtual = 27570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 52 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1657.672 ; gain = 479.227 ; free physical = 9839 ; free virtual = 27564
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/user/Lab-1/Lab_1/Lab_1.runs/synth_1/counter_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_top_utilization_synth.rpt -pb counter_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1657.672 ; gain = 0.000 ; free physical = 9841 ; free virtual = 27566
INFO: [Common 17-206] Exiting Vivado at Wed Feb 27 14:27:28 2019...
