// Seed: 1430412151
module module_0 (
    input reg id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input logic id_6
);
  always @(1'b0) begin
    id_4 <= id_0;
    id_4 = !id_2;
  end
endmodule
