OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_matmul
Die area:                 ( 0 0 ) ( 142865 142865 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     774075
Number of terminals:      477
Number of snets:          2
Number of nets:           62922

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
[INFO DRT-0164] Number of unique instances = 288.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 2645386.
[INFO DRT-0033] V1 shape region query size = 2128881.
[INFO DRT-0033] M2 shape region query size = 74965.
[INFO DRT-0033] V2 shape region query size = 18504.
[INFO DRT-0033] M3 shape region query size = 37008.
[INFO DRT-0033] V3 shape region query size = 12336.
[INFO DRT-0033] M4 shape region query size = 31074.
[INFO DRT-0033] V4 shape region query size = 12336.
[INFO DRT-0033] M5 shape region query size = 12891.
[INFO DRT-0033] V5 shape region query size = 576.
[INFO DRT-0033] M6 shape region query size = 312.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 926 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 278 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0084]   Complete 62513 groups.
#scanned instances     = 774075
#unique  instances     = 284
#stdCellGenAp          = 10569
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 8506
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 188955
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:10:59, elapsed time = 00:01:33, memory = 1592.57 (MB), peak = 1592.57 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.

Number of guides:     680869

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 264 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 264 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0027]   Complete 600000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 170606.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 145771.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 125220.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 80002.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 32971.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 13674.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 817.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 329614 vertical wires in 6 frboxes and 239447 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 27140 vertical wires in 6 frboxes and 15748 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:11, memory = 3347.64 (MB), peak = 3503.92 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3347.64 (MB), peak = 3503.92 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:23, memory = 7126.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:49, memory = 10973.10 (MB).
    Completing 30% with 3082 violations.
    elapsed time = 00:01:22, memory = 12927.49 (MB).
    Completing 40% with 3082 violations.
    elapsed time = 00:01:56, memory = 12925.95 (MB).
    Completing 50% with 3082 violations.
    elapsed time = 00:02:28, memory = 12722.11 (MB).
    Completing 60% with 5802 violations.
    elapsed time = 00:03:12, memory = 14056.94 (MB).
    Completing 70% with 5802 violations.
    elapsed time = 00:03:50, memory = 14246.73 (MB).
    Completing 80% with 7803 violations.
    elapsed time = 00:04:35, memory = 15344.89 (MB).
    Completing 90% with 7803 violations.
    elapsed time = 00:05:26, memory = 15394.96 (MB).
    Completing 100% with 9379 violations.
    elapsed time = 00:06:11, memory = 14893.61 (MB).
[INFO DRT-0199]   Number of violations = 37892.
[INFO DRT-0267] cpu time = 00:45:16, elapsed time = 00:06:14, memory = 15027.41 (MB), peak = 15737.77 (MB)
Total wire length = 278294 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 17920 um.
Total wire length on LAYER M3 = 77366 um.
Total wire length on LAYER M4 = 68666 um.
Total wire length on LAYER M5 = 64607 um.
Total wire length on LAYER M6 = 42357 um.
Total wire length on LAYER M7 = 7377 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 561080.
Up-via summary (total 561080):.

-----------------
 Active         0
     M1    187875
     M2    198805
     M3    105541
     M4     43806
     M5     22564
     M6      2489
     M7         0
     M8         0
     M9         0
-----------------
           561080


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 37892 violations.
    elapsed time = 00:00:43, memory = 16462.17 (MB).
    Completing 20% with 37892 violations.
    elapsed time = 00:01:28, memory = 16552.56 (MB).
    Completing 30% with 25707 violations.
    elapsed time = 00:02:16, memory = 17200.92 (MB).
    Completing 40% with 25707 violations.
    elapsed time = 00:03:00, memory = 17229.65 (MB).
    Completing 50% with 25707 violations.
    elapsed time = 00:03:41, memory = 16110.59 (MB).
    Completing 60% with 16036 violations.
    elapsed time = 00:04:36, memory = 17509.96 (MB).
    Completing 70% with 16036 violations.
    elapsed time = 00:05:20, memory = 17592.39 (MB).
    Completing 80% with 7439 violations.
    elapsed time = 00:06:10, memory = 18213.19 (MB).
    Completing 90% with 7439 violations.
    elapsed time = 00:06:57, memory = 18173.76 (MB).
    Completing 100% with 779 violations.
    elapsed time = 00:07:42, memory = 17693.03 (MB).
[INFO DRT-0199]   Number of violations = 19831.
[INFO DRT-0267] cpu time = 00:56:02, elapsed time = 00:07:46, memory = 17733.76 (MB), peak = 18600.08 (MB)
Total wire length = 276652 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18886 um.
Total wire length on LAYER M3 = 77074 um.
Total wire length on LAYER M4 = 67652 um.
Total wire length on LAYER M5 = 63767 um.
Total wire length on LAYER M6 = 41938 um.
Total wire length on LAYER M7 = 7333 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 553376.
Up-via summary (total 553376):.

-----------------
 Active         0
     M1    187871
     M2    199463
     M3    100001
     M4     42466
     M5     21338
     M6      2237
     M7         0
     M8         0
     M9         0
-----------------
           553376


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 19831 violations.
    elapsed time = 00:00:43, memory = 19102.26 (MB).
    Completing 20% with 19831 violations.
    elapsed time = 00:01:27, memory = 19233.01 (MB).
    Completing 30% with 14552 violations.
    elapsed time = 00:02:09, memory = 19438.65 (MB).
    Completing 40% with 14552 violations.
    elapsed time = 00:02:58, memory = 19301.89 (MB).
    Completing 50% with 14552 violations.
    elapsed time = 00:03:40, memory = 19233.25 (MB).
    Completing 60% with 8843 violations.
    elapsed time = 00:04:32, memory = 19828.93 (MB).
    Completing 70% with 8843 violations.
    elapsed time = 00:05:15, memory = 19898.88 (MB).
    Completing 80% with 6304 violations.
    elapsed time = 00:06:01, memory = 20340.40 (MB).
    Completing 90% with 6304 violations.
    elapsed time = 00:06:44, memory = 20315.17 (MB).
    Completing 100% with 2891 violations.
    elapsed time = 00:07:34, memory = 19614.50 (MB).
[INFO DRT-0199]   Number of violations = 19362.
[INFO DRT-0267] cpu time = 00:54:37, elapsed time = 00:07:38, memory = 19722.53 (MB), peak = 20658.10 (MB)
Total wire length = 275821 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18968 um.
Total wire length on LAYER M3 = 76696 um.
Total wire length on LAYER M4 = 67457 um.
Total wire length on LAYER M5 = 63538 um.
Total wire length on LAYER M6 = 41831 um.
Total wire length on LAYER M7 = 7328 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 550967.
Up-via summary (total 550967):.

-----------------
 Active         0
     M1    187863
     M2    198757
     M3     98834
     M4     42198
     M5     21066
     M6      2249
     M7         0
     M8         0
     M9         0
-----------------
           550967


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 19362 violations.
    elapsed time = 00:00:27, memory = 21210.22 (MB).
    Completing 20% with 19362 violations.
    elapsed time = 00:00:53, memory = 21294.86 (MB).
    Completing 30% with 13080 violations.
    elapsed time = 00:01:24, memory = 21631.47 (MB).
    Completing 40% with 13080 violations.
    elapsed time = 00:01:50, memory = 21617.03 (MB).
    Completing 50% with 13080 violations.
    elapsed time = 00:02:14, memory = 20637.63 (MB).
    Completing 60% with 9558 violations.
    elapsed time = 00:02:48, memory = 22043.75 (MB).
    Completing 70% with 9558 violations.
    elapsed time = 00:03:11, memory = 22017.65 (MB).
    Completing 80% with 3429 violations.
    elapsed time = 00:03:51, memory = 22659.26 (MB).
    Completing 90% with 3429 violations.
    elapsed time = 00:04:17, memory = 22679.82 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:05:00, memory = 21788.10 (MB).
[INFO DRT-0199]   Number of violations = 39.
[INFO DRT-0267] cpu time = 00:32:45, elapsed time = 00:05:01, memory = 21837.86 (MB), peak = 22944.67 (MB)
Total wire length = 275813 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19033 um.
Total wire length on LAYER M3 = 76734 um.
Total wire length on LAYER M4 = 67460 um.
Total wire length on LAYER M5 = 63486 um.
Total wire length on LAYER M6 = 41776 um.
Total wire length on LAYER M7 = 7322 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 550654.
Up-via summary (total 550654):.

-----------------
 Active         0
     M1    187863
     M2    198804
     M3     98680
     M4     42083
     M5     20995
     M6      2229
     M7         0
     M8         0
     M9         0
-----------------
           550654


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 21837.86 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 21837.86 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:01, memory = 21837.94 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:01, memory = 21837.94 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:02, memory = 21838.22 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:02, memory = 21838.22 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:02, memory = 21838.22 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:07, memory = 21838.22 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:07, memory = 21838.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:18, memory = 21838.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:19, memory = 21838.22 (MB), peak = 22944.67 (MB)
Total wire length = 275809 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19031 um.
Total wire length on LAYER M3 = 76735 um.
Total wire length on LAYER M4 = 67464 um.
Total wire length on LAYER M5 = 63482 um.
Total wire length on LAYER M6 = 41773 um.
Total wire length on LAYER M7 = 7322 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 550625.
Up-via summary (total 550625):.

-----------------
 Active         0
     M1    187863
     M2    198789
     M3     98679
     M4     42072
     M5     20993
     M6      2229
     M7         0
     M8         0
     M9         0
-----------------
           550625


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:01, memory = 21838.22 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:01, memory = 21838.22 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:16, memory = 21838.22 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:17, memory = 21838.22 (MB), peak = 22944.67 (MB)
Total wire length = 275809 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19031 um.
Total wire length on LAYER M3 = 76734 um.
Total wire length on LAYER M4 = 67463 um.
Total wire length on LAYER M5 = 63482 um.
Total wire length on LAYER M6 = 41773 um.
Total wire length on LAYER M7 = 7322 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 550629.
Up-via summary (total 550629):.

-----------------
 Active         0
     M1    187863
     M2    198791
     M3     98681
     M4     42072
     M5     20993
     M6      2229
     M7         0
     M8         0
     M9         0
-----------------
           550629


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 21838.22 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 21838.29 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 21838.29 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:10, memory = 21838.29 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:10, memory = 21838.29 (MB), peak = 22944.67 (MB)
Total wire length = 275809 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19033 um.
Total wire length on LAYER M3 = 76730 um.
Total wire length on LAYER M4 = 67465 um.
Total wire length on LAYER M5 = 63482 um.
Total wire length on LAYER M6 = 41775 um.
Total wire length on LAYER M7 = 7322 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 550642.
Up-via summary (total 550642):.

-----------------
 Active         0
     M1    187863
     M2    198799
     M3     98690
     M4     42068
     M5     20993
     M6      2229
     M7         0
     M8         0
     M9         0
-----------------
           550642


[INFO DRT-0198] Complete detail routing.
Total wire length = 275809 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19033 um.
Total wire length on LAYER M3 = 76730 um.
Total wire length on LAYER M4 = 67465 um.
Total wire length on LAYER M5 = 63482 um.
Total wire length on LAYER M6 = 41775 um.
Total wire length on LAYER M7 = 7322 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 550642.
Up-via summary (total 550642):.

-----------------
 Active         0
     M1    187863
     M2    198799
     M3     98690
     M4     42068
     M5     20993
     M6      2229
     M7         0
     M8         0
     M9         0
-----------------
           550642


[INFO DRT-0267] cpu time = 03:09:57, elapsed time = 00:27:29, memory = 21838.29 (MB), peak = 22944.67 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 29:28.79[h:]min:sec. CPU time: user 12000.24 sys 121.84 (685%). Peak memory: 23495340KB.
