LSE_CPS_ID_1 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_2 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_3 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_4 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_5 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:439[9] 443[17]"
LSE_CPS_ID_6 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_7 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_8 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:338[9] 350[16]"
LSE_CPS_ID_9 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:338[9] 350[16]"
LSE_CPS_ID_10 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_11 "verilog/TinyFPGA_B.v:3[9:12]"
LSE_CPS_ID_12 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_13 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_14 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_15 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_16 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_17 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_18 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_19 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_20 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_21 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_22 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_23 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_24 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_25 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_26 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_27 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_28 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_29 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_30 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_31 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_32 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_33 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_34 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_35 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_36 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_37 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_38 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_39 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_40 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_41 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_42 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_43 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_44 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_45 "verilog/TinyFPGA_B.v:83[13] 89[8]"
LSE_CPS_ID_46 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_47 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_48 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_49 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_50 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_51 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_52 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_53 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_54 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_55 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_56 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_57 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_58 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_59 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_60 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_61 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_62 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_63 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_64 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_65 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_66 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_67 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_68 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_69 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_70 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_71 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_72 "verilog/tli4970.v:18[10] 33[6]"
LSE_CPS_ID_73 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_74 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_75 "verilog/tli4970.v:21[8:28]"
LSE_CPS_ID_76 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_77 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_78 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_79 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_80 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_81 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_82 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_83 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_84 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_85 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_86 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_87 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_88 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_89 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_90 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_91 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_92 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_93 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_94 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_95 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_96 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_97 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_98 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_99 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_100 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_101 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_102 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_103 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_104 "verilog/tli4970.v:30[24:39]"
LSE_CPS_ID_105 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_106 "verilog/tli4970.v:29[14] 32[8]"
LSE_CPS_ID_107 "verilog/tli4970.v:36[39] 50[4]"
LSE_CPS_ID_108 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:324[9] 332[16]"
LSE_CPS_ID_109 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:330[28:35]"
LSE_CPS_ID_110 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:330[28:35]"
LSE_CPS_ID_111 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:339[13] 349[20]"
LSE_CPS_ID_112 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:330[28:35]"
LSE_CPS_ID_113 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:324[9] 332[16]"
LSE_CPS_ID_114 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:345[30:44]"
LSE_CPS_ID_115 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:330[28:35]"
LSE_CPS_ID_116 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:338[9] 350[16]"
LSE_CPS_ID_117 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:338[9] 350[16]"
LSE_CPS_ID_118 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:439[9] 443[17]"
LSE_CPS_ID_119 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:330[28:35]"
LSE_CPS_ID_120 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:330[28:35]"
LSE_CPS_ID_121 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:330[28:35]"
LSE_CPS_ID_122 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:338[9] 350[16]"
LSE_CPS_ID_123 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:330[28:35]"
LSE_CPS_ID_124 "vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:338[9] 350[16]"
LSE_CPS_ID_125 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
