Inserting stop event at cycle 5000ns, 5000000
cpu: 1000 Issued Read (0) for address 0x728
cpu: 999 Issued Read (1) for address 0x1f0
cpu: Received Request with command 2 (response to 0, addr 0x728) [Time: 144] [1 outstanding requests]
cpu: 998 Issued Write (2) for address 0xdac
cpu: Received Request with command 2 (response to 1, addr 0x1f0) [Time: 144] [1 outstanding requests]
cpu: Received Request with command 3 (response to 2, addr 0xdac) [Time: 144] [0 outstanding requests]
cpu: 997 Issued Read (3) for address 0xc34
cpu: 996 Issued Read (4) for address 0xd4
cpu: 995 Issued Read (5) for address 0x5ec
cpu: 994 Issued Write (6) for address 0xe84
cpu: Received Request with command 2 (response to 3, addr 0xc34) [Time: 144] [3 outstanding requests]
cpu: Received Request with command 2 (response to 4, addr 0xd4) [Time: 144] [2 outstanding requests]
cpu: Received Request with command 2 (response to 5, addr 0x5ec) [Time: 144] [1 outstanding requests]
cpu: 993 Issued Read (7) for address 0x754
cpu: 992 Issued Read (8) for address 0xb70
cpu: Received Request with command 3 (response to 6, addr 0xe84) [Time: 144] [2 outstanding requests]
cpu: Received Request with command 2 (response to 7, addr 0x754) [Time: 144] [1 outstanding requests]
cpu: Received Request with command 2 (response to 8, addr 0xb70) [Time: 144] [0 outstanding requests]
cpu: 991 Issued Read (9) for address 0xec8
cpu: 990 Issued Write (10) for address 0x438
cpu: 989 Issued Read (11) for address 0x1c
cpu: Received Request with command 2 (response to 9, addr 0xec8) [Time: 144] [2 outstanding requests]
cpu: 988 Issued Read (12) for address 0xd48
cpu: 987 Issued Read (13) for address 0xac0
cpu: Received Request with command 3 (response to 10, addr 0x438) [Time: 144] [3 outstanding requests]
cpu: 986 Issued Read (14) for address 0x404
cpu: Received Request with command 2 (response to 14, addr 0x404) [Time: 4] [3 outstanding requests]
cpu: Received Request with command 2 (response to 11, addr 0x1c) [Time: 144] [2 outstanding requests]
cpu: Received Request with command 2 (response to 12, addr 0xd48) [Time: 144] [1 outstanding requests]
cpu: Received Request with command 2 (response to 13, addr 0xac0) [Time: 144] [0 outstanding requests]
cpu: 985 Issued Read (15) for address 0xe2c
cpu: 984 Issued Read (16) for address 0x584
cpu: 983 Issued Read (17) for address 0xca4
cpu: Received Request with command 2 (response to 15, addr 0xe2c) [Time: 144] [2 outstanding requests]
cpu: Received Request with command 2 (response to 16, addr 0x584) [Time: 144] [1 outstanding requests]
cpu: Received Request with command 2 (response to 17, addr 0xca4) [Time: 144] [0 outstanding requests]
cpu: 982 Issued Read (18) for address 0xa00
cpu: 981 Issued Read (19) for address 0x5a4
cpu: Received Request with command 2 (response to 19, addr 0x5a4) [Time: 4] [1 outstanding requests]
cpu: 980 Issued Read (20) for address 0x164
cpu: Received Request with command 2 (response to 18, addr 0xa00) [Time: 144] [1 outstanding requests]
cpu: Received Request with command 2 (response to 20, addr 0x164) [Time: 144] [0 outstanding requests]
cpu: 979 Issued Read (21) for address 0xad8
cpu: Received Request with command 2 (response to 21, addr 0xad8) [Time: 4] [0 outstanding requests]
cpu: 978 Issued Read (22) for address 0x50
cpu: Received Request with command 2 (response to 22, addr 0x50) [Time: 144] [0 outstanding requests]
cpu: 977 Issued Read (23) for address 0x8e8
cpu: Received Request with command 2 (response to 23, addr 0x8e8) [Time: 144] [0 outstanding requests]
cpu: 976 Issued Read (24) for address 0x990
cpu: 975 Issued Write (25) for address 0x5b4
cpu: Received Request with command 2 (response to 24, addr 0x990) [Time: 144] [1 outstanding requests]
cpu: Received Request with command 3 (response to 25, addr 0x5b4) [Time: 144] [0 outstanding requests]
cpu: 974 Issued Read (26) for address 0xa50
cpu: Received Request with command 2 (response to 26, addr 0xa50) [Time: 144] [0 outstanding requests]
cpu: 973 Issued Read (27) for address 0xadc
cpu: Received Request with command 2 (response to 27, addr 0xadc) [Time: 4] [0 outstanding requests]
cpu: 972 Issued Read (28) for address 0xce0
cpu: Received Request with command 2 (response to 28, addr 0xce0) [Time: 144] [0 outstanding requests]
cpu: 971 Issued Read (29) for address 0x69c
cpu: 970 Issued Read (30) for address 0x60
cpu: Received Request with command 2 (response to 30, addr 0x60) [Time: 4] [1 outstanding requests]
cpu: 969 Issued Read (31) for address 0x794
cpu: Received Request with command 2 (response to 29, addr 0x69c) [Time: 144] [1 outstanding requests]
cpu: 968 Issued Read (32) for address 0x9ac
cpu: Received Request with command 2 (response to 32, addr 0x9ac) [Time: 4] [1 outstanding requests]
cpu: 967 Issued Read (33) for address 0x920
cpu: Received Request with command 2 (response to 31, addr 0x794) [Time: 144] [1 outstanding requests]
cpu: 966 Issued Read (34) for address 0xec0
cpu: Received Request with command 2 (response to 34, addr 0xec0) [Time: 4] [1 outstanding requests]
cpu: Received Request with command 2 (response to 33, addr 0x920) [Time: 144] [0 outstanding requests]
cpu: 965 Issued Read (35) for address 0xeb0
cpu: 964 Issued Read (36) for address 0x658
cpu: Received Request with command 2 (response to 35, addr 0xeb0) [Time: 4] [1 outstanding requests]
cpu: 963 Issued Read (37) for address 0x8e0
cpu: Received Request with command 2 (response to 37, addr 0x8e0) [Time: 4] [1 outstanding requests]
cpu: 962 Issued Read (38) for address 0xb94
cpu: Received Request with command 2 (response to 36, addr 0x658) [Time: 144] [1 outstanding requests]
cpu: 961 Issued Read (39) for address 0x9a0
cpu: Received Request with command 2 (response to 39, addr 0x9a0) [Time: 4] [1 outstanding requests]
cpu: Received Request with command 2 (response to 38, addr 0xb94) [Time: 144] [0 outstanding requests]
cpu: 960 Issued Read (40) for address 0x6f0
cpu: 959 Issued Write (41) for address 0x6b4
cpu: 958 Issued Read (42) for address 0x9cc
cpu: Received Request with command 2 (response to 40, addr 0x6f0) [Time: 144] [2 outstanding requests]
cpu: Received Request with command 3 (response to 41, addr 0x6b4) [Time: 144] [1 outstanding requests]
cpu: Received Request with command 2 (response to 42, addr 0x9cc) [Time: 144] [0 outstanding requests]
cpu: 957 Issued Read (43) for address 0x4fc
cpu: 956 Issued Read (44) for address 0xb58
cpu: Received Request with command 2 (response to 44, addr 0xb58) [Time: 4] [1 outstanding requests]
cpu: 955 Issued Read (45) for address 0x800
cpu: Received Request with command 2 (response to 43, addr 0x4fc) [Time: 144] [1 outstanding requests]
cpu: 954 Issued Read (46) for address 0xe4
cpu: Received Request with command 2 (response to 46, addr 0xe4) [Time: 22] [1 outstanding requests]
cpu: 953 Issued Read (47) for address 0x928
cpu: Received Request with command 2 (response to 47, addr 0x928) [Time: 4] [1 outstanding requests]
cpu: Received Request with command 2 (response to 45, addr 0x800) [Time: 144] [0 outstanding requests]
cpu: 952 Issued Read (48) for address 0x690
cpu: Received Request with command 2 (response to 48, addr 0x690) [Time: 4] [0 outstanding requests]
cpu: 951 Issued Read (49) for address 0xb0
cpu: 950 Issued Read (50) for address 0xf4c
cpu: 949 Issued Read (51) for address 0x288
cpu: 948 Issued Read (52) for address 0x3c4
cpu: Received Request with command 2 (response to 49, addr 0xb0) [Time: 144] [3 outstanding requests]
cpu: Received Request with command 2 (response to 50, addr 0xf4c) [Time: 144] [2 outstanding requests]
cpu: Received Request with command 2 (response to 51, addr 0x288) [Time: 144] [1 outstanding requests]
TrivialCPU cpu Finished after 53 issued reads, 52 returned (4999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  3566
  [2, 4]  1306

--------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--------------------------------------------------------------------
- Total misses: 40
- Total hits:  52
- Hit ratio:  56.522%
- Miss ratio:  43.478%
- Read misses:  35
- Write misses:  5
- GetS received: 47
- GetX received: 5
- GetSEx received: 0
- GetS-IS misses:  35
- GetX-SM misses:  2
- GetX-IM misses:  3
- GetS hits:  47
- GetX hits:  5
- Average updgrade latency:  137 cycles
- PutS received:  0
- PutM received:  0
- PUTM sent due to invalidations:  0
- PUTE sent due to invalidations:  0
- PUTX sent due to invalidations:  0
- PUTS sent due to evictions:  8
- PUTM sent due to evictions:  1
- PUTE sent due to evictions:  0
- Inv received stalled bc atomic lock:  0
- Total requests received:  92
- Total requests handled by MSHR (MSHR hits):  39

--------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--------------------------------------------------------------------
- Total misses: 39
- Total hits:  39
- Hit ratio:  50.000%
- Miss ratio:  50.000%
- Read misses:  34
- Write misses:  5
- GetS received: 34
- GetX received: 5
- GetSEx received: 0
- GetS-IS misses:  34
- GetX-SM misses:  2
- GetX-IM misses:  3
- GetS hits:  34
- GetX hits:  5
- Average updgrade latency:  126 cycles
- PutS received:  8
- PutM received:  1
- PUTM sent due to invalidations:  0
- PUTE sent due to invalidations:  0
- PUTX sent due to invalidations:  0
- PUTS sent due to evictions:  0
- PUTM sent due to evictions:  0
- PUTE sent due to evictions:  0
- Inv received stalled bc atomic lock:  0
- Total requests received:  87
- Total requests handled by MSHR (MSHR hits):  38
Invalidates sent (non-eviction): 0
Invalidates sent due to evictions: 0
Simulation is complete, simulated time: 5 us
