--
-- VHDL Architecture AhbLiteComponents_test.ads1282_tb.struct
--
-- Created:
--          by - francois.UNKNOWN (WE3673)
--          at - 14:39:57 18.04.2016
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.2 (Build 10)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

LIBRARY AhbLiteComponents_test;

ARCHITECTURE struct OF ads1282_tb IS

   -- Architecture declarations
   constant vRefP: real := 5.0;
   constant vRefN: real := 0.0;

   -- Internal signal declarations
   SIGNAL AINP1   : real;
   SIGNAL AINP2   : real;
   SIGNAL CLK     : std_ulogic;
   SIGNAL DIN     : std_ulogic;
   SIGNAL DOUT    : std_ulogic;
   SIGNAL DRDY_n  : std_ulogic;
   SIGNAL RESET_n : std_ulogic;
   SIGNAL SCLK    : std_ulogic;


   -- Component Declarations
   COMPONENT ads1282
   GENERIC (
      VREFP : real := 5.0;
      VREFN : real := 0.0
   );
   PORT (
      AINP1   : IN     real ;
      AINP2   : IN     real ;
      CLK     : IN     std_ulogic ;
      DIN     : IN     std_ulogic ;
      RESET_n : IN     std_ulogic ;
      SCLK    : IN     std_ulogic ;
      DOUT    : OUT    std_ulogic ;
      DRDY_n  : OUT    std_ulogic
   );
   END COMPONENT;
   COMPONENT ads1282_tester
   PORT (
      DOUT    : IN     std_ulogic ;
      DRDY_n  : IN     std_ulogic ;
      AINP1   : OUT    real ;
      AINP2   : OUT    real ;
      CLK     : OUT    std_ulogic ;
      DIN     : OUT    std_ulogic ;
      RESET_n : OUT    std_ulogic ;
      SCLK    : OUT    std_ulogic
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : ads1282 USE ENTITY AhbLiteComponents_test.ads1282;
   FOR ALL : ads1282_tester USE ENTITY AhbLiteComponents_test.ads1282_tester;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   I_dut : ads1282
      GENERIC MAP (
         VREFP => vRefP,
         VREFN => vRefN
      )
      PORT MAP (
         AINP1   => AINP1,
         AINP2   => AINP2,
         CLK     => CLK,
         DIN     => DIN,
         RESET_n => RESET_n,
         SCLK    => SCLK,
         DOUT    => DOUT,
         DRDY_n  => DRDY_n
      );
   I_tester : ads1282_tester
      PORT MAP (
         DOUT    => DOUT,
         DRDY_n  => DRDY_n,
         AINP1   => AINP1,
         AINP2   => AINP2,
         CLK     => CLK,
         DIN     => DIN,
         RESET_n => RESET_n,
         SCLK    => SCLK
      );

END struct;
